{
  "module_name": "nand_timings.c",
  "hash_id": "610ffba4449e90f967caf4927d1c7fa110d8363e3316d78b8c0a16a8a2c090ef",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mtd/nand/raw/nand_timings.c",
  "human_readable_source": "\n \n#include <linux/kernel.h>\n#include <linux/err.h>\n#include <linux/export.h>\n\n#include \"internals.h\"\n\n#define ONFI_DYN_TIMING_MAX U16_MAX\n\n \nstatic const struct nand_interface_config onfi_sdr_timings[] = {\n\t \n\t{\n\t\t.type = NAND_SDR_IFACE,\n\t\t.timings.mode = 0,\n\t\t.timings.sdr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tALH_min = 20000,\n\t\t\t.tALS_min = 50000,\n\t\t\t.tAR_min = 25000,\n\t\t\t.tCEA_max = 100000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 20000,\n\t\t\t.tCHZ_max = 100000,\n\t\t\t.tCLH_min = 20000,\n\t\t\t.tCLR_min = 20000,\n\t\t\t.tCLS_min = 50000,\n\t\t\t.tCOH_min = 0,\n\t\t\t.tCS_min = 70000,\n\t\t\t.tDH_min = 20000,\n\t\t\t.tDS_min = 40000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tIR_min = 10000,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tRC_min = 100000,\n\t\t\t.tREA_max = 40000,\n\t\t\t.tREH_min = 30000,\n\t\t\t.tRHOH_min = 0,\n\t\t\t.tRHW_min = 200000,\n\t\t\t.tRHZ_max = 200000,\n\t\t\t.tRLOH_min = 0,\n\t\t\t.tRP_min = 50000,\n\t\t\t.tRR_min = 40000,\n\t\t\t.tRST_max = 250000000000ULL,\n\t\t\t.tWB_max = 200000,\n\t\t\t.tWC_min = 100000,\n\t\t\t.tWH_min = 30000,\n\t\t\t.tWHR_min = 120000,\n\t\t\t.tWP_min = 50000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_SDR_IFACE,\n\t\t.timings.mode = 1,\n\t\t.timings.sdr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tALH_min = 10000,\n\t\t\t.tALS_min = 25000,\n\t\t\t.tAR_min = 10000,\n\t\t\t.tCEA_max = 45000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 10000,\n\t\t\t.tCHZ_max = 50000,\n\t\t\t.tCLH_min = 10000,\n\t\t\t.tCLR_min = 10000,\n\t\t\t.tCLS_min = 25000,\n\t\t\t.tCOH_min = 15000,\n\t\t\t.tCS_min = 35000,\n\t\t\t.tDH_min = 10000,\n\t\t\t.tDS_min = 20000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tIR_min = 0,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tRC_min = 50000,\n\t\t\t.tREA_max = 30000,\n\t\t\t.tREH_min = 15000,\n\t\t\t.tRHOH_min = 15000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRHZ_max = 100000,\n\t\t\t.tRLOH_min = 0,\n\t\t\t.tRP_min = 25000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWC_min = 45000,\n\t\t\t.tWH_min = 15000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWP_min = 25000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_SDR_IFACE,\n\t\t.timings.mode = 2,\n\t\t.timings.sdr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tALH_min = 10000,\n\t\t\t.tALS_min = 15000,\n\t\t\t.tAR_min = 10000,\n\t\t\t.tCEA_max = 30000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 10000,\n\t\t\t.tCHZ_max = 50000,\n\t\t\t.tCLH_min = 10000,\n\t\t\t.tCLR_min = 10000,\n\t\t\t.tCLS_min = 15000,\n\t\t\t.tCOH_min = 15000,\n\t\t\t.tCS_min = 25000,\n\t\t\t.tDH_min = 5000,\n\t\t\t.tDS_min = 15000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tIR_min = 0,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tRC_min = 35000,\n\t\t\t.tREA_max = 25000,\n\t\t\t.tREH_min = 15000,\n\t\t\t.tRHOH_min = 15000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRHZ_max = 100000,\n\t\t\t.tRLOH_min = 0,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tRP_min = 17000,\n\t\t\t.tWC_min = 35000,\n\t\t\t.tWH_min = 15000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWP_min = 17000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_SDR_IFACE,\n\t\t.timings.mode = 3,\n\t\t.timings.sdr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tALH_min = 5000,\n\t\t\t.tALS_min = 10000,\n\t\t\t.tAR_min = 10000,\n\t\t\t.tCEA_max = 25000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 5000,\n\t\t\t.tCHZ_max = 50000,\n\t\t\t.tCLH_min = 5000,\n\t\t\t.tCLR_min = 10000,\n\t\t\t.tCLS_min = 10000,\n\t\t\t.tCOH_min = 15000,\n\t\t\t.tCS_min = 25000,\n\t\t\t.tDH_min = 5000,\n\t\t\t.tDS_min = 10000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tIR_min = 0,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tRC_min = 30000,\n\t\t\t.tREA_max = 20000,\n\t\t\t.tREH_min = 10000,\n\t\t\t.tRHOH_min = 15000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRHZ_max = 100000,\n\t\t\t.tRLOH_min = 0,\n\t\t\t.tRP_min = 15000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWC_min = 30000,\n\t\t\t.tWH_min = 10000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWP_min = 15000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_SDR_IFACE,\n\t\t.timings.mode = 4,\n\t\t.timings.sdr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tALH_min = 5000,\n\t\t\t.tALS_min = 10000,\n\t\t\t.tAR_min = 10000,\n\t\t\t.tCEA_max = 25000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 5000,\n\t\t\t.tCHZ_max = 30000,\n\t\t\t.tCLH_min = 5000,\n\t\t\t.tCLR_min = 10000,\n\t\t\t.tCLS_min = 10000,\n\t\t\t.tCOH_min = 15000,\n\t\t\t.tCS_min = 20000,\n\t\t\t.tDH_min = 5000,\n\t\t\t.tDS_min = 10000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tIR_min = 0,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tRC_min = 25000,\n\t\t\t.tREA_max = 20000,\n\t\t\t.tREH_min = 10000,\n\t\t\t.tRHOH_min = 15000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRHZ_max = 100000,\n\t\t\t.tRLOH_min = 5000,\n\t\t\t.tRP_min = 12000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWC_min = 25000,\n\t\t\t.tWH_min = 10000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWP_min = 12000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_SDR_IFACE,\n\t\t.timings.mode = 5,\n\t\t.timings.sdr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tALH_min = 5000,\n\t\t\t.tALS_min = 10000,\n\t\t\t.tAR_min = 10000,\n\t\t\t.tCEA_max = 25000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 5000,\n\t\t\t.tCHZ_max = 30000,\n\t\t\t.tCLH_min = 5000,\n\t\t\t.tCLR_min = 10000,\n\t\t\t.tCLS_min = 10000,\n\t\t\t.tCOH_min = 15000,\n\t\t\t.tCS_min = 15000,\n\t\t\t.tDH_min = 5000,\n\t\t\t.tDS_min = 7000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tIR_min = 0,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tRC_min = 20000,\n\t\t\t.tREA_max = 16000,\n\t\t\t.tREH_min = 7000,\n\t\t\t.tRHOH_min = 15000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRHZ_max = 100000,\n\t\t\t.tRLOH_min = 5000,\n\t\t\t.tRP_min = 10000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWC_min = 20000,\n\t\t\t.tWH_min = 7000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWP_min = 10000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n};\n\nstatic const struct nand_interface_config onfi_nvddr_timings[] = {\n\t \n\t{\n\t\t.type = NAND_NVDDR_IFACE,\n\t\t.timings.mode = 0,\n\t\t.timings.nvddr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tAC_min = 3000,\n\t\t\t.tAC_max = 25000,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tCAD_min = 45000,\n\t\t\t.tCAH_min = 10000,\n\t\t\t.tCALH_min = 10000,\n\t\t\t.tCALS_min = 10000,\n\t\t\t.tCAS_min = 10000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 10000,\n\t\t\t.tCK_min = 50000,\n\t\t\t.tCS_min = 35000,\n\t\t\t.tDH_min = 5000,\n\t\t\t.tDQSCK_min = 3000,\n\t\t\t.tDQSCK_max = 25000,\n\t\t\t.tDQSD_min = 0,\n\t\t\t.tDQSD_max = 18000,\n\t\t\t.tDQSHZ_max = 20000,\n\t\t\t.tDQSQ_max = 5000,\n\t\t\t.tDS_min = 5000,\n\t\t\t.tDSC_min = 50000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tQHS_max = 6000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWRCK_min = 20000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_NVDDR_IFACE,\n\t\t.timings.mode = 1,\n\t\t.timings.nvddr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tAC_min = 3000,\n\t\t\t.tAC_max = 25000,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tCAD_min = 45000,\n\t\t\t.tCAH_min = 5000,\n\t\t\t.tCALH_min = 5000,\n\t\t\t.tCALS_min = 5000,\n\t\t\t.tCAS_min = 5000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 5000,\n\t\t\t.tCK_min = 30000,\n\t\t\t.tCS_min = 25000,\n\t\t\t.tDH_min = 2500,\n\t\t\t.tDQSCK_min = 3000,\n\t\t\t.tDQSCK_max = 25000,\n\t\t\t.tDQSD_min = 0,\n\t\t\t.tDQSD_max = 18000,\n\t\t\t.tDQSHZ_max = 20000,\n\t\t\t.tDQSQ_max = 2500,\n\t\t\t.tDS_min = 3000,\n\t\t\t.tDSC_min = 30000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tQHS_max = 3000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWRCK_min = 20000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_NVDDR_IFACE,\n\t\t.timings.mode = 2,\n\t\t.timings.nvddr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tAC_min = 3000,\n\t\t\t.tAC_max = 25000,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tCAD_min = 45000,\n\t\t\t.tCAH_min = 4000,\n\t\t\t.tCALH_min = 4000,\n\t\t\t.tCALS_min = 4000,\n\t\t\t.tCAS_min = 4000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 4000,\n\t\t\t.tCK_min = 20000,\n\t\t\t.tCS_min = 15000,\n\t\t\t.tDH_min = 1700,\n\t\t\t.tDQSCK_min = 3000,\n\t\t\t.tDQSCK_max = 25000,\n\t\t\t.tDQSD_min = 0,\n\t\t\t.tDQSD_max = 18000,\n\t\t\t.tDQSHZ_max = 20000,\n\t\t\t.tDQSQ_max = 1700,\n\t\t\t.tDS_min = 2000,\n\t\t\t.tDSC_min = 20000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tQHS_max = 2000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWRCK_min = 20000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_NVDDR_IFACE,\n\t\t.timings.mode = 3,\n\t\t.timings.nvddr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tAC_min = 3000,\n\t\t\t.tAC_max = 25000,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tCAD_min = 45000,\n\t\t\t.tCAH_min = 3000,\n\t\t\t.tCALH_min = 3000,\n\t\t\t.tCALS_min = 3000,\n\t\t\t.tCAS_min = 3000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 3000,\n\t\t\t.tCK_min = 15000,\n\t\t\t.tCS_min = 15000,\n\t\t\t.tDH_min = 1300,\n\t\t\t.tDQSCK_min = 3000,\n\t\t\t.tDQSCK_max = 25000,\n\t\t\t.tDQSD_min = 0,\n\t\t\t.tDQSD_max = 18000,\n\t\t\t.tDQSHZ_max = 20000,\n\t\t\t.tDQSQ_max = 1300,\n\t\t\t.tDS_min = 1500,\n\t\t\t.tDSC_min = 15000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tQHS_max = 1500,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWRCK_min = 20000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_NVDDR_IFACE,\n\t\t.timings.mode = 4,\n\t\t.timings.nvddr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tAC_min = 3000,\n\t\t\t.tAC_max = 25000,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tCAD_min = 45000,\n\t\t\t.tCAH_min = 2500,\n\t\t\t.tCALH_min = 2500,\n\t\t\t.tCALS_min = 2500,\n\t\t\t.tCAS_min = 2500,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 2500,\n\t\t\t.tCK_min = 12000,\n\t\t\t.tCS_min = 15000,\n\t\t\t.tDH_min = 1100,\n\t\t\t.tDQSCK_min = 3000,\n\t\t\t.tDQSCK_max = 25000,\n\t\t\t.tDQSD_min = 0,\n\t\t\t.tDQSD_max = 18000,\n\t\t\t.tDQSHZ_max = 20000,\n\t\t\t.tDQSQ_max = 1000,\n\t\t\t.tDS_min = 1100,\n\t\t\t.tDSC_min = 12000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tQHS_max = 1200,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWRCK_min = 20000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n\t \n\t{\n\t\t.type = NAND_NVDDR_IFACE,\n\t\t.timings.mode = 5,\n\t\t.timings.nvddr = {\n\t\t\t.tCCS_min = 500000,\n\t\t\t.tR_max = 200000000,\n\t\t\t.tPROG_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tBERS_max = 1000000ULL * ONFI_DYN_TIMING_MAX,\n\t\t\t.tAC_min = 3000,\n\t\t\t.tAC_max = 25000,\n\t\t\t.tADL_min = 400000,\n\t\t\t.tCAD_min = 45000,\n\t\t\t.tCAH_min = 2000,\n\t\t\t.tCALH_min = 2000,\n\t\t\t.tCALS_min = 2000,\n\t\t\t.tCAS_min = 2000,\n\t\t\t.tCEH_min = 20000,\n\t\t\t.tCH_min = 2000,\n\t\t\t.tCK_min = 10000,\n\t\t\t.tCS_min = 15000,\n\t\t\t.tDH_min = 900,\n\t\t\t.tDQSCK_min = 3000,\n\t\t\t.tDQSCK_max = 25000,\n\t\t\t.tDQSD_min = 0,\n\t\t\t.tDQSD_max = 18000,\n\t\t\t.tDQSHZ_max = 20000,\n\t\t\t.tDQSQ_max = 850,\n\t\t\t.tDS_min = 900,\n\t\t\t.tDSC_min = 10000,\n\t\t\t.tFEAT_max = 1000000,\n\t\t\t.tITC_max = 1000000,\n\t\t\t.tQHS_max = 1000,\n\t\t\t.tRHW_min = 100000,\n\t\t\t.tRR_min = 20000,\n\t\t\t.tRST_max = 500000000,\n\t\t\t.tWB_max = 100000,\n\t\t\t.tWHR_min = 80000,\n\t\t\t.tWRCK_min = 20000,\n\t\t\t.tWW_min = 100000,\n\t\t},\n\t},\n};\n\n \nconst struct nand_interface_config *nand_get_reset_interface_config(void)\n{\n\treturn &onfi_sdr_timings[0];\n}\n\n \nunsigned int\nonfi_find_closest_sdr_mode(const struct nand_sdr_timings *spec_timings)\n{\n\tconst struct nand_sdr_timings *onfi_timings;\n\tint mode;\n\n\tfor (mode = ARRAY_SIZE(onfi_sdr_timings) - 1; mode > 0; mode--) {\n\t\tonfi_timings = &onfi_sdr_timings[mode].timings.sdr;\n\n\t\tif (spec_timings->tCCS_min <= onfi_timings->tCCS_min &&\n\t\t    spec_timings->tADL_min <= onfi_timings->tADL_min &&\n\t\t    spec_timings->tALH_min <= onfi_timings->tALH_min &&\n\t\t    spec_timings->tALS_min <= onfi_timings->tALS_min &&\n\t\t    spec_timings->tAR_min <= onfi_timings->tAR_min &&\n\t\t    spec_timings->tCEH_min <= onfi_timings->tCEH_min &&\n\t\t    spec_timings->tCH_min <= onfi_timings->tCH_min &&\n\t\t    spec_timings->tCLH_min <= onfi_timings->tCLH_min &&\n\t\t    spec_timings->tCLR_min <= onfi_timings->tCLR_min &&\n\t\t    spec_timings->tCLS_min <= onfi_timings->tCLS_min &&\n\t\t    spec_timings->tCOH_min <= onfi_timings->tCOH_min &&\n\t\t    spec_timings->tCS_min <= onfi_timings->tCS_min &&\n\t\t    spec_timings->tDH_min <= onfi_timings->tDH_min &&\n\t\t    spec_timings->tDS_min <= onfi_timings->tDS_min &&\n\t\t    spec_timings->tIR_min <= onfi_timings->tIR_min &&\n\t\t    spec_timings->tRC_min <= onfi_timings->tRC_min &&\n\t\t    spec_timings->tREH_min <= onfi_timings->tREH_min &&\n\t\t    spec_timings->tRHOH_min <= onfi_timings->tRHOH_min &&\n\t\t    spec_timings->tRHW_min <= onfi_timings->tRHW_min &&\n\t\t    spec_timings->tRLOH_min <= onfi_timings->tRLOH_min &&\n\t\t    spec_timings->tRP_min <= onfi_timings->tRP_min &&\n\t\t    spec_timings->tRR_min <= onfi_timings->tRR_min &&\n\t\t    spec_timings->tWC_min <= onfi_timings->tWC_min &&\n\t\t    spec_timings->tWH_min <= onfi_timings->tWH_min &&\n\t\t    spec_timings->tWHR_min <= onfi_timings->tWHR_min &&\n\t\t    spec_timings->tWP_min <= onfi_timings->tWP_min &&\n\t\t    spec_timings->tWW_min <= onfi_timings->tWW_min)\n\t\t\treturn mode;\n\t}\n\n\treturn 0;\n}\n\n \nunsigned int\nonfi_find_closest_nvddr_mode(const struct nand_nvddr_timings *spec_timings)\n{\n\tconst struct nand_nvddr_timings *onfi_timings;\n\tint mode;\n\n\tfor (mode = ARRAY_SIZE(onfi_nvddr_timings) - 1; mode > 0; mode--) {\n\t\tonfi_timings = &onfi_nvddr_timings[mode].timings.nvddr;\n\n\t\tif (spec_timings->tCCS_min <= onfi_timings->tCCS_min &&\n\t\t    spec_timings->tAC_min <= onfi_timings->tAC_min &&\n\t\t    spec_timings->tADL_min <= onfi_timings->tADL_min &&\n\t\t    spec_timings->tCAD_min <= onfi_timings->tCAD_min &&\n\t\t    spec_timings->tCAH_min <= onfi_timings->tCAH_min &&\n\t\t    spec_timings->tCALH_min <= onfi_timings->tCALH_min &&\n\t\t    spec_timings->tCALS_min <= onfi_timings->tCALS_min &&\n\t\t    spec_timings->tCAS_min <= onfi_timings->tCAS_min &&\n\t\t    spec_timings->tCEH_min <= onfi_timings->tCEH_min &&\n\t\t    spec_timings->tCH_min <= onfi_timings->tCH_min &&\n\t\t    spec_timings->tCK_min <= onfi_timings->tCK_min &&\n\t\t    spec_timings->tCS_min <= onfi_timings->tCS_min &&\n\t\t    spec_timings->tDH_min <= onfi_timings->tDH_min &&\n\t\t    spec_timings->tDQSCK_min <= onfi_timings->tDQSCK_min &&\n\t\t    spec_timings->tDQSD_min <= onfi_timings->tDQSD_min &&\n\t\t    spec_timings->tDS_min <= onfi_timings->tDS_min &&\n\t\t    spec_timings->tDSC_min <= onfi_timings->tDSC_min &&\n\t\t    spec_timings->tRHW_min <= onfi_timings->tRHW_min &&\n\t\t    spec_timings->tRR_min <= onfi_timings->tRR_min &&\n\t\t    spec_timings->tWHR_min <= onfi_timings->tWHR_min &&\n\t\t    spec_timings->tWRCK_min <= onfi_timings->tWRCK_min &&\n\t\t    spec_timings->tWW_min <= onfi_timings->tWW_min)\n\t\t\treturn mode;\n\t}\n\n\treturn 0;\n}\n\n \nstatic void onfi_fill_sdr_interface_config(struct nand_chip *chip,\n\t\t\t\t\t   struct nand_interface_config *iface,\n\t\t\t\t\t   unsigned int timing_mode)\n{\n\tstruct onfi_params *onfi = chip->parameters.onfi;\n\n\tif (WARN_ON(timing_mode >= ARRAY_SIZE(onfi_sdr_timings)))\n\t\treturn;\n\n\t*iface = onfi_sdr_timings[timing_mode];\n\n\t \n\tif (onfi) {\n\t\tstruct nand_sdr_timings *timings = &iface->timings.sdr;\n\n\t\t \n\t\ttimings->tPROG_max = 1000000ULL * onfi->tPROG;\n\t\ttimings->tBERS_max = 1000000ULL * onfi->tBERS;\n\t\ttimings->tR_max = 1000000ULL * onfi->tR;\n\n\t\t \n\t\ttimings->tCCS_min = 1000UL * onfi->tCCS;\n\t}\n}\n\n \nstatic void onfi_fill_nvddr_interface_config(struct nand_chip *chip,\n\t\t\t\t\t     struct nand_interface_config *iface,\n\t\t\t\t\t     unsigned int timing_mode)\n{\n\tstruct onfi_params *onfi = chip->parameters.onfi;\n\n\tif (WARN_ON(timing_mode >= ARRAY_SIZE(onfi_nvddr_timings)))\n\t\treturn;\n\n\t*iface = onfi_nvddr_timings[timing_mode];\n\n\t \n\tif (onfi) {\n\t\tstruct nand_nvddr_timings *timings = &iface->timings.nvddr;\n\n\t\t \n\t\ttimings->tPROG_max = 1000000ULL * onfi->tPROG;\n\t\ttimings->tBERS_max = 1000000ULL * onfi->tBERS;\n\t\ttimings->tR_max = 1000000ULL * onfi->tR;\n\n\t\t \n\t\ttimings->tCCS_min = 1000UL * onfi->tCCS;\n\n\t\tif (onfi->fast_tCAD)\n\t\t\ttimings->tCAD_min = 25000;\n\t}\n}\n\n \nvoid onfi_fill_interface_config(struct nand_chip *chip,\n\t\t\t\tstruct nand_interface_config *iface,\n\t\t\t\tenum nand_interface_type type,\n\t\t\t\tunsigned int timing_mode)\n{\n\tif (type == NAND_SDR_IFACE)\n\t\treturn onfi_fill_sdr_interface_config(chip, iface, timing_mode);\n\telse\n\t\treturn onfi_fill_nvddr_interface_config(chip, iface, timing_mode);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}