// Seed: 1682960154
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    output reg id_2,
    output id_3,
    input logic id_4
    , id_6,
    output logic id_5
);
  initial begin
    id_3 <= id_1;
    id_3 <= id_0;
    id_2 <= id_0;
  end
endmodule
