INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/FPGA_HARMAN/20250730_adder/20250730_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_8
INFO: [VRFC 10-311] analyzing module full_adder_4
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/FPGA_HARMAN/20250730_adder/20250730_adder.srcs/sim_1/new/testbench_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_adder
