OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 79364 79364 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     21363
Number of terminals:      264
Number of snets:          2
Number of nets:           21063

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 299.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 342218.
[INFO DRT-0033] V1 shape region query size = 624602.
[INFO DRT-0033] M2 shape region query size = 20002.
[INFO DRT-0033] V2 shape region query size = 11718.
[INFO DRT-0033] M3 shape region query size = 11718.
[INFO DRT-0033] V3 shape region query size = 7812.
[INFO DRT-0033] M4 shape region query size = 7994.
[INFO DRT-0033] V4 shape region query size = 7812.
[INFO DRT-0033] M5 shape region query size = 4408.
[INFO DRT-0033] V5 shape region query size = 784.
[INFO DRT-0033] M6 shape region query size = 420.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1729 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 299 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 13451 groups.
#scanned instances     = 21363
#unique  instances     = 299
#stdCellGenAp          = 9317
#stdCellValidPlanarAp  = 131
#stdCellValidViaAp     = 7552
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 68462
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:20, elapsed time = 00:00:08, memory = 311.46 (MB), peak = 311.46 (MB)
global_route -congestion_report_file ./reports/asap7/ibex/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 10770
[INFO GRT-0019] Found 60 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 95

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal     279152        141013          49.49%
M3         Vertical       321784        224562          30.21%
M4         Horizontal     236082        166600          29.43%
M5         Vertical       236082        160762          31.90%
M6         Horizontal     171696        113218          34.06%
M7         Vertical       171696        127890          25.51%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 133283
[INFO GRT-0198] Via related Steiner nodes: 5451
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 178845
[INFO GRT-0112] Final usage 3D: 743792

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2              141013         57205           40.57%             0 /  0 /  0
M3              224562         89731           39.96%             0 /  0 /  0
M4              166600         38320           23.00%             0 /  0 /  0
M5              160762         16128           10.03%             0 /  0 /  0
M6              113218          5090            4.50%             0 /  0 /  0
M7              127890           783            0.61%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           934045        207257           22.19%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 147266 um
[INFO GRT-0014] Routed nets: 21007
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     21093
     1000 |     +0.0% |       0 |       0 |             0 |     20093
     2000 |     +0.0% |       0 |       0 |             0 |     19093
     3000 |     +0.0% |       0 |       0 |             0 |     18093
     4000 |     +0.0% |       0 |       0 |             0 |     17093
     5000 |     +0.0% |       0 |       0 |             0 |     16093
     6000 |     +0.0% |       0 |       0 |             0 |     15093
     7000 |     +0.0% |       0 |       0 |             0 |     14093
     8000 |     +0.0% |       0 |       0 |             0 |     13093
     9000 |     +0.0% |       0 |       0 |             0 |     12093
    10000 |     +0.0% |       0 |       0 |             0 |     11093
    11000 |     +0.0% |       0 |       0 |             0 |     10093
    12000 |     +0.0% |       0 |       0 |             0 |      9093
    13000 |     +0.0% |       0 |       0 |             0 |      8093
    14000 |     +0.0% |       0 |       0 |             0 |      7093
    15000 |     +0.0% |       0 |       0 |             0 |      6093
    16000 |     +0.0% |       0 |       0 |             0 |      5093
    17000 |     +0.0% |       0 |       0 |             0 |      4093
    18000 |     +0.0% |       0 |       0 |             0 |      3093
    19000 |     +0.0% |       0 |       0 |             0 |      2093
    20000 |     +0.0% |       0 |       1 |             1 |      1093
    21000 |     +0.0% |       0 |       1 |             1 |        93
    final |     +0.0% |       0 |       1 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.9 u
average displacement        0.0 u
max displacement            0.3 u
original HPWL           94884.8 u
legalized HPWL          94886.0 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0094] Found 63 endpoints with setup violations.
[INFO RSZ-0099] Repairing 63 out of 63 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -30.154 |     -659.7 |     63 | instr_addr_o[31]
       10 |       0 |       0 |        4 |      0 |     6 |    +0.0% |  -20.524 |     -373.4 |     63 | instr_addr_o[31]
       20 |       1 |       0 |       10 |      2 |     8 |    +0.0% |   -6.136 |       -8.8 |     63 | instr_addr_o[31]
       22 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     61 | instr_addr_o[31]
       23 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     60 | instr_addr_o[31]
       24 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     59 | instr_addr_o[31]
       25 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     58 | instr_addr_o[31]
       26 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     57 | instr_addr_o[31]
       27 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     56 | instr_addr_o[31]
       28 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     55 | instr_addr_o[31]
       29 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     54 | instr_addr_o[31]
       30 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     54 | instr_addr_o[31]
       30 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     53 | instr_addr_o[31]
       31 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     52 | instr_addr_o[31]
       32 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     51 | instr_addr_o[31]
       33 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     50 | instr_addr_o[31]
       34 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     49 | instr_addr_o[31]
       35 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     48 | instr_addr_o[31]
       36 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     47 | instr_addr_o[31]
       37 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     46 | instr_addr_o[31]
       38 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     45 | instr_addr_o[31]
       39 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     44 | instr_addr_o[31]
       40 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     44 | instr_addr_o[31]
       40 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     43 | instr_addr_o[31]
       41 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     42 | instr_addr_o[31]
       42 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     41 | instr_addr_o[31]
       43 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     40 | instr_addr_o[31]
       44 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     39 | instr_addr_o[31]
       45 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     38 | instr_addr_o[31]
       46 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     37 | instr_addr_o[31]
       47 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     36 | instr_addr_o[31]
       48 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     35 | instr_addr_o[31]
       49 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     34 | instr_addr_o[31]
       50 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     34 | instr_addr_o[31]
       50 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     33 | instr_addr_o[31]
       51 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     32 | instr_addr_o[31]
       52 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     31 | instr_addr_o[31]
       53 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     30 | instr_addr_o[31]
       54 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     29 | instr_addr_o[31]
       55 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     28 | instr_addr_o[31]
       56 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     27 | instr_addr_o[31]
       57 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     26 | instr_addr_o[31]
       58 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     25 | instr_addr_o[31]
       59 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     24 | instr_addr_o[31]
       60 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     24 | instr_addr_o[31]
       60 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     23 | instr_addr_o[31]
       61 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     22 | instr_addr_o[31]
       62 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     21 | instr_addr_o[31]
       63 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     20 | instr_addr_o[31]
       64 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     19 | instr_addr_o[31]
       65 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     18 | instr_addr_o[31]
       66 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     17 | instr_addr_o[31]
       67 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     16 | instr_addr_o[31]
       68 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     15 | instr_addr_o[31]
       69 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     14 | instr_addr_o[31]
       70 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     14 | instr_addr_o[31]
       70 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     13 | instr_addr_o[31]
       71 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     12 | instr_addr_o[31]
       72 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     11 | instr_addr_o[31]
       73 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |     10 | instr_addr_o[31]
       74 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      9 | instr_addr_o[31]
       75 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      8 | instr_addr_o[31]
       76 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      7 | instr_addr_o[31]
       77 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      6 | instr_addr_o[31]
       78 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      5 | instr_addr_o[31]
       79 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      4 | instr_addr_o[31]
       80 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      4 | instr_addr_o[31]
       80 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      3 | instr_addr_o[31]
       81 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      2 | instr_addr_o[31]
       82 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      1 | instr_addr_o[31]
       83 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      0 | instr_addr_o[31]
       84 |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      0 | instr_addr_o[31]
    final |       1 |       0 |       12 |      2 |     8 |    +0.0% |    1.928 |        0.0 |      0 | instr_addr_o[31]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 1 buffers.
[INFO RSZ-0040] Inserted 12 buffers.
[INFO RSZ-0043] Swapped pins on 8 instances.
[INFO RSZ-0049] Cloned 2 instances.
[INFO RSZ-0033] No hold violations found.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          8.1 u
average displacement        0.0 u
max displacement            0.6 u
original HPWL           94920.3 u
legalized HPWL          94925.6 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 2660 u^2 47% utilization.
[INFO FLW-0007] clock core_clock period 1260.000000
[INFO FLW-0008] Clock core_clock period 1195.733
[INFO FLW-0009] Clock core_clock slack 1.334
[INFO FLW-0011] Path endpoint path count 3767
Elapsed time: 0:36.69[h:]min:sec. CPU time: user 254.43 sys 29.06 (772%). Peak memory: 738012KB.
