var pairs =
{
"opendrain":{"hdl":1,"plus":1,"lvcmos":1,"used":1,"attached":1,"attribute":1,"valid":1,"fuse":1,"string":1,"signal_name":1}
,"hdl":{"attribute":1,"adding":1}
,"assign":{"opendrain":1}
,"lvcmos":{"lvttl":1}
,"lvttl":{"standards":1}
,"standards":{"default":1}
,"used":{"bidirectional":1,"user":1,"software":1}
,"bidirectional":{"pin":1}
,"pin":{"output":1,"valid":1,"gnd":1}
,"output":{"pin":1,"buffer":1,"bidi":1,"signal_name":1,"q_lvttl33_17":1}
,"valid":{"generate":1}
,"generate":{"design":1}
,"design":{"errors":1}
,"errors":{"either":1}
,"either":{"non-differential":1}
,"non-differential":{"output":1,"outputz":1}
,"buffer":{"opendrain":1,"input":1,"pin":1,"cases":1,"signals":1,"value":1}
,"attached":{"non-differential":1}
,"outputz":{"bidi":1,"unique":1}
,"bidi":{"buffer":1}
,"input":{"output":1}
,"gnd":{"tristate":1,"signal":1,"opendrain":1}
,"tristate":{"enable":1}
,"enable":{"live":1}
,"live":{"whether":1}
,"whether":{"opendrain":1}
,"attribute":{"passed":1,"opendrain":1,"drive":1,"signal_name":1,"q_lvttl33_17":1}
,"passed":{"signal":1}
,"signal":{"gnd":1,"optimized":1}
,"optimized":{"output":1}
,"cases":{"non-differential":1}
,"signals":{"connected":1,"signal":1}
,"connected":{"together":1}
,"together":{"matter":1}
,"matter":{"outputz":1}
,"unique":{"signals":1}
,"plus":{"value":1,"used":1,"available":1}
,"value":{"available":1,"used":1,"plus":1}
,"available":{"latticeecp2":1,"output":1}
,"latticeecp2":{"latticeecp2m":1}
,"latticeecp2m":{"latticexp2":1}
,"latticexp2":{"devices":1}
,"devices":{"plus":1}
,"user":{"intends":1}
,"intends":{"external":1}
,"external":{"pullup":1}
,"pullup":{"greater":1}
,"greater":{"vccio":1}
,"vccio":{"opendrain":1}
,"software":{"opendrain":1}
,"fuse":{"instead":1}
,"instead":{"emulate":1}
,"emulate":{"open":1}
,"open":{"drain":1}
,"drain":{"tieing":1}
,"tieing":{"output":1}
,"device":{"support":1}
,"vhdl":{"syntax":1,"example":1}
,"string":{"attribute":1}
,"signal_name":{"signal":1,"opendrain":1,"synthesis":1}
,"example":{"code":1}
,"drive":{"q_lvttl33_17":1}
,"q_lvttl33_17":{"signal":1,"opendrain":1,"synthesis":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"synthesis":{"opendrain":1}
,"generic":{"examples":1}
,"examples":{"fpga":1}
,"fpga":{"attributes":1}
,"attributes":{"hdl":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
