// Seed: 1495255939
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wor  module_0 = -1;
  wire id_3;
  assign id_3 = id_3;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  \id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  byte id_20;
  wire id_21;
endmodule
module module_1 #(
    parameter id_13 = 32'd20,
    parameter id_3  = 32'd33
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_7
  );
  inout wire id_1;
  logic [id_13 : id_3] id_14;
  ;
endmodule
