set ::env(PROJECT_NAME) stereovission1
set ::env(DESIGN_TOP) sv_chip1_hierarchy_no_mem
set ::env(DESIGN_DIR) ./signal_processing/stereovission1/rtl
set ::env(TOP_VERILOG) ./signal_processing/stereovission1/rtl/stereovision1.v
