dpm_thermal	,	V_201
ucMinNBVoltage	,	V_277
max_voltage	,	V_96
radeon_ps	,	V_2
radeon_atom_get_clock_dividers	,	F_7
dev	,	V_79
MAX_FEEDBACK_DIV	,	F_87
rs780_set_engine_clock_sc	,	F_73
r600_set_ctxcgtt3d_rsdc	,	F_34
r600_power_level_set_watermark_id	,	F_41
usInterNBVoltageLow	,	V_280
SPLL_SW_LOLEN_SHIFT	,	V_306
RS780_SLOWCLKFEEDBACKDIV_DFLT	,	V_67
radeon_mode_info	,	V_13
RS780_FVTHROTFBUSREG0_DFLT	,	V_154
FVTHROT_PWM_DS_REG1	,	V_115
FVTHROT_PWM_DS_REG0	,	V_113
vddc_low	,	V_192
rs780_initialize_dpm_parameters	,	F_17
RS880D_FVTHROTPWMFBDIVRANGEREG2_DFLT	,	V_90
bios	,	V_247
MAX_FEEDBACK_STEP_MASK	,	V_161
RS780_FVTHROTFBDSREG0_DFLT	,	V_158
R600_FCT_DFLT	,	V_50
RREG32	,	F_54
rs780_preset_ranges_slow_clk_fbdiv_en	,	F_50
reference_freq	,	V_308
_ATOM_PPLIB_NONCLOCK_INFO	,	V_203
drm_crtc	,	V_16
RANGE1_PWM_FEEDBACK_DIV	,	F_65
TREND_SEL_MODE	,	V_152
ulSystemConfig	,	V_291
FVTHROT_FB_US_REG1	,	V_155
inter_voltage_low	,	V_279
FVTHROT_FB_US_REG0	,	V_153
"\t\tpower level 0    sclk: %u vddc_index: %d\n"	,	L_3
usMinNBVoltage	,	V_289
requested_state	,	V_294
RS780_DEFAULT_DCLK_FREQ	,	V_216
current_state	,	V_169
i	,	V_19
irq	,	V_197
SPLL_REF_DIV_SHIFT	,	V_302
r600_dpm_print_cap_info	,	F_119
m	,	V_296
RANGE0_PWM	,	F_67
rs780_preset_starting_fbdiv	,	F_53
ENABLE_FV_THROT	,	V_124
new_ps	,	V_176
RS780_FVTHROTUTC0_DFLT	,	V_128
r600_set_bsp	,	F_18
r600_select_td	,	F_22
usStateArrayOffset	,	V_258
R600_SSTU_DFLT	,	V_48
RS780D_FVTHROTPWMFBDIVRANGEREG0_DFLT	,	V_85
old_ps	,	V_177
R600_POWER_LEVEL_LOW	,	V_59
ENABLE_FV_THROT_IO	,	V_126
info	,	V_270
ret	,	V_32
r600_set_fctu	,	F_28
r600_set_sst	,	F_27
GFX_MACRO_BYPASS_CNTL	,	V_172
MINIMUM_CIP	,	F_76
FVTHROT_FB_DS_REG0	,	V_157
rs780_dpm_init	,	F_114
spll	,	V_307
RS780_FVTHROTPWMFBDIVRANGEREG1_DFLT	,	V_92
minfo	,	V_14
FVTHROT_FB_DS_REG1	,	V_159
RS780_FVTHROTUTC4_DFLT	,	V_136
SPLL_SW_HILEN_SHIFT	,	V_304
r600_power_level_set_voltage_index	,	F_38
r600_enable_sclk_control	,	F_45
rs780_dpm_get_mclk	,	F_124
DRM_ERROR	,	F_115
fv_throt_pwm_fb_div_range	,	V_81
crtcs	,	V_23
ATOM_PPLIB_NONCLOCKINFO_VER1	,	V_212
invert_pwm_required	,	V_97
r600_engine_clock_entry_enable_pulse_skipping	,	F_13
FVTHROT_VBLANK_SEL	,	V_187
ucNonClockStateIndex	,	V_262
R600_TPU_DFLT	,	V_46
RS780_FVTHROTPWMRANGE2_GPIO_DFLT	,	V_100
le32_to_cpu	,	F_105
vclk	,	V_193
rs780_parse_power_table	,	F_109
min_dividers	,	V_178
class	,	V_208
pwm_voltage_control	,	V_94
R600_TD_DFLT	,	V_45
RANGE1_PWM	,	F_68
rs780_force_voltage	,	F_82
usBootUpNBVoltage	,	V_287
FVTHROT_STATUS_REG0	,	V_298
ulDCLK	,	V_214
ucMinNBVoltageHigh	,	V_278
MAX_PWM_HIGHTIME	,	F_63
ucHighEngineClockHigh	,	V_227
atom_context	,	V_246
rs780_dpm_enable	,	F_95
STARTING_PWM_HIGHTIME	,	F_58
ucClockStateIndices	,	V_265
r600_is_uvd_state	,	F_107
RS780_VDDC_LEVEL_HIGH	,	V_171
ENOMEM	,	V_251
STARTING_FEEDBACK_DIV	,	F_55
ps_priv	,	V_5
R600_BSU_DFLT	,	V_41
r600_set_at	,	F_19
ddev	,	V_80
ATOM_PPLIB_RS780_VOLTAGE_VARIABLE	,	V_233
RANGE_PWM_FEEDBACK_DIV_EN	,	V_174
index	,	V_240
drm_mode_vrefresh	,	F_5
enable_post_div	,	V_38
r600_power_level_set_mem_clock_index	,	F_39
fb_div	,	V_36
FVTHROT_DTC3	,	V_143
r600_engine_clock_entry_set_reference_divider	,	F_8
FVTHROT_DTC4	,	V_145
igp_info	,	V_269
r600_set_vddc3d_oorsdc	,	F_32
FVTHROT_DTC1	,	V_139
system_config	,	V_290
FVTHROT_DTC2	,	V_141
FVTHROT_DTC0	,	V_137
SPLL_SW_LOLEN_MASK	,	V_305
rs780_clk_scaling_enable	,	F_71
R600_TPC_DFLT	,	V_47
R600_CTXCGTT3DRSDC_DFLT	,	V_55
RADEON_DPM_FORCED_LEVEL_LOW	,	V_312
vddc_high	,	V_191
RS780_FVTHROTFBUSREG1_DFLT	,	V_156
r600_set_sstu	,	F_26
RS780_FVTHROTDTC2_DFLT	,	V_142
crev	,	V_245
post_div	,	V_37
boot_voltage	,	V_273
min_voltage	,	V_95
REFRESH_RATE_DIVISOR_MASK	,	V_149
u16	,	T_2
dpm	,	V_11
R600_FCTU_DFLT	,	V_49
r600_set_fct	,	F_29
usVDDC	,	V_228
usMaxNBVoltage	,	V_288
RS780_FVTHROTPWMRANGE0_GPIO_DFLT	,	V_99
SPLL_REF_DIV_MASK	,	V_301
FORCE_TREND_SEL	,	V_151
STARTING_PWM_HIGHTIME_MASK	,	V_103
rs780_dpm_debugfs_print_current_performance_level	,	F_125
rs780_dpm_fini	,	F_122
igp_power_info	,	V_6
ucMaxNBVoltage	,	V_275
info_2	,	V_285
ucStartingPWM_HighTime	,	V_274
requested_ps	,	V_202
mode	,	V_25
pdev	,	V_83
rs780_set_engine_clock_ssc	,	F_78
u32	,	T_1
RS780_FVTHROTDTC0_DFLT	,	V_138
RS780_FVTHROTPWMDSREG1_DFLT	,	V_116
ulCapsAndSettings	,	V_207
usBackbiasTime	,	V_255
FORCE_FEEDBACK_DIV	,	V_77
R600_VDDC3DOORPHC_DFLT	,	V_52
RANGE_SLOW_CLK_FEEDBACK_DIV_EN	,	V_66
current_ps	,	V_170
backbias_response_time	,	V_254
radeon_crtc	,	V_18
level	,	V_310
RS780D_FVTHROTPWMFBDIVRANGEREG1_DFLT	,	V_86
FVTHROT_FBDIV_REG1	,	V_73
radeon_irq_set	,	F_99
WREG32_P	,	F_51
FVTHROT_FBDIV_REG0	,	V_184
boot_ps	,	V_28
FVTHROT_FBDIV_REG2	,	V_75
RANGE0_PWM_FEEDBACK_DIV_MASK	,	V_118
ulVCLK	,	V_213
r600_power_level_set_enter_index	,	F_43
inter_voltage_high	,	V_281
RS780_FVTHROTUTC2_DFLT	,	V_132
dividers	,	V_30
table_rev	,	V_205
CG_INTGFX_MISC	,	V_167
R600_POWER_LEVEL_CTXSW	,	V_63
r600_dynamicpm_enabled	,	F_96
ATOM_PPLIB_RS780_VOLTAGE_LOW	,	V_231
new_state	,	V_181
r600_dpm_print_ps_status	,	F_121
int_thermal_type	,	V_199
FVTHROT_PWM_US_REG0	,	V_109
FVTHROT_PWM_US_REG1	,	V_111
MAX_FEEDBACK_DIV_MASK	,	V_186
power_info	,	V_239
rs780_set_engine_clock_spc	,	F_88
FB_DIV_TIMER_VAL	,	F_74
rps	,	V_3
rs780	,	V_223
RS780_FVTHROTPWMUSREG0_DFLT	,	V_110
pi	,	V_9
pm	,	V_10
ps	,	V_4
ucNumberOfCyclesInPeriodHi	,	V_272
rs780_start_dpm	,	F_44
RANGE3_PWM	,	F_70
REFRESH_RATE_DIVISOR	,	F_75
r600_engine_clock_entry_enable	,	F_14
R600_POWER_LEVEL_MEDIUM	,	V_60
RS780_CGFTV_DFLT	,	V_64
dclk	,	V_194
rs780_vddc_level	,	V_188
rs780_dpm_display_configuration_changed	,	F_103
ENABLE_FV_UPDATE	,	V_125
MINIMUM_CIP_MASK	,	V_150
usLowEngineClockLow	,	V_224
max_dividers	,	V_179
RANGE0_SLOW_CLK_FEEDBACK_DIV_MASK	,	V_68
usInterNBVoltageHigh	,	V_282
current_max_dividers	,	V_180
default_sclk	,	V_236
radeon_dpm_forced_level	,	V_309
"\tuvd    vclk: %d dclk: %d\n"	,	L_2
rs780_dpm_force_performance_level	,	F_127
GFP_KERNEL	,	V_250
device	,	V_84
R600_PM_NUMBER_OF_SCLKS	,	V_40
rs780_force_fbdiv	,	F_84
usHighEngineClockLow	,	V_226
atom_parse_data_header	,	F_111
ref_div	,	V_35
RS780_FBDIVTIMERVAL_DFLT	,	V_147
SPLL_BYPASS_CNTL	,	V_173
frev	,	V_244
seq_printf	,	F_126
rs780_enable_voltage_scaling	,	F_91
rdev	,	V_8
rs780_disable_vbios_powersaving	,	F_81
r600_vid_rt_set_ssu	,	F_37
RS780_FVTHROTPWMUSREG1_DFLT	,	V_112
MIN_FEEDBACK_DIV	,	F_86
le16_to_cpu	,	F_106
rs780_activate_engine_clk_scaling	,	F_89
u8	,	T_3
r600_dynamicpm_enable	,	F_46
pplib_power_state	,	V_237
seq_file	,	V_295
usClassification	,	V_209
R600_BSP_DFLT	,	V_42
"power level 1    sclk: %u vddc_index: %d\n"	,	L_7
voltage_response_time	,	V_256
FVTHROT_CNTRL_REG	,	V_123
power_state	,	V_238
FORCED_FEEDBACK_DIV	,	F_56
RS780_FVTHROTPWMRANGE3_GPIO_DFLT	,	V_98
r600_engine_clock_entry_set_post_divider	,	F_10
R600_SPLLSTEPUNIT_DFLT	,	V_58
radeon_dpm_fini	,	F_116
R600_VOLTAGERESPONSETIME_DFLT	,	V_57
v1	,	V_261
r600_set_vddc3d_oorphc	,	F_31
r600_enable_mclk_control	,	F_15
RS780_FVTHROTPWMFBDIVRANGEREG2_DFLT	,	V_93
RS780_VDDC_LEVEL_UNKNOWN	,	V_230
radeon_device	,	V_7
mdelay	,	F_101
ulPlatformCaps	,	V_253
PowerPlayInfo	,	V_242
CURRENT_FEEDBACK_DIV_MASK	,	V_299
RS780_FVTHROTPWMRANGE1_GPIO_DFLT	,	V_101
RS880D_FVTHROTPWMFBDIVRANGEREG0_DFLT	,	V_88
rs780_get_ps	,	F_1
rs780_set_engine_clock_scaling	,	F_85
rs780_parse_pplib_non_clock_info	,	F_104
rs780_get_pi	,	F_2
priv	,	V_12
RANGE2_PWM	,	F_69
ATOM_PPLIB_RS780_VOLTAGE_NONE	,	V_229
usClockInfoArrayOffset	,	V_264
THERMAL_TYPE_RV6XX	,	V_200
rs780_dpm_setup_asic	,	F_102
usNumberOfCyclesInPeriod	,	V_286
COMPUTE_ENGINE_PLL_PARAM	,	V_33
MAX_FEEDBACK_STEP	,	F_79
mode_info	,	V_15
non_clock_info	,	V_204
CG_SPLL_FUNC_CNTL	,	V_70
class2	,	V_210
rs780_voltage_scaling_enable	,	F_60
installed	,	V_198
WREG32	,	F_61
ucMaxNBVoltageHigh	,	V_276
pplib_clock_info	,	V_220
printk	,	F_120
R600_POWER_LEVEL_HIGH	,	V_61
NUMBER_OF_CYCLES_IN_PERIOD	,	F_59
func_cntl	,	V_300
MIN_PWM_HIGHTIME	,	F_62
clock_info	,	V_221
caps	,	V_206
r600_set_tc	,	F_21
num_of_cycles_in_period	,	V_104
r600_power_level_set_eng_clock_index	,	F_40
kzalloc	,	F_112
r600_dpm_print_class_info	,	F_118
pplib	,	V_248
RS780_FVTHROTDTC3_DFLT	,	V_144
r600_set_git	,	F_20
RANGE2_PWM_FEEDBACK_DIV	,	F_66
RS880D_FVTHROTPWMFBDIVRANGEREG1_DFLT	,	V_89
rs780_program_at	,	F_80
R600_VRU_DFLT	,	V_56
r600_set_vddc3d_oorsu	,	F_30
voltage	,	V_168
rs780_dpm_get_sclk	,	F_123
refresh_rate	,	V_21
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_217
rs780_set_uvd_clock_before_set_eng_clock	,	F_92
num_ps	,	V_267
"\t\tpower level 1    sclk: %u vddc_index: %d\n"	,	L_4
ucNonClockSize	,	V_263
current_fb_div	,	V_297
atom_clock_dividers	,	V_29
drm_device	,	V_78
gfx_clock_gating	,	V_196
R600_GICST_DFLT	,	V_43
enable	,	V_122
r600_set_tpc	,	F_25
rs780_parse_pplib_clock_info	,	F_108
RS780_FVTHROTFBDSREG1_DFLT	,	V_160
rs780_initialize_dpm_power_state	,	F_6
rs780_set_engine_clock_wfc	,	F_72
FORCED_FEEDBACK_DIV_MASK	,	V_76
RS780_FVTHROTUTC1_DFLT	,	V_130
platform_caps	,	V_252
RS780_FVTHROTDTC4_DFLT	,	V_146
SPLL_FB_DIV_SHIFT	,	V_72
r600_engine_clock_entry_enable_post_divider	,	F_11
crtc	,	V_17
FVTHROT_CB2	,	V_164
ATOM_PPLIB_RS780_VOLTAGE_HIGH	,	V_232
FVTHROT_CB1	,	V_163
"No integrated system info for your GPU\n"	,	L_1
usVoltageTime	,	V_257
r600_engine_clock_entry_set_feedback_divider	,	F_9
old_state	,	V_182
r600_set_tpu	,	F_24
r600_wait_for_spll_change	,	F_49
FVTHROT_CB4	,	V_166
FVTHROT_CB3	,	V_165
FVTHROT_PWM_FEEDBACK_DIV_REG4	,	V_121
FVTHROT_PWM_FEEDBACK_DIV_REG3	,	V_120
FVTHROT_PWM_FEEDBACK_DIV_REG2	,	V_119
FVTHROT_PWM_FEEDBACK_DIV_REG1	,	V_117
kfree	,	F_113
flags	,	V_234
RANGE0_PWM_FEEDBACK_DIV	,	F_64
enabled	,	V_24
NUMBER_OF_CYCLES_IN_PERIOD_MASK	,	V_105
GetIndexIntoMasterTable	,	F_110
num_crtc	,	V_22
RANGE0_SLOW_CLK_FEEDBACK_DIV	,	F_52
RS780_FVTHROTPWMFBDIVRANGEREG0_DFLT	,	V_91
low	,	V_293
r600_set_ctxcgtt3d_rphc	,	F_33
bootup_uma_clk	,	V_283
r600_set_vrc	,	F_23
rs780_set_uvd_clock_after_set_eng_clock	,	F_94
FVTHROT_UTC4	,	V_135
igp_ps	,	V_1
FVTHROT_UTC1	,	V_129
FVTHROT_UTC0	,	V_127
FVTHROT_UTC3	,	V_133
FVTHROT_UTC2	,	V_131
r600_power_level_enable	,	F_42
radeon_wait_for_vblank	,	F_47
default_state	,	V_31
R600_SST_DFLT	,	V_39
sclk_low	,	V_34
usNonClockInfoArrayOffset	,	V_260
EINVAL	,	V_183
r600_vid_rt_set_vru	,	F_35
udelay	,	F_83
r600_vid_rt_set_vrt	,	F_36
vtotal	,	V_27
ucLowEngineClockHigh	,	V_225
RS780_FVTHROTUTC3_DFLT	,	V_134
SPLL_FB_DIV_MASK	,	V_71
IntegratedSystemInfo	,	V_268
rs780_get_voltage_for_vddc_level	,	F_90
FORCE_STARTING_PWM_HIGHTIME	,	V_106
INVERT_PWM_WAVEFORM	,	V_107
rs780_voltage_scaling_init	,	F_57
uvd_ps	,	V_219
ulBootUpUMAClock	,	V_292
R600_DISPLAY_WATERMARK_HIGH	,	V_62
vddc	,	V_189
ucNumberOfCyclesInPeriod	,	V_271
FB_DIV_TIMER_VAL_MASK	,	V_148
r600_gfx_clockgating_enable	,	F_97
rs780_get_pm_mode_parameters	,	F_3
R600_PM_NUMBER_OF_TC	,	V_44
fbdiv	,	V_69
to_radeon_crtc	,	F_4
RS780_DEFAULT_VCLK_FREQ	,	V_215
ulFlags	,	V_235
R600_VDDC3DOORSU_DFLT	,	V_51
rs780_set_engine_clock_tdc	,	F_77
ucStateEntrySize	,	V_259
rs780_dpm_set_power_state	,	F_100
fv_throt_pwm_range	,	V_82
FVTHROT_TARGET_REG	,	V_162
DATA	,	V_241
usClassification2	,	V_211
usK8MemoryClock	,	V_284
RS780_FVTHROTDTC1_DFLT	,	V_140
FVTHROT_PWM_CTRL_REG0	,	V_102
"power level 0    sclk: %u vddc_index: %d\n"	,	L_6
FVTHROT_PWM_CTRL_REG1	,	V_108
forced_level	,	V_313
rs780_dpm_disable	,	F_98
"uvd    vclk: %d dclk: %d\n"	,	L_5
R600_CTXCGTT3DRPHC_DFLT	,	V_54
RS780D_FVTHROTPWMFBDIVRANGEREG2_DFLT	,	V_87
rs780_dpm_print_power_state	,	F_117
htotal	,	V_26
ucNumStates	,	V_249
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_218
FVTHROT_SLOW_CLK_FEEDBACK_DIV_REG1	,	V_65
STARTING_FEEDBACK_DIV_MASK	,	V_74
MIN_FEEDBACK_DIV_MASK	,	V_185
R600_VDDC3DOORSDC_DFLT	,	V_53
r600_enable_spll_bypass	,	F_48
sclk_high	,	V_175
ucClockInfoSize	,	V_266
RADEON_DPM_FORCED_LEVEL_HIGH	,	V_311
data_offset	,	V_243
r600_voltage_control_enable_pins	,	F_16
RS780_VDDC_LEVEL_LOW	,	V_190
voltage_control	,	V_195
SPLL_SW_HILEN_MASK	,	V_303
RS780_FVTHROTPWMDSREG0_DFLT	,	V_114
radeon_set_uvd_clocks	,	F_93
sclk	,	V_222
crtc_id	,	V_20
r600_engine_clock_entry_set_step_time	,	F_12
