$date
	Wed Nov 06 16:49:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sign_magnitude_tb $end
$var wire 1 ! sign $end
$var wire 1 " mult_sign_magnitude_ready $end
$var wire 16 # magnitude [15:0] $end
$var reg 1 $ clk $end
$var reg 16 % mult_result [15:0] $end
$var reg 1 & reset $end
$var reg 1 ' valid $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 16 ( magnitude [15:0] $end
$var wire 16 ) mult_result [15:0] $end
$var wire 1 & reset $end
$var wire 1 ! sign $end
$var wire 1 ' valid $end
$var reg 16 * mult_magnitude [15:0] $end
$var reg 1 + mult_sign $end
$var reg 1 " mult_sign_magnitude_ready $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
b0 *
b0 )
b0 (
0'
1&
b0 %
0$
b0 #
0"
0!
$end
#5
1$
#10
0$
#15
1$
#20
0$
0&
#25
1$
#30
0$
b1111101100100000 %
b1111101100100000 )
#35
1$
#40
0$
1'
#45
1"
b1111101100100000 #
b1111101100100000 (
b1111101100100000 *
1!
1+
1$
#50
0$
#55
b10011100000 #
b10011100000 (
b10011100000 *
1$
#60
0$
#65
1$
#70
0"
b0 #
b0 (
b0 *
0!
0+
0$
0'
1&
#75
1$
#80
0$
0&
#85
1$
#90
0$
b10000001111100 %
b10000001111100 )
#95
1$
#100
0$
1'
#105
1"
b10000001111100 #
b10000001111100 (
b10000001111100 *
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0"
b0 #
b0 (
b0 *
0$
0'
1&
#135
1$
#140
0$
0&
#145
1$
#150
0$
b1101100110110111 %
b1101100110110111 )
#155
1$
#160
0$
1'
#165
1"
b1101100110110111 #
b1101100110110111 (
b1101100110110111 *
1!
1+
1$
#170
0$
#175
b10011001001001 #
b10011001001001 (
b10011001001001 *
1$
#180
0$
#185
1$
#190
0"
b0 #
b0 (
b0 *
0!
0+
0$
0'
1&
#195
1$
#200
0$
0&
#205
1$
#210
0$
b1011001 %
b1011001 )
#215
1$
#220
0$
1'
#225
1"
b1011001 #
b1011001 (
b1011001 *
1$
#230
0$
#235
1$
#240
0$
#245
1$
#250
0$
#255
1$
#260
0$
#265
1$
#270
0$
