verilog xil_defaultlib  \
"../../../../project_dct.gen/sources_1/ip/convert_32/sim/convert_32.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
