[{"DBLP title": "CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors.", "DBLP authors": ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "year": 2013, "MAG papers": [{"PaperId": 1979673079, "PaperTitle": "cd ecc content dependent error correction codes for combating asymmetric nonvolatile memory operation errors", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of pittsburgh": 3.0, "northwestern polytechnical university": 1.0, "qualcomm": 2.0}}], "source": "ES"}, {"DBLP title": "ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications.", "DBLP authors": ["Yaojun Zhang", "Ismail Bayram", "Yu Wang", "Hai Li", "Yiran Chen"], "year": 2013, "MAG papers": [{"PaperId": 2029683116, "PaperTitle": "adams asymmetric differential stt ram cell structure for reliable and high performance applications", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of pittsburgh": 4.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Design of cross-point metal-oxide ReRAM emphasizing reliability and cost.", "DBLP authors": ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 1997836507, "PaperTitle": "design of cross point metal oxide reram emphasizing reliability and cost", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"pennsylvania state university": 3.0, "hewlett packard": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient aerial image simulation on multi-core SIMD CPU.", "DBLP authors": ["Pei-Ci Wu", "Tan Yan", "Hongbo Zhang", "Martin D. F. Wong"], "year": 2013, "MAG papers": [{"PaperId": 2022441525, "PaperTitle": "efficient aerial image simulation on multi core simd cpu", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 2.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time.", "DBLP authors": ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong"], "year": 2013, "MAG papers": [{"PaperId": 2083350702, "PaperTitle": "optimally minimizing overlay violation in self aligned double patterning decomposition for row based standard cell layout in polynomial time", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient analog layout prototyping by layout reuse with routing preservation.", "DBLP authors": ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jou-Chun Lin"], "year": 2013, "MAG papers": [{"PaperId": 1993200203, "PaperTitle": "efficient analog layout prototyping by layout reuse with routing preservation", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national chiao tung university": 4.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "On reconfiguration-oriented approximate adder design and its application.", "DBLP authors": ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "year": 2013, "MAG papers": [{"PaperId": 2076536455, "PaperTitle": "on reconfiguration oriented approximate adder design and its application", "Year": 2013, "CitationCount": 159, "EstimatedCitation": 268, "Affiliations": {"university of illinois at urbana champaign": 1.0, "the chinese university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "ForTER: a forward error correction scheme for timing error resilience.", "DBLP authors": ["Jie Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "year": 2013, "MAG papers": [{"PaperId": 2036916361, "PaperTitle": "forter a forward error correction scheme for timing error resilience", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"the chinese university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "Aging-aware logic synthesis.", "DBLP authors": ["Mojtaba Ebrahimi", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2013, "MAG papers": [{"PaperId": 2047663435, "PaperTitle": "aging aware logic synthesis", "Year": 2013, "CitationCount": 44, "EstimatedCitation": 64, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Model-based hardware design.", "DBLP authors": ["Girish Venkataramani", "Kiran Kintali", "Sudeepa Prakash", "Stephan van Beek"], "year": 2013, "MAG papers": [{"PaperId": 2062580626, "PaperTitle": "model based hardware design", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mathworks": 4.0}}], "source": "ES"}, {"DBLP title": "BAG: a designer-oriented integrated framework for the development of AMS circuit generators.", "DBLP authors": ["John Crossley", "Alberto Puggelli", "Hanh-Phuc Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "year": 2013, "MAG papers": [{"PaperId": 2055606474, "PaperTitle": "bag a designer oriented integrated framework for the development of ams circuit generators", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of california berkeley": 13.0}}], "source": "ES"}, {"DBLP title": "Improved SAT-based ATPG: more constraints, better compaction.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Robert Wille", "Rolf Drechsler"], "year": 2013, "MAG papers": [{"PaperId": 2146907344, "PaperTitle": "improved sat based atpg more constraints better compaction", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 59, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic test pattern generation for delay defects using timed characteristic functions.", "DBLP authors": ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "year": 2013, "MAG papers": [{"PaperId": 2040873976, "PaperTitle": "automatic test pattern generation for delay defects using timed characteristic functions", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 7.0}}], "source": "ES"}, {"DBLP title": "DREAMS: DFM rule EvAluation using manufactured silicon.", "DBLP authors": ["Ronald D. Blanton", "Fa Wang", "Cheng Xue", "Pranab K. Nag", "Yang Xue", "Xin Li"], "year": 2013, "MAG papers": [{"PaperId": 2055709641, "PaperTitle": "dreams dfm rule evaluation using manufactured silicon", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"carnegie mellon university": 6.0}}], "source": "ES"}, {"DBLP title": "Stochastic error rate estimation for adaptive speed control with field delay testing.", "DBLP authors": ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"], "year": 2013, "MAG papers": [{"PaperId": 2025578704, "PaperTitle": "stochastic error rate estimation for adaptive speed control with field delay testing", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"osaka university": 5.0}}], "source": "ES"}, {"DBLP title": "Security-aware mapping for CAN-based real-time distributed automotive systems.", "DBLP authors": ["Chung-Wei Lin", "Qi Zhu", "Calvin Phung", "Alberto L. Sangiovanni-Vincentelli"], "year": 2013, "MAG papers": [{"PaperId": 2072705087, "PaperTitle": "security aware mapping for can based real time distributed automotive systems", "Year": 2013, "CitationCount": 58, "EstimatedCitation": 82, "Affiliations": {"university of california berkeley": 2.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic server power capping for enabling data center participation in power markets.", "DBLP authors": ["Hao Chen", "Can Hankendi", "Michael C. Caramanis", "Ayse K. Coskun"], "year": 2013, "MAG papers": [{"PaperId": 2015682843, "PaperTitle": "dynamic server power capping for enabling data center participation in power markets", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 60, "Affiliations": {"boston university": 4.0}}], "source": "ES"}, {"DBLP title": "An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems.", "DBLP authors": ["Yongtae Kim", "Yong Zhang", "Peng Li"], "year": 2013, "MAG papers": [{"PaperId": 2008684926, "PaperTitle": "an energy efficient approximate adder with carry skip for error resilient neuromorphic vlsi systems", "Year": 2013, "CitationCount": 84, "EstimatedCitation": 138, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "PROTON: an automatic place-and-route tool for optical networks-on-chip.", "DBLP authors": ["Anja Boos", "Luca Ramini", "Ulf Schlichtmann", "Davide Bertozzi"], "year": 2013, "MAG papers": [{"PaperId": 1968030041, "PaperTitle": "proton an automatic place and route tool for optical networks on chip", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"technische universitat munchen": 2.0, "university of ferrara": 2.0}}], "source": "ES"}, {"DBLP title": "A new methodology to address the growing productivity gap in analog design.", "DBLP authors": ["David White"], "year": 2013, "MAG papers": [{"PaperId": 2034485224, "PaperTitle": "a new methodology to address the growing productivity gap in analog design", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Agent-based distributed power management for kilo-core processors.", "DBLP authors": ["Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2036889140, "PaperTitle": "agent based distributed power management for kilo core processors", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A high-performance triple patterning layout decomposer with balanced density.", "DBLP authors": ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "year": 2013, "MAG papers": [{"PaperId": 1985052961, "PaperTitle": "a high performance triple patterning layout decomposer with balanced density", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 64, "Affiliations": {"university of texas at austin": 2.0, "oracle corporation": 1.0, "synopsys": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Layout decomposition with pairwise coloring for multiple patterning lithography.", "DBLP authors": ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"], "year": 2013, "MAG papers": [{"PaperId": 2000999402, "PaperTitle": "layout decomposition with pairwise coloring for multiple patterning lithography", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 58, "Affiliations": {"fudan university": 4.0, "northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "Constrained pattern assignment for standard cell based triple patterning lithography.", "DBLP authors": ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "year": 2013, "MAG papers": [{"PaperId": 1984417816, "PaperTitle": "constrained pattern assignment for standard cell based triple patterning lithography", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"synopsys": 1.0, "university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library.", "DBLP authors": ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "year": 2013, "MAG papers": [{"PaperId": 2034249953, "PaperTitle": "block copolymer directed self assembly dsa aware contact layer optimization for 10 nm 1d standard cell library", "Year": 2013, "CitationCount": 48, "EstimatedCitation": 66, "Affiliations": {"university of illinois at urbana champaign": 3.0, "synopsys": 2.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "SDC-based modulo scheduling for pipeline synthesis.", "DBLP authors": ["Zhiru Zhang", "Bin Liu"], "year": 2013, "MAG papers": [{"PaperId": 1996464317, "PaperTitle": "sdc based modulo scheduling for pipeline synthesis", "Year": 2013, "CitationCount": 56, "EstimatedCitation": 75, "Affiliations": {"micron technology": 1.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "Slack matching mode-based asynchronous circuits for average-case performance.", "DBLP authors": ["Mehrdad Najibi", "Peter A. Beerel"], "year": 2013, "MAG papers": [{"PaperId": 2007779614, "PaperTitle": "slack matching mode based asynchronous circuits for average case performance", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Sensitization criterion for threshold logic circuits and its application.", "DBLP authors": ["Chen-Kuan Tsai", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen"], "year": 2013, "MAG papers": [{"PaperId": 1970071120, "PaperTitle": "sensitization criterion for threshold logic circuits and its application", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national tsing hua university": 3.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA acceleration of enhanced boolean constraint propagation for SAT solvers.", "DBLP authors": ["Jason Thong", "Nicola Nicolici"], "year": 2013, "MAG papers": [{"PaperId": 1966863253, "PaperTitle": "fpga acceleration of enhanced boolean constraint propagation for sat solvers", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor.", "DBLP authors": ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "year": 2013, "MAG papers": [{"PaperId": 1994352422, "PaperTitle": "dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor", "Year": 2013, "CitationCount": 48, "EstimatedCitation": 70, "Affiliations": {"seoul national university": 2.0, "university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Formal verification of distributed dynamic thermal management.", "DBLP authors": ["Muhammad Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 1991639348, "PaperTitle": "formal verification of distributed dynamic thermal management", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"karlsruhe institute of technology": 3.0, "national university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "STEAM: a fast compact thermal model for two-phase cooling of integrated circuits.", "DBLP authors": ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John Richard Thome"], "year": 2013, "MAG papers": [{"PaperId": 2150713716, "PaperTitle": "steam a fast compact thermal model for two phase cooling of integrated circuits", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ecole normale superieure": 4.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "ICCAD-2013 CAD contest in mask optimization and benchmark suite.", "DBLP authors": ["Shayak Banerjee", "Zhuo Li", "Sani R. Nassif"], "year": 2013, "MAG papers": [{"PaperId": 2056830856, "PaperTitle": "iccad 2013 cad contest in mask optimization and benchmark suite", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Compact lateral thermal resistance modeling and characterization for TSV and TSV array.", "DBLP authors": ["Zao Liu", "Sahana Swarup", "Sheldon X.-D. Tan"], "year": 2013, "MAG papers": [{"PaperId": 2081917401, "PaperTitle": "compact lateral thermal resistance modeling and characterization for tsv and tsv array", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs.", "DBLP authors": ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "year": 2013, "MAG papers": [{"PaperId": 2006424711, "PaperTitle": "on accurate full chip extraction and optimization of tsv to tsv coupling elements in 3d ics", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"georgia institute of technology": 3.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "The impact of shallow trench isolation effects on circuit performance.", "DBLP authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"], "year": 2013, "MAG papers": [{"PaperId": 1982296170, "PaperTitle": "the impact of shallow trench isolation effects on circuit performance", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Diagnosing root causes of system level performance violations.", "DBLP authors": ["Lingyi Liu", "Xuanyu Zhong", "Xiaotao Chen", "Shobha Vasudevan"], "year": 2013, "MAG papers": [{"PaperId": 2034870093, "PaperTitle": "diagnosing root causes of system level performance violations", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"huawei": 1.0, "university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic concolic test generation with virtual prototypes for post-silicon validation.", "DBLP authors": ["Kai Cong", "Fei Xie", "Li Lei"], "year": 2013, "MAG papers": [{"PaperId": 2051256740, "PaperTitle": "automatic concolic test generation with virtual prototypes for post silicon validation", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"portland state university": 3.0}}], "source": "ES"}, {"DBLP title": "Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms.", "DBLP authors": ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "year": 2013, "MAG papers": [{"PaperId": 2094798632, "PaperTitle": "hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 4.0, "ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Improving platform energy: chip area trade-off in near-threshold computing environment.", "DBLP authors": ["Hao Wang", "Abhishek A. Sinkar", "Nam Sung Kim"], "year": 2013, "MAG papers": [{"PaperId": 2064670935, "PaperTitle": "improving platform energy chip area trade off in near threshold computing environment", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of wisconsin madison": 2.0, "oracle corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging rule-based designs for automatic power domain partitioning.", "DBLP authors": ["Abhinav Agarwal", "Arvind"], "year": 2013, "MAG papers": [{"PaperId": 2008637670, "PaperTitle": "leveraging rule based designs for automatic power domain partitioning", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Performance boosting under reliability and power constraints.", "DBLP authors": ["Youngtaek Kim", "Lizy Kurian John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"], "year": 2013, "MAG papers": [{"PaperId": 2042627331, "PaperTitle": "performance boosting under reliability and power constraints", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"advanced micro devices": 3.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs.", "DBLP authors": ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"], "year": 2013, "MAG papers": [{"PaperId": 2039026957, "PaperTitle": "latchplanner latch placement algorithm for datapath oriented high performance vlsi designs", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Methodology for standard cell compliance and detailed placement for triple patterning lithography.", "DBLP authors": ["Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "David Z. Pan"], "year": 2013, "MAG papers": [{"PaperId": 2003388181, "PaperTitle": "methodology for standard cell compliance and detailed placement for triple patterning lithography", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 63, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "POLAR: placement based on novel rough legalization and refinement.", "DBLP authors": ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"], "year": 2013, "MAG papers": [{"PaperId": 1978383095, "PaperTitle": "polar placement based on novel rough legalization and refinement", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"iowa state university": 2.0, "mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs.", "DBLP authors": ["Xin Zhao", "Yang Wan", "Michael Scheuermann", "Sung Kyu Lim"], "year": 2013, "MAG papers": [{"PaperId": 1968301773, "PaperTitle": "transient modeling of tsv wire electromigration and lifetime analysis of power distribution network for 3d ics", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"georgia institute of technology": 2.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Novel crack sensor for TSV-based 3D integrated circuits: design and deployment perspectives.", "DBLP authors": ["Chun Zhang", "Moongon Jung", "Sung Kyu Lim", "Yiyu Shi"], "year": 2013, "MAG papers": [{"PaperId": 1965116485, "PaperTitle": "novel crack sensor for tsv based 3d integrated circuits design and deployment perspectives", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 2.0, "missouri university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Electromigration study for multi-scale power/ground vias in TSV-based 3D ICs.", "DBLP authors": ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "year": 2013, "MAG papers": [{"PaperId": 2000217838, "PaperTitle": "electromigration study for multi scale power ground vias in tsv based 3d ics", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of texas at austin": 2.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable and efficient analog parametric fault identification.", "DBLP authors": ["Mustafa Berke Yelten", "Suriyaprakash Natarajan", "Bin Xue", "Prashant Goteti"], "year": 2013, "MAG papers": [{"PaperId": 2073654891, "PaperTitle": "scalable and efficient analog parametric fault identification", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "An IDDQ-based source driver IC design-for-test technique.", "DBLP authors": ["S.-S. Lin", "C.-L. Kao", "J.-L. Huang", "C.-C. Lee", "X.-L. Huang"], "year": 2013, "MAG papers": [{"PaperId": 2059274721, "PaperTitle": "an iddq based source driver ic design for test technique", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation.", "DBLP authors": ["Yu Liu", "Yier Jin", "Yiorgos Makris"], "year": 2013, "MAG papers": [{"PaperId": 1965573937, "PaperTitle": "hardware trojans in wireless cryptographic ics silicon demonstration detection method evaluation", "Year": 2013, "CitationCount": 48, "EstimatedCitation": 83, "Affiliations": {"university of texas at dallas": 2.0, "university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "AMBER: adaptive energy management for on-chip hybrid video memories.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2065310781, "PaperTitle": "amber adaptive energy management for on chip hybrid video memories", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Thread-criticality aware dynamic cache reconfiguration in multi-core system.", "DBLP authors": ["Po-Yang Hsu", "TingTing Hwang"], "year": 2013, "MAG papers": [{"PaperId": 2007037194, "PaperTitle": "thread criticality aware dynamic cache reconfiguration in multi core system", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "A disturb-alleviation scheme for 3D flash memory.", "DBLP authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"], "year": 2013, "MAG papers": [{"PaperId": 1964537774, "PaperTitle": "a disturb alleviation scheme for 3d flash memory", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national taiwan university": 2.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "Unleashing the potential of MLC STT-RAM caches.", "DBLP authors": ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"], "year": 2013, "MAG papers": [{"PaperId": 2053331999, "PaperTitle": "unleashing the potential of mlc stt ram caches", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 53, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Eagle-eye: a near-optimal statistical framework for noise sensor placement.", "DBLP authors": ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Yiyu Shi"], "year": 2013, "MAG papers": [{"PaperId": 1994652005, "PaperTitle": "eagle eye a near optimal statistical framework for noise sensor placement", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"missouri university of science and technology": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Massoud Pedram"], "year": 2013, "MAG papers": [{"PaperId": 1994098334, "PaperTitle": "joint sizing and adaptive independent gate control for finfet circuits operating in multiple voltage regimes using the logical effort method", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "High-performance gate sizing with a signoff timer.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee", "Igor L. Markov", "Pankit Thapar"], "year": 2013, "MAG papers": [{"PaperId": 2005653503, "PaperTitle": "high performance gate sizing with a signoff timer", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california san diego": 3.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis.", "DBLP authors": ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "year": 2013, "MAG papers": [{"PaperId": 1988099667, "PaperTitle": "efficient pvt independent abstraction of large ip blocks for hierarchical power analysis", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ibm": 9.0}}], "source": "ES"}, {"DBLP title": "Place and route for massively parallel hardware-accelerated functional verification.", "DBLP authors": ["Michael D. Moffitt", "Gernot E. G\u00fcnther", "Kevin A. Pasnik"], "year": 2013, "MAG papers": [{"PaperId": 2095504809, "PaperTitle": "place and route for massively parallel hardware accelerated functional verification", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems.", "DBLP authors": ["Platon Beletsky", "Michael Bershteyn", "Alexandre Birguer", "Chunkuen Ho", "Viktor Salitrennik"], "year": 2013, "MAG papers": [{"PaperId": 2123213605, "PaperTitle": "techniques and challenges of implementing large scale logic design models in massively parallel fine grained multiprocessor systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 5.0}}], "source": "ES"}, {"DBLP title": "Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space.", "DBLP authors": ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben Gu"], "year": 2013, "MAG papers": [{"PaperId": 2047446678, "PaperTitle": "fast statistical analysis of rare circuit failure events via scaled sigma sampling for high dimensional variation space", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 63, "Affiliations": {"cadence design systems": 3.0, "carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization.", "DBLP authors": ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "year": 2013, "MAG papers": [{"PaperId": 1975611230, "PaperTitle": "verifying start up failures in coupled ring oscillators in presence of variability using predictive global optimization", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"samsung": 2.0, "seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "An efficient graph sparsification approach to scalable harmonic balance (HB) analysis of strongly nonlinear RF circuits.", "DBLP authors": ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "year": 2013, "MAG papers": [{"PaperId": 1967167632, "PaperTitle": "an efficient graph sparsification approach to scalable harmonic balance hb analysis of strongly nonlinear rf circuits", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"michigan technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and analysis of (nonstationary) low frequency noise in nano devices: a synergistic approach based on stochastic chemical kinetics.", "DBLP authors": ["Ahmet Gokcen Mahmutoglu", "Alper Demir", "Jaijeet S. Roychowdhury"], "year": 2013, "MAG papers": [{"PaperId": 1975436932, "PaperTitle": "modeling and analysis of nonstationary low frequency noise in nano devices a synergistic approach based on stochastic chemical kinetics", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"koc university": 2.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "MOMA: mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers.", "DBLP authors": ["Janmartin Jahn", "Santiago Pagani", "Jian-Jia Chen", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2025359593, "PaperTitle": "moma mapping of memory intensive software pipelined applications for systems with multiple memory controllers", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "An efficient compiler framework for cache bypassing on GPUs.", "DBLP authors": ["Xiaolong Xie", "Yun Liang", "Guangyu Sun", "Deming Chen"], "year": 2013, "MAG papers": [{"PaperId": 2084309410, "PaperTitle": "an efficient compiler framework for cache bypassing on gpus", "Year": 2013, "CitationCount": 77, "EstimatedCitation": 105, "Affiliations": {"peking university": 3.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "A just-in-time customizable processor.", "DBLP authors": ["Liang Chen", "Joseph Tarango", "Tulika Mitra", "Philip Brisk"], "year": 2013, "MAG papers": [{"PaperId": 2047339641, "PaperTitle": "a just in time customizable processor", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california riverside": 2.0, "national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Temperature tracking: an innovative run-time approach for hardware Trojan detection.", "DBLP authors": ["Domenic Forte", "Chongxi Bao", "Ankur Srivastava"], "year": 2013, "MAG papers": [{"PaperId": 1990097965, "PaperTitle": "temperature tracking an innovative run time approach for hardware trojan detection", "Year": 2013, "CitationCount": 81, "EstimatedCitation": 123, "Affiliations": {"university of connecticut": 1.0, "university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Redundancy-aware electromigration checking for mesh power grids.", "DBLP authors": ["Sandeep Chatterjee", "Mohammad Fawaz", "Farid N. Najm"], "year": 2013, "MAG papers": [{"PaperId": 1994438562, "PaperTitle": "redundancy aware electromigration checking for mesh power grids", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable power grid transient analysis via MOR-assisted time-domain simulations.", "DBLP authors": ["Jia Wang", "Xuanxing Xiong"], "year": 2013, "MAG papers": [{"PaperId": 2062231806, "PaperTitle": "scalable power grid transient analysis via mor assisted time domain simulations", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"illinois institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A vectorless framework for power grid electromigration checking.", "DBLP authors": ["Mohammad Fawaz", "Sandeep Chatterjee", "Farid N. Najm"], "year": 2013, "MAG papers": [{"PaperId": 2046371518, "PaperTitle": "a vectorless framework for power grid electromigration checking", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms.", "DBLP authors": ["Xuexin Liu", "Hai Wang", "Sheldon X.-D. Tan"], "year": 2013, "MAG papers": [{"PaperId": 2085606491, "PaperTitle": "parallel power grid analysis using preconditioned gmres solver on cpu gpu platforms", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Spin torque devices in embedded memory: model studies and design space exploration.", "DBLP authors": ["Arijit Raychowdhury"], "year": 2013, "MAG papers": [{"PaperId": 2094323769, "PaperTitle": "spin torque devices in embedded memory model studies and design space exploration", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring Boolean and non-Boolean computing with spin torque devices.", "DBLP authors": ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "year": 2013, "MAG papers": [{"PaperId": 2045750847, "PaperTitle": "exploring boolean and non boolean computing with spin torque devices", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Why the design productivity gap never happened.", "DBLP authors": ["Harry Foster"], "year": 2013, "MAG papers": [{"PaperId": 2058707648, "PaperTitle": "why the design productivity gap never happened", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Depth controlled symmetric function fanin tree restructure.", "DBLP authors": ["Hua Xiang", "Lakshmi N. Reddy", "Louise Trevillyan", "Ruchir Puri"], "year": 2013, "MAG papers": [{"PaperId": 2093866782, "PaperTitle": "depth controlled symmetric function fanin tree restructure", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "In-placement clock-tree aware multi-bit flip-flop generation for power optimization.", "DBLP authors": ["Chih-Cheng Hsu", "Yu-Chuan Chen", "Mark Po-Hung Lin"], "year": 2013, "MAG papers": [{"PaperId": 2051728103, "PaperTitle": "in placement clock tree aware multi bit flip flop generation for power optimization", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national chung cheng university": 3.0}}], "source": "ES"}, {"DBLP title": "Clock power minimization using structured latch templates and decision tree induction.", "DBLP authors": ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "year": 2013, "MAG papers": [{"PaperId": 2086468729, "PaperTitle": "clock power minimization using structured latch templates and decision tree induction", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of texas at austin": 2.0, "ibm": 5.0}}], "source": "ES"}, {"DBLP title": "FPGA simulation engine for customized construction of neural microcircuits.", "DBLP authors": ["Hugh T. Blair", "Jason Cong", "Di Wu"], "year": 2013, "MAG papers": [{"PaperId": 2017730932, "PaperTitle": "fpga simulation engine for customized construction of neural microcircuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing.", "DBLP authors": ["Chia-Hung Liu", "Hao-Han Chang", "Tung-Che Liang", "Juinn-Dar Huang"], "year": 2013, "MAG papers": [{"PaperId": 1978769720, "PaperTitle": "sample preparation for many reactant bioassay on dmfbs using common dilution operation sharing", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip.", "DBLP authors": ["Yan Luo", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2013, "MAG papers": [{"PaperId": 2050491262, "PaperTitle": "optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"duke university": 2.0, "national cheng kung university": 1.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization of interconnects between accelerators and shared memories in dark silicon.", "DBLP authors": ["Jason Cong", "Bingjun Xiao"], "year": 2013, "MAG papers": [{"PaperId": 2094289945, "PaperTitle": "optimization of interconnects between accelerators and shared memories in dark silicon", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "A polynomial time algorithm for solving the word-length optimization problem.", "DBLP authors": ["Karthick Parashar", "Daniel M\u00e9nard", "Olivier Sentieys"], "year": 2013, "MAG papers": [{"PaperId": 1983453645, "PaperTitle": "a polynomial time algorithm for solving the word length optimization problem", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of rennes": 3.0}}], "source": "ES"}, {"DBLP title": "DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems.", "DBLP authors": ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2013, "MAG papers": [{"PaperId": 1994875497, "PaperTitle": "dhaser dynamic heterogeneous adaptation for soft error resiliency in asip based multi core systems", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"karlsruhe institute of technology": 3.0, "university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "Trace alignment algorithms for offline workload analysis of heterogeneous architectures.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narv\u00e1ez", "Steven M. Burns", "Ganapati Srinivasa"], "year": 2013, "MAG papers": [{"PaperId": 2137374963, "PaperTitle": "trace alignment algorithms for offline workload analysis of heterogeneous architectures", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits.", "DBLP authors": ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika \u00c1brah\u00e1m"], "year": 2013, "MAG papers": [{"PaperId": 2016690676, "PaperTitle": "from statistical model checking to statistical model inference characterizing the effect of process variations in analog circuits", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of colorado boulder": 3.0, "rwth aachen university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware implementation of BLTL property checkers for acceleration of statistical model checking.", "DBLP authors": ["Kosuke Oshima", "Takeshi Matsumoto", "Masahiro Fujita"], "year": 2013, "MAG papers": [{"PaperId": 2018087008, "PaperTitle": "hardware implementation of bltl property checkers for acceleration of statistical model checking", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "Proof logging for computer algebra based SMT solving.", "DBLP authors": ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer"], "year": 2013, "MAG papers": [{"PaperId": 2394690389, "PaperTitle": "proof logging for computer algebra based smt solving", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaiserslautern university of technology": 5.0}}, {"PaperId": 2070074014, "PaperTitle": "proof logging for computer algebra based smt solving", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaiserslautern university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Conquering the scheduling alternative explosion problem of SystemC symbolic simulation.", "DBLP authors": ["Chun-Nan Chou", "Chen-Kai Chu", "Chung-Yang (Ric) Huang"], "year": 2013, "MAG papers": [{"PaperId": 2003469913, "PaperTitle": "conquering the scheduling alternative explosion problem of systemc symbolic simulation", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Comprehensive technique for designing and synthesizing TSV fault-tolerant 3D clock trees.", "DBLP authors": ["Heechun Park", "Taewhan Kim"], "year": 2013, "MAG papers": [{"PaperId": 1985460164, "PaperTitle": "comprehensive technique for designing and synthesizing tsv fault tolerant 3d clock trees", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Low-power timing closure methodology for ultra-low voltage designs.", "DBLP authors": ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "year": 2013, "MAG papers": [{"PaperId": 2068840304, "PaperTitle": "low power timing closure methodology for ultra low voltage designs", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national tsing hua university": 2.0, "chung yuan christian university": 2.0}}], "source": "ES"}, {"DBLP title": "Incremental multiple-scan chain ordering for ECO flip-flop insertion.", "DBLP authors": ["Andrew B. Kahng", "Ilgweon Kang", "Siddhartha Nath"], "year": 2013, "MAG papers": [{"PaperId": 2005714865, "PaperTitle": "incremental multiple scan chain ordering for eco flip flop insertion", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Post-route alleviation of dense meander segments in high-performance printed circuit boards.", "DBLP authors": ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2013, "MAG papers": [{"PaperId": 2039327000, "PaperTitle": "post route alleviation of dense meander segments in high performance printed circuit boards", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national cheng kung university": 1.0, "technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Digital logic with molecular reactions.", "DBLP authors": ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "year": 2013, "MAG papers": [{"PaperId": 2009780675, "PaperTitle": "digital logic with molecular reactions", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Noise in genetic circuits: hindrance or chance?", "DBLP authors": ["Cheng-Ju Pan", "Hsiao-Chun Huang"], "year": 2013, "MAG papers": [{"PaperId": 2071805014, "PaperTitle": "noise in genetic circuits hindrance or chance", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Sequential logic to transform probabilities.", "DBLP authors": ["Naman Saraf", "Kia Bazargan"], "year": 2013, "MAG papers": [{"PaperId": 2016242250, "PaperTitle": "sequential logic to transform probabilities", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Automated generation of efficient instruction decoders for instruction set simulators.", "DBLP authors": ["Nicolas Fournel", "Luc Michel", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2013, "MAG papers": [{"PaperId": 2024608287, "PaperTitle": "automated generation of efficient instruction decoders for instruction set simulators", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"grenoble institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os.", "DBLP authors": ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "year": 2013, "MAG papers": [{"PaperId": 2040282518, "PaperTitle": "dynamic bandwidth scaling for embedded dsps with 3d stacked dram and wide i os", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"samsung": 2.0, "university of wisconsin madison": 3.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures.", "DBLP authors": ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2090265683, "PaperTitle": "isomer integrated selection partitioning and placement methodology for reconfigurable architectures", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of the sciences": 3.0, "karlsruhe institute of technology": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Generalized Boolean symmetries through nested partition refinement.", "DBLP authors": ["Hadi Katebi", "Karem A. Sakallah", "Igor L. Markov"], "year": 2013, "MAG papers": [{"PaperId": 2144492578, "PaperTitle": "generalized boolean symmetries through nested partition refinement", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Encoding multi-valued functions for symmetry.", "DBLP authors": ["Ko-Lung Yuan", "Chien-Yen Kuo", "Jie-Hong R. Jiang", "Meng-Yen Li"], "year": 2013, "MAG papers": [{"PaperId": 2040324859, "PaperTitle": "encoding multi valued functions for symmetry", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Approximate logic synthesis under general error magnitude and frequency constraints.", "DBLP authors": ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"], "year": 2013, "MAG papers": [{"PaperId": 2082738287, "PaperTitle": "approximate logic synthesis under general error magnitude and frequency constraints", "Year": 2013, "CitationCount": 60, "EstimatedCitation": 81, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Partial synthesis through sampling with and without specification.", "DBLP authors": ["Masahiro Fujita", "Satoshi Jo", "Shohei Ono", "Takeshi Matsumoto"], "year": 2013, "MAG papers": [{"PaperId": 2014319462, "PaperTitle": "partial synthesis through sampling with and without specification", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of tokyo": 4.0}}], "source": "ES"}, {"DBLP title": "Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits.", "DBLP authors": ["Xin Li", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "year": 2013, "MAG papers": [{"PaperId": 2040556057, "PaperTitle": "bayesian model fusion a statistical framework for efficient pre silicon validation and post silicon tuning of complex analog and mixed signal circuits", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"intel": 1.0, "carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Uncertainty quantification for integrated circuits: stochastic spectral methods.", "DBLP authors": ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "year": 2013, "MAG papers": [{"PaperId": 2085447613, "PaperTitle": "uncertainty quantification for integrated circuits stochastic spectral methods", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 2.0, "masdar institute of science and technology": 1.0}}, {"PaperId": 2617032002, "PaperTitle": "uncertainty quantification for integrated circuits stochastic spectral methods", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Simulation of temporal stochastic phenomena in electronic and biological systems: a comparative review, examples and synergies.", "DBLP authors": ["Alper Demir", "Burak Erman"], "year": 2013, "MAG papers": [{"PaperId": 1987967161, "PaperTitle": "simulation of temporal stochastic phenomena in electronic and biological systems a comparative review examples and synergies", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"koc university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware security: threat models and metrics.", "DBLP authors": ["Masoud Rostami", "Farinaz Koushanfar", "Jeyavijayan Rajendran", "Ramesh Karri"], "year": 2013, "MAG papers": [{"PaperId": 2115394282, "PaperTitle": "hardware security threat models and metrics", "Year": 2013, "CitationCount": 90, "EstimatedCitation": 147, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "A proof-carrying based framework for trusted microprocessor IP.", "DBLP authors": ["Yier Jin", "Yiorgos Makris"], "year": 2013, "MAG papers": [{"PaperId": 2054362794, "PaperTitle": "a proof carrying based framework for trusted microprocessor ip", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of texas at dallas": 1.0, "university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "A write-time based memristive PUF for hardware security applications.", "DBLP authors": ["Garrett S. Rose", "Nathan R. McDonald", "Lok-Kwong Yan", "Bryant T. Wysocki"], "year": 2013, "MAG papers": [{"PaperId": 1984854275, "PaperTitle": "a write time based memristive puf for hardware security applications", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 113, "Affiliations": {"air force research laboratory": 4.0}}], "source": "ES"}]