*design* DebussyLib (btIdent Verdi_S-2021.09-SP2-9)
Command arguments:
    +define+verilog
    -f run.f
        ./sim_define.v
        ../../../source/myCPU/pipeline_async/rev00/SMU_RV32I_System.v
        ../../../source/myCPU/pipeline_async/rev00/ASYNC_RAM_DP_WBE.v
        ../../../source/myCPU/pipeline_async/rev00/datapath.sv
        ../../../source/myCPU/pipeline_async/rev00/maindec.sv
        ../../../source/myCPU/pipeline_async/rev00/branch_logic.sv
        ../../../source/myCPU/pipeline_async/rev00/aludec.sv
        ../../../source/myCPU/pipeline_async/rev00/alu.sv
        ../../../source/myCPU/pipeline_async/rev00/controller.sv
        ../../../source/myCPU/pipeline_async/rev00/riscvpipeline.sv
        ../../../source/myCPU/pipeline_async/rev00/reg_file_async.v
        ../../../source/myCPU/pipeline_async/rev00/ID_EX.sv
        ../../../source/myCPU/pipeline_async/rev00/EX_MEM.sv
        ../../../source/myCPU/pipeline_async/rev00/IF_ID.sv
        ../../../source/myCPU/pipeline_async/rev00/MEM_WB.sv
        ../../../source/myCPU/pipeline_async/rev00/hazard_unit.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/BE_logic.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/adder.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/mux3.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/mux2.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/extend.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/flopr.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/flopenr.sv
        ../../../source/myCPU/pipeline_async/rev00/data_mux.sv
        ../../../source/myCPU/pipeline_async/rev00/Addr_Decoder.sv
        ../../../source/myCPU/pipeline_async/rev00/10peripheral_tbman/tbman_wrap.v
        ../../../source/myCPU/pipeline_async/rev00/10peripheral_tbman/tbman_apbs.v
        ../../../source/myCPU/pipeline_async/rev00/10peripheral_tbman/tbman_regs.v
        ../../testbench/c_tests_tb.v


*Error* Syntax error at ,
"../../testbench/c_tests_tb.v", 58: 
Highest level modules:
flopr
c_tests_tb


*Error* failed to find identifier hex_file
"../../testbench/c_tests_tb.v", 62: 

*Error* failed to find identifier hex_file
"../../testbench/c_tests_tb.v", 72: 

*Error* failed to find identifier hex_file
"../../testbench/c_tests_tb.v", 73: 
Total	4 error(s),   0 warning(s)
