
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.00000000000000000000;
2.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_12_1";
mvm_32_32_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_12_1' with
	the parameters "32,32,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "1,32,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "12,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE32_LOGSIZE5/105 |   32   |   12    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 921 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b12_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b12_g1'
  Processing 'mvm_32_32_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b12_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b12_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b12_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b12_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b12_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b12_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b12_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b12_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b12_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b12_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b12_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b12_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_20_DW_mult_tc_0'
  Mapping 'mac_b12_g1_21_DW_mult_tc_0'
  Mapping 'mac_b12_g1_22_DW_mult_tc_0'
  Mapping 'mac_b12_g1_23_DW_mult_tc_0'
  Mapping 'mac_b12_g1_24_DW_mult_tc_0'
  Mapping 'mac_b12_g1_25_DW_mult_tc_0'
  Mapping 'mac_b12_g1_26_DW_mult_tc_0'
  Mapping 'mac_b12_g1_27_DW_mult_tc_0'
  Mapping 'mac_b12_g1_28_DW_mult_tc_0'
  Mapping 'mac_b12_g1_29_DW_mult_tc_0'
  Mapping 'mac_b12_g1_30_DW_mult_tc_0'
  Mapping 'mac_b12_g1_31_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51  284712.3      0.67     470.8   58521.9                          
    0:00:51  284712.3      0.67     470.8   58521.9                          
    0:00:52  285314.0      0.67     465.7   58102.4                          
    0:00:52  285907.7      0.67     460.5   57682.9                          
    0:00:53  286501.4      0.67     455.4   57263.5                          
    0:00:53  287095.1      0.67     450.3   56844.0                          
    0:00:53  287688.8      0.67     445.1   56424.5                          
    0:00:54  288282.6      0.67     440.0   56005.0                          
    0:00:54  288872.0      0.67     382.6   43056.5                          
    0:00:55  289464.7      0.67     320.6   29483.0                          
    0:00:56  290061.8      0.67     258.6   15819.2                          
    0:00:57  290644.4      0.67     200.5    2645.3                          
    0:01:20  294326.9      0.43     117.3       0.0                          
    0:01:21  294301.3      0.43     117.3       0.0                          
    0:01:21  294301.3      0.43     117.3       0.0                          
    0:01:21  294301.9      0.43     117.3       0.0                          
    0:01:22  294301.9      0.43     117.3       0.0                          
    0:01:44  257187.1      0.84     127.4       0.0                          
    0:01:46  257126.8      0.43     102.8       0.0                          
    0:01:49  257128.9      0.42     101.9       0.0                          
    0:01:50  257133.9      0.43     100.9       0.0                          
    0:01:58  257139.8      0.42     100.6       0.0                          
    0:02:00  257147.2      0.42     100.0       0.0                          
    0:02:01  257162.1      0.41      99.3       0.0                          
    0:02:02  257176.5      0.40      98.3       0.0                          
    0:02:03  257181.8      0.41      97.9       0.0                          
    0:02:05  257185.3      0.41      97.5       0.0                          
    0:02:05  257190.6      0.39      97.0       0.0                          
    0:02:06  257203.4      0.38      96.6       0.0                          
    0:02:07  257212.4      0.38      96.2       0.0                          
    0:02:08  257212.2      0.38      96.2       0.0                          
    0:02:08  257212.2      0.38      96.2       0.0                          
    0:02:08  257212.2      0.38      96.2       0.0                          
    0:02:08  257212.2      0.38      96.2       0.0                          
    0:02:08  257212.2      0.38      96.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:08  257212.2      0.38      96.2       0.0                          
    0:02:08  257227.6      0.37      95.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257245.4      0.37      95.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257293.3      0.37      93.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257341.2      0.37      90.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257389.0      0.37      88.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257436.9      0.37      85.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257484.8      0.37      83.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257517.0      0.37      82.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257537.2      0.36      81.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257558.2      0.36      80.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257576.6      0.36      80.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257589.9      0.36      80.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257609.3      0.35      79.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257629.8      0.35      79.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257654.0      0.35      78.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257687.5      0.35      77.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  257721.0      0.35      75.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  257754.5      0.35      74.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  257788.0      0.35      72.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  257796.6      0.35      72.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257806.1      0.34      72.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257823.4      0.34      72.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257837.0      0.34      71.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257858.8      0.34      71.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257870.5      0.33      71.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257882.5      0.33      71.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257893.9      0.33      71.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257908.8      0.33      70.8       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:11  257922.6      0.33      70.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257928.5      0.33      70.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257939.1      0.33      70.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:11  257947.6      0.33      70.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:11  257959.3      0.32      69.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  257979.6      0.32      68.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  257993.7      0.32      67.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258001.9      0.32      67.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258013.3      0.32      67.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258029.3      0.32      67.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258048.2      0.32      66.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258072.4      0.32      66.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258084.1      0.32      66.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258100.6      0.32      66.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258120.0      0.32      65.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258134.9      0.31      65.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258146.3      0.31      65.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258167.6      0.31      65.1       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:12  258184.9      0.31      64.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258201.4      0.31      64.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258227.2      0.31      64.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258245.0      0.30      63.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258254.1      0.30      63.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258257.5      0.30      63.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258265.5      0.30      63.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258282.3      0.29      63.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258297.4      0.29      62.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258302.0      0.29      62.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258315.3      0.29      62.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258325.6      0.29      62.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258333.3      0.29      62.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258359.4      0.29      61.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258369.8      0.29      61.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258392.7      0.29      61.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258402.0      0.28      61.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258416.9      0.28      61.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258427.0      0.28      60.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258437.6      0.28      60.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258447.2      0.28      60.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258458.1      0.28      60.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258466.3      0.27      60.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258478.6      0.27      59.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258488.7      0.27      59.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258501.5      0.27      59.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258515.8      0.27      59.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258525.7      0.27      59.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258537.9      0.26      59.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258560.0      0.26      58.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258570.9      0.26      58.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258580.5      0.26      58.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258589.8      0.26      58.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258604.1      0.26      58.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258620.6      0.26      58.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258643.8      0.25      57.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258649.9      0.25      57.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258659.2      0.25      57.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258685.8      0.25      57.1      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  258738.5      0.25      56.6     121.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  258782.9      0.25      56.1     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258787.9      0.25      56.0     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258799.4      0.25      55.9     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258807.9      0.25      55.8     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258816.7      0.25      55.7     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258826.2      0.25      55.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258836.1      0.24      55.4     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258844.1      0.24      55.1     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  258901.5      0.24      53.6     193.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  258928.7      0.24      52.9     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258934.0      0.24      52.8     193.7 path/path/path/genblk1.add_in_reg[22]/D
    0:02:15  258940.9      0.24      52.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:16  258954.5      0.24      52.4     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258969.1      0.24      52.2     193.7 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258981.1      0.24      52.1     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:16  258990.4      0.24      52.0     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:16  259002.3      0.24      51.8     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259046.0      0.24      51.6     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259056.1      0.24      51.5     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259086.4      0.24      51.2     339.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259101.8      0.24      51.0     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259106.3      0.23      50.8     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259129.5      0.23      50.7     387.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259144.6      0.23      50.6     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259152.4      0.23      50.4     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259164.1      0.23      50.0     387.5 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:16  259181.6      0.23      49.8     387.5 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259204.2      0.23      49.2     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259228.2      0.23      48.5     387.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259246.3      0.23      48.4     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259257.2      0.22      48.3     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259264.9      0.22      48.1     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259268.6      0.22      48.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259278.7      0.22      47.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:17  259311.7      0.22      47.6     435.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259327.1      0.22      47.3     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259342.5      0.22      46.9     435.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259349.7      0.22      46.8     435.9 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:17  259358.5      0.22      46.7     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259386.4      0.22      46.5     484.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259396.0      0.22      46.4     484.3 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259402.4      0.22      46.3     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259402.9      0.22      46.3     484.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259415.2      0.22      46.0     484.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259424.7      0.22      45.8     484.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259453.5      0.21      45.1     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259464.1      0.21      45.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259474.2      0.21      44.7     484.3 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:18  259487.8      0.21      44.5     484.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259510.7      0.21      44.1     484.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259526.9      0.21      43.9     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259527.4      0.21      43.9     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:18  259535.1      0.21      43.7     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259549.5      0.21      43.5     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259557.7      0.21      43.3     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259581.7      0.21      43.0     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:18  259591.0      0.21      42.9     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259606.4      0.21      42.7     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259622.9      0.20      42.5     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259629.3      0.20      42.4     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259646.1      0.20      42.1     484.3 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259657.2      0.20      41.9     484.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259660.4      0.20      41.9     484.3 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:19  259668.4      0.20      41.8     484.3 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:19  259679.0      0.20      41.7     484.3 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259699.8      0.20      41.5     484.3 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259724.3      0.20      41.1     508.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259734.1      0.20      41.0     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:19  259751.9      0.20      40.6     508.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259787.6      0.20      40.2     557.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259793.9      0.20      40.0     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:19  259809.9      0.20      39.7     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259825.9      0.20      39.4     557.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259825.9      0.20      39.4     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259837.3      0.20      39.1     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259844.2      0.20      39.1     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259861.8      0.19      38.7     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259873.2      0.19      38.6     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259878.5      0.19      38.4     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259886.8      0.19      38.2     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259889.7      0.19      38.1     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:20  259899.0      0.19      37.9     557.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259903.8      0.19      37.8     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259918.2      0.19      37.7     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259918.4      0.19      37.7     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259929.9      0.19      37.5     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259943.4      0.19      37.2     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259949.3      0.19      37.1     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259961.3      0.19      36.9     557.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259971.4      0.19      36.7     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:21  259973.2      0.19      36.7     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259978.6      0.19      36.6     557.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:21  259995.3      0.19      36.3     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260014.2      0.19      36.0     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260015.3      0.19      36.0     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260016.6      0.19      36.0     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260022.2      0.19      35.9     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260028.3      0.18      35.8     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260036.5      0.18      35.8     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260042.1      0.18      35.7     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:21  260051.4      0.18      35.6     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260055.2      0.18      35.6     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:21  260074.3      0.18      35.2     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260083.4      0.18      35.1     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260098.0      0.18      34.8     557.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260104.1      0.18      34.8     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260105.2      0.18      34.8     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260112.1      0.18      34.6     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260125.9      0.18      34.3     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260133.6      0.18      34.1     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260133.6      0.18      34.1     557.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:22  260134.4      0.18      34.1     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260144.5      0.18      34.0     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260155.4      0.18      33.8     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260158.1      0.17      33.7     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260171.7      0.17      33.6     581.2 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260172.5      0.17      33.6     581.2 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260177.8      0.17      33.5     581.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260186.3      0.17      33.4     581.2 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260191.4      0.17      33.4     581.2 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260191.4      0.17      33.4     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260200.9      0.17      33.3     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260206.5      0.17      33.3     581.2 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260215.6      0.17      33.2     581.2 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260220.9      0.17      33.1     581.2 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260228.1      0.17      33.0     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260237.1      0.17      32.9     581.2 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260246.1      0.17      32.7     581.2 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260263.4      0.17      32.4     581.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260270.4      0.17      32.3     581.2 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260270.4      0.17      32.3     581.2 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260276.2      0.17      32.3     581.2 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260283.1      0.17      32.2     581.2 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260311.9      0.17      31.9     605.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260328.6      0.17      31.5     605.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260337.7      0.17      31.3     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260352.8      0.17      31.1     605.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260357.3      0.17      31.1     605.4 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260357.3      0.17      31.1     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:24  260360.5      0.17      31.0     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:24  260369.6      0.17      30.9     605.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260374.1      0.17      30.7     605.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260374.1      0.17      30.7     605.4 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260378.4      0.17      30.6     605.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260378.9      0.17      30.5     605.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260389.3      0.16      30.4     605.4 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260393.5      0.16      30.4     605.4 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260404.4      0.16      30.2     605.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260417.2      0.16      30.0     605.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260432.6      0.16      29.7     605.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260448.3      0.16      29.5     605.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260457.4      0.16      29.3     605.4 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:24  260463.2      0.16      29.1     605.4 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260469.1      0.16      29.0     605.4 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260475.4      0.16      28.9     605.4 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260475.4      0.16      28.8     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:25  260476.8      0.16      28.8     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:25  260485.3      0.16      28.7     605.4 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260499.6      0.16      28.5     605.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260505.5      0.16      28.4     605.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260519.9      0.16      28.3     605.4 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260530.5      0.16      28.1     605.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260553.6      0.16      27.9     605.4 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260574.4      0.16      27.6     605.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260578.6      0.16      27.6     605.4 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260593.0      0.16      27.4     605.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260593.0      0.16      27.4     605.4 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260594.3      0.16      27.4     605.4 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260607.6      0.16      27.3     605.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260618.8      0.16      27.1     605.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260628.1      0.16      27.1     605.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260640.1      0.15      26.9     605.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260649.7      0.15      26.8     605.4 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:26  260650.7      0.15      26.8     605.4 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260656.9      0.15      26.7     605.4 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260658.7      0.15      26.6     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260658.7      0.15      26.6     605.4 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260659.5      0.15      26.6     605.4 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260660.8      0.15      26.6     605.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260677.6      0.15      26.4     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260692.8      0.15      26.2     605.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260693.6      0.15      26.2     605.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260701.8      0.15      26.1     605.4 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260709.3      0.15      26.0     605.4 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260708.2      0.15      26.0     605.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260711.4      0.15      26.0     605.4 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260711.4      0.15      26.0     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:27  260722.6      0.15      25.8     605.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260733.7      0.15      25.6     605.4 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260754.7      0.15      25.4     629.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260771.2      0.15      25.2     629.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260778.4      0.15      25.0     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:27  260779.2      0.15      25.0     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260779.2      0.14      25.0     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:27  260787.2      0.14      24.9     629.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260797.6      0.14      24.8     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260808.2      0.14      24.7     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260808.2      0.14      24.7     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260815.7      0.14      24.6     629.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260830.8      0.14      24.4     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260830.8      0.14      24.4     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260833.2      0.14      24.4     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260831.9      0.14      24.4     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260831.9      0.14      24.4     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260834.5      0.14      24.4     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260835.9      0.14      24.4     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260852.6      0.14      24.1     629.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260854.8      0.14      24.1     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260867.3      0.14      24.0     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260881.4      0.14      23.8     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260885.1      0.14      23.8     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260889.3      0.14      23.7     629.6 path/path/path/genblk1.add_in_reg[23]/D
    0:02:29  260902.6      0.14      23.6     629.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260915.4      0.14      23.5     629.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260917.5      0.14      23.4     629.6 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260920.2      0.14      23.4     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260927.4      0.14      23.3     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260942.8      0.14      23.2     629.6 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260945.2      0.14      23.1     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260948.4      0.14      23.1     629.6 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260955.6      0.14      22.9     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260959.6      0.13      22.9     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260962.2      0.13      22.9     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260975.0      0.13      22.7     629.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260979.0      0.13      22.6     629.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260989.6      0.13      22.5     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260993.1      0.13      22.4     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260994.4      0.13      22.3     629.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261002.9      0.13      22.3     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261006.9      0.13      22.2     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261018.9      0.13      22.1     629.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261018.9      0.13      22.1     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261021.5      0.13      22.0     629.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261027.1      0.13      21.9     629.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261031.1      0.13      21.9     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261041.5      0.13      21.7     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261055.3      0.13      21.5     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261061.4      0.13      21.4     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261071.3      0.13      21.3     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261079.8      0.13      21.2     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261087.0      0.13      21.1     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261097.1      0.13      21.0     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261100.3      0.13      21.0     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261103.7      0.13      20.9     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261109.6      0.13      20.8     629.6 path/path/path/genblk1.add_in_reg[23]/D
    0:02:31  261110.1      0.13      20.8     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261119.4      0.13      20.7     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261122.1      0.13      20.7     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261122.1      0.13      20.7     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261139.6      0.13      20.5     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261139.6      0.12      20.5     629.6 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261158.8      0.12      20.3     629.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261167.6      0.12      20.2     629.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261170.2      0.12      20.1     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261171.8      0.12      20.1     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261175.3      0.12      20.0     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261187.3      0.12      19.9     629.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261194.7      0.12      19.8     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261198.2      0.12      19.7     629.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261212.3      0.12      19.5     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261213.3      0.12      19.5     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261214.1      0.12      19.5     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261226.1      0.12      19.3     629.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261236.2      0.12      19.1     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261243.4      0.12      19.1     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261253.5      0.12      19.0     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261252.4      0.12      18.9     629.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261264.1      0.12      18.8     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261268.7      0.12      18.7     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261270.8      0.12      18.7     629.6 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261275.0      0.12      18.7     629.6 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261276.6      0.12      18.6     629.6 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261278.5      0.12      18.6     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261283.3      0.12      18.5     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261284.9      0.12      18.4     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261285.7      0.12      18.4     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261291.3      0.11      18.3     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261301.4      0.11      18.0     629.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261300.0      0.11      18.0     629.6 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261308.6      0.11      17.9     629.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261317.6      0.11      17.7     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261321.6      0.11      17.7     629.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261324.5      0.11      17.5     629.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261328.2      0.11      17.5     629.6 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261338.3      0.11      17.5     629.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261352.2      0.11      17.3     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261352.2      0.11      17.3     629.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261353.0      0.11      17.3     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261355.4      0.11      17.3     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261368.1      0.11      17.1     629.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  261373.7      0.11      17.1     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261374.3      0.11      17.1     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:34  261374.3      0.11      17.1     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261376.1      0.11      17.0     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261387.8      0.11      17.0     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261387.8      0.11      16.9     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:34  261387.8      0.11      16.9     629.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  261399.0      0.11      16.8     629.6 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:34  261409.9      0.11      16.7     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261409.9      0.11      16.7     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261412.0      0.11      16.7     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261417.1      0.11      16.6     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261427.2      0.11      16.6     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261442.4      0.11      16.4     629.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261447.7      0.10      16.4     629.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261453.8      0.10      16.3     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261461.0      0.10      16.3     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261467.4      0.10      16.2     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261476.7      0.10      16.1     629.6 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261481.2      0.10      16.1     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261491.6      0.10      16.0     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261497.1      0.10      15.9     629.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261508.1      0.10      15.7     629.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261514.2      0.10      15.7     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261520.6      0.10      15.6     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261529.9      0.10      15.6     629.6 path/path/path/genblk1.add_in_reg[23]/D
    0:02:35  261538.6      0.10      15.5     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261543.7      0.10      15.4     629.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261551.7      0.10      15.3     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261561.8      0.10      15.2     629.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  261569.8      0.10      15.2     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261578.5      0.10      15.0     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261590.5      0.09      14.9     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  261602.0      0.09      14.8     629.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  261608.3      0.09      14.7     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261615.3      0.09      14.6     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261620.6      0.09      14.5     629.6 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:36  261629.6      0.09      14.5     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261632.0      0.09      14.4     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  261641.6      0.09      14.3     629.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  261646.4      0.09      14.3     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261656.5      0.09      14.2     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261661.3      0.09      14.1     629.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  261666.3      0.09      14.1     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261670.8      0.09      14.0     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261675.9      0.09      14.0     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261684.7      0.09      13.9     629.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261692.4      0.09      13.8     629.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261696.9      0.09      13.7     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261709.4      0.09      13.7     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261716.6      0.09      13.6     629.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261720.6      0.09      13.6     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261727.2      0.09      13.5     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261734.7      0.09      13.4     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261744.0      0.09      13.3     629.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261756.2      0.09      13.1     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261763.1      0.09      13.1     629.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261770.1      0.08      13.0     629.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261773.0      0.08      12.9     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261785.8      0.08      12.8     629.6 path/path/path/genblk1.add_in_reg[23]/D
    0:02:37  261792.1      0.08      12.7     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261797.2      0.08      12.7     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261802.8      0.08      12.6     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261808.6      0.08      12.5     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261821.7      0.08      12.3     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261831.5      0.08      12.2     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261837.6      0.08      12.1     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261849.6      0.08      12.0     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261854.9      0.08      12.0     629.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261862.6      0.08      11.8     629.6 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261871.4      0.08      11.8     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261872.2      0.08      11.7     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261879.4      0.08      11.7     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261887.1      0.08      11.6     629.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261891.6      0.08      11.6     629.6 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261903.3      0.08      11.4     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261912.1      0.08      11.4     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261919.8      0.08      11.3     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261929.7      0.08      11.2     629.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261933.4      0.08      11.2     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261941.9      0.08      11.1     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261951.2      0.08      10.9     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261961.8      0.07      10.9     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261966.4      0.07      10.8     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261968.8      0.07      10.8     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261979.4      0.07      10.7     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261987.9      0.07      10.6     629.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261994.3      0.07      10.6     629.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261998.0      0.07      10.6     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:39  262005.7      0.07      10.5     629.6 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:39  262014.3      0.07      10.4     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:39  262019.0      0.07      10.4     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:39  262029.4      0.07      10.3     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:39  262036.3      0.07      10.2     629.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  262042.7      0.07      10.2     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:39  262052.6      0.07      10.1     629.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  262057.9      0.07      10.1     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:39  262069.6      0.07      10.0     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:39  262072.8      0.07      10.0     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  262082.3      0.07       9.9     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262088.7      0.07       9.9     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262095.4      0.07       9.8     629.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  262101.2      0.07       9.7     629.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  262112.4      0.07       9.5     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262117.7      0.07       9.5     629.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  262121.4      0.07       9.4     629.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  262129.2      0.07       9.4     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262133.4      0.07       9.3     629.6 path/path/path/genblk1.add_in_reg[23]/D
    0:02:40  262139.5      0.07       9.3     629.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  262148.3      0.07       9.2     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262158.2      0.06       9.1     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262159.8      0.06       9.0     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262166.9      0.06       8.9     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262175.2      0.06       8.9     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262185.0      0.06       8.8     629.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  262196.5      0.06       8.7     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:40  262207.1      0.06       8.5     629.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  262215.1      0.06       8.5     629.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262219.1      0.06       8.4     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262226.5      0.06       8.3     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262232.1      0.06       8.2     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262240.1      0.06       8.1     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262241.7      0.06       8.1     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262245.4      0.06       8.1     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262252.1      0.06       8.0     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262258.2      0.06       7.9     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:41  262258.2      0.06       7.9     629.6                          
    0:02:43  261862.4      0.06       7.9     629.6                          
    0:02:43  261862.4      0.06       7.9     629.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:43  261862.4      0.06       7.9     629.6                          
    0:02:43  261819.8      0.06       7.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261824.9      0.06       7.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261824.9      0.06       7.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  261826.2      0.06       7.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  261826.5      0.06       7.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261826.5      0.06       7.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261829.9      0.06       7.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  261831.5      0.06       7.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261844.5      0.06       7.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  261854.4      0.06       7.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  261853.9      0.06       7.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261856.5      0.06       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261858.1      0.06       7.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261860.2      0.06       7.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  261860.8      0.06       7.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261860.8      0.06       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261862.1      0.06       7.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  261862.1      0.06       7.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261861.3      0.06       7.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261870.6      0.06       7.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  261871.1      0.06       7.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261881.0      0.06       7.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261887.4      0.06       7.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  261895.6      0.06       6.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  261898.8      0.06       6.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261902.0      0.06       6.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261903.3      0.06       6.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261911.6      0.06       6.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  261914.0      0.06       6.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261914.5      0.06       6.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261914.0      0.06       6.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261915.8      0.06       6.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261917.2      0.06       6.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261926.5      0.06       6.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261929.7      0.06       6.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261935.5      0.05       6.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261938.4      0.05       6.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261939.0      0.05       6.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261946.7      0.05       6.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261955.7      0.05       6.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261955.7      0.05       6.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261955.7      0.05       6.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261955.7      0.05       6.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261961.1      0.05       6.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261962.4      0.05       6.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261962.9      0.05       6.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261967.7      0.05       6.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  261971.4      0.05       6.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261975.7      0.05       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261975.7      0.05       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261982.6      0.05       6.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:47  261983.4      0.05       6.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261995.9      0.05       5.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262002.5      0.05       5.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262003.3      0.05       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262010.8      0.05       5.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262014.3      0.05       5.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262014.3      0.05       5.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262017.7      0.05       5.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262017.7      0.05       5.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262027.6      0.05       5.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262028.9      0.05       5.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262028.9      0.05       5.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262028.9      0.05       5.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262031.8      0.05       5.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262031.8      0.05       5.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262034.2      0.05       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262037.7      0.05       5.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262040.3      0.05       5.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:48  262048.6      0.05       5.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262053.4      0.05       5.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262053.4      0.05       5.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262053.1      0.05       5.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  262053.1      0.05       5.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262058.9      0.05       5.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262060.8      0.05       5.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262061.6      0.05       5.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262062.7      0.05       5.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  262064.0      0.05       5.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262065.3      0.05       5.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262076.2      0.05       5.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  262081.0      0.05       5.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262089.0      0.05       5.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262092.7      0.05       5.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:50  262092.7      0.05       5.0       0.0                          
    0:02:50  262092.7      0.05       5.0       0.0                          
    0:02:56  261679.6      0.05       5.0       0.0                          
    0:02:59  261601.4      0.05       5.0       0.0                          
    0:03:00  261538.1      0.05       5.0       0.0                          
    0:03:01  261509.9      0.05       5.0       0.0                          
    0:03:01  261492.4      0.05       5.0       0.0                          
    0:03:01  261474.8      0.05       5.0       0.0                          
    0:03:02  261457.2      0.05       5.0       0.0                          
    0:03:02  261439.7      0.05       5.0       0.0                          
    0:03:02  261422.1      0.05       5.0       0.0                          
    0:03:02  261404.6      0.05       5.0       0.0                          
    0:03:03  261384.6      0.05       5.1       0.0                          
    0:03:03  261367.1      0.05       5.1       0.0                          
    0:03:03  261367.1      0.05       5.1       0.0                          
    0:03:03  261369.5      0.05       5.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  261409.4      0.05       4.7       0.0                          
    0:03:05  261302.2      0.06       5.0       0.0                          
    0:03:05  261299.2      0.06       5.0       0.0                          
    0:03:05  261299.2      0.06       5.0       0.0                          
    0:03:05  261299.2      0.06       5.0       0.0                          
    0:03:06  261299.2      0.06       5.0       0.0                          
    0:03:06  261299.2      0.06       5.0       0.0                          
    0:03:06  261299.2      0.06       5.0       0.0                          
    0:03:06  261304.8      0.05       5.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261305.4      0.05       4.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261306.4      0.05       4.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261307.2      0.05       4.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261309.9      0.05       4.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261312.0      0.05       4.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261314.4      0.05       4.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261320.8      0.05       4.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:10  261296.8      0.05       4.8       0.0                          
    0:03:14  261196.0      0.05       4.8       0.0                          
    0:03:14  261142.3      0.05       4.8       0.0                          
    0:03:15  261031.4      0.05       4.8       0.0                          
    0:03:15  260920.5      0.05       4.8       0.0                          
    0:03:16  260808.7      0.05       4.8       0.0                          
    0:03:16  260698.6      0.05       4.8       0.0                          
    0:03:17  260586.9      0.05       4.8       0.0                          
    0:03:17  260476.8      0.05       4.8       0.0                          
    0:03:18  260365.1      0.05       4.8       0.0                          
    0:03:18  260254.9      0.05       4.8       0.0                          
    0:03:19  260143.2      0.05       4.8       0.0                          
    0:03:19  260031.5      0.05       4.8       0.0                          
    0:03:20  259921.4      0.05       4.8       0.0                          
    0:03:20  259864.2      0.05       4.8       0.0                          
    0:03:20  259824.5      0.05       4.8       0.0                          
    0:03:20  259785.4      0.05       4.8       0.0                          
    0:03:21  259747.9      0.05       4.8       0.0                          
    0:03:21  259709.6      0.05       4.8       0.0                          
    0:03:21  259668.7      0.05       4.7       0.0                          
    0:03:21  259629.3      0.05       4.7       0.0                          
    0:03:22  259587.8      0.05       4.7       0.0                          
    0:03:22  259543.6      0.05       4.7       0.0                          
    0:03:22  259498.7      0.05       4.7       0.0                          
    0:03:23  259458.5      0.05       4.7       0.0                          
    0:03:23  259420.2      0.05       4.7       0.0                          
    0:03:23  259378.7      0.05       4.7       0.0                          
    0:03:24  259330.0      0.05       4.7       0.0                          
    0:03:24  259287.8      0.05       4.7       0.0                          
    0:03:24  259213.5      0.05       4.7       0.0                          
    0:03:25  259140.1      0.05       4.7       0.0                          
    0:03:25  259061.1      0.05       4.7       0.0                          
    0:03:26  258983.7      0.05       4.7       0.0                          
    0:03:26  258901.5      0.05       4.7       0.0                          
    0:03:27  258827.3      0.05       4.7       0.0                          
    0:03:27  258748.3      0.05       4.7       0.0                          
    0:03:27  258672.2      0.05       4.7       0.0                          
    0:03:28  258642.4      0.05       4.7       0.0                          
    0:03:29  258635.3      0.05       4.7       0.0                          
    0:03:29  258634.7      0.05       4.7       0.0                          
    0:03:29  258634.2      0.05       4.7       0.0                          
    0:03:32  258633.4      0.05       4.7       0.0                          
    0:03:32  258630.5      0.05       4.7       0.0                          
    0:03:32  258629.1      0.05       4.7       0.0                          
    0:03:33  258627.5      0.05       4.7       0.0                          
    0:03:35  258626.5      0.05       4.7       0.0                          
    0:03:36  258623.3      0.05       4.7       0.0                          
    0:03:36  258609.7      0.05       4.8       0.0                          
    0:03:37  258609.7      0.05       4.8       0.0                          
    0:03:37  258609.7      0.05       4.8       0.0                          
    0:03:37  258609.7      0.05       4.8       0.0                          
    0:03:37  258609.7      0.05       4.8       0.0                          
    0:03:37  258609.7      0.05       4.8       0.0                          
    0:03:37  258613.7      0.05       4.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:38  258617.4      0.05       4.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258635.0      0.05       4.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258636.1      0.05       4.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258636.8      0.05       4.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258638.7      0.05       4.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258638.2      0.04       4.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258643.5      0.04       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258647.8      0.04       4.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:38  258649.1      0.04       4.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258657.6      0.04       4.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258659.2      0.04       4.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258664.5      0.04       4.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258669.3      0.04       4.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258671.4      0.04       4.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258672.0      0.04       4.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258678.6      0.04       4.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:39  258682.6      0.04       4.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:39  258683.9      0.04       4.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258683.9      0.04       4.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258689.3      0.04       4.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258689.3      0.04       4.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:39  258695.9      0.04       4.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258698.6      0.04       4.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258704.7      0.04       4.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258710.5      0.04       4.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258713.2      0.04       4.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258720.9      0.04       3.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258722.8      0.04       3.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258722.8      0.04       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258722.8      0.04       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258725.7      0.04       3.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258729.4      0.04       3.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258730.7      0.04       3.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258730.2      0.04       3.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258731.5      0.04       3.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258732.6      0.04       3.8       0.0                          
    0:03:41  258733.7      0.04       3.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258739.0      0.04       3.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258739.0      0.04       3.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:41  258744.8      0.04       3.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:41  258747.5      0.04       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258748.3      0.04       3.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:41  258748.3      0.04       3.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:41  258748.3      0.04       3.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258761.9      0.04       3.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:42  258765.1      0.04       3.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258765.9      0.04       3.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258766.7      0.04       3.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258773.8      0.04       3.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258774.1      0.04       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258779.7      0.04       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258789.0      0.04       3.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258790.9      0.04       3.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258794.6      0.04       3.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258800.2      0.04       3.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:42  258807.1      0.04       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258810.5      0.04       3.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258816.9      0.04       3.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258822.8      0.03       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258827.6      0.03       3.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258832.9      0.03       3.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:03:43  258836.1      0.03       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258841.1      0.03       3.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258845.7      0.03       3.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258848.9      0.03       3.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258853.1      0.03       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258856.0      0.03       2.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258860.3      0.03       2.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258867.7      0.03       2.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258873.1      0.03       2.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258877.0      0.03       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258885.8      0.03       2.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258893.8      0.03       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258895.7      0.03       2.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258905.2      0.03       2.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:44  258911.4      0.03       2.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258915.4      0.03       2.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258918.8      0.03       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258926.8      0.03       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258931.6      0.03       2.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258939.0      0.03       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258948.9      0.03       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258956.3      0.03       2.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258965.4      0.03       2.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258970.4      0.03       2.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:44  258978.1      0.03       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258983.2      0.03       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258985.8      0.03       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258995.4      0.03       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:44  259004.2      0.03       2.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:44  259009.5      0.02       2.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:44  259014.8      0.02       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259018.0      0.02       2.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259021.5      0.02       2.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259026.3      0.02       2.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259034.3      0.02       2.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259038.2      0.02       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259045.4      0.02       2.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259051.5      0.02       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259056.1      0.02       2.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259061.4      0.02       1.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:45  259064.0      0.02       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259070.4      0.02       1.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259074.7      0.02       1.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:45  259078.9      0.02       1.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259081.9      0.02       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259085.3      0.02       1.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259086.4      0.02       1.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259093.0      0.02       1.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:45  259100.5      0.02       1.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:46  259102.9      0.02       1.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:47  259104.5      0.02       1.7       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1347 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 30729 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:38:56 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             117111.288677
Buf/Inv area:                     5699.581957
Noncombinational area:          141993.189021
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                259104.477699
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:39:07 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  82.3836 mW   (90%)
  Net Switching Power  =   9.1199 mW   (10%)
                         ---------
Total Dynamic Power    =  91.5035 mW  (100%)

Cell Leakage Power     =   5.3352 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.8786e+04        1.1779e+03        2.4230e+06        8.2384e+04  (  85.07%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.6019e+03        7.9424e+03        2.9122e+06        1.4456e+04  (  14.93%)
--------------------------------------------------------------------------------------------------
Total          8.2388e+04 uW     9.1202e+03 uW     5.3352e+06 nW     9.6840e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:39:07 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[17].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[17].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[17].path/path/add_out_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[17].path/path/add_42/B[0] (mac_b12_g1_15_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[17].path/path/add_42/U139/ZN (AND2_X1)     0.04       0.12 f
  path/genblk1[17].path/path/add_42/U1_1/CO (FA_X1)       0.09       0.21 f
  path/genblk1[17].path/path/add_42/U1_2/CO (FA_X1)       0.09       0.30 f
  path/genblk1[17].path/path/add_42/U1_3/CO (FA_X1)       0.09       0.39 f
  path/genblk1[17].path/path/add_42/U1_4/CO (FA_X1)       0.10       0.48 f
  path/genblk1[17].path/path/add_42/U17/ZN (NAND2_X1)     0.04       0.52 r
  path/genblk1[17].path/path/add_42/U4/ZN (NAND3_X1)      0.04       0.56 f
  path/genblk1[17].path/path/add_42/U47/ZN (NAND2_X1)     0.04       0.60 r
  path/genblk1[17].path/path/add_42/U50/ZN (NAND3_X1)     0.04       0.64 f
  path/genblk1[17].path/path/add_42/U76/ZN (NAND2_X1)     0.04       0.67 r
  path/genblk1[17].path/path/add_42/U78/ZN (NAND3_X1)     0.04       0.71 f
  path/genblk1[17].path/path/add_42/U117/ZN (NAND2_X1)
                                                          0.04       0.75 r
  path/genblk1[17].path/path/add_42/U119/ZN (NAND3_X1)
                                                          0.04       0.78 f
  path/genblk1[17].path/path/add_42/U136/ZN (NAND2_X1)
                                                          0.04       0.82 r
  path/genblk1[17].path/path/add_42/U138/ZN (NAND3_X1)
                                                          0.04       0.86 f
  path/genblk1[17].path/path/add_42/U111/ZN (NAND2_X1)
                                                          0.04       0.89 r
  path/genblk1[17].path/path/add_42/U88/ZN (NAND3_X1)     0.04       0.93 f
  path/genblk1[17].path/path/add_42/U94/ZN (NAND2_X1)     0.04       0.97 r
  path/genblk1[17].path/path/add_42/U97/ZN (NAND3_X1)     0.04       1.00 f
  path/genblk1[17].path/path/add_42/U84/ZN (NAND2_X1)     0.03       1.04 r
  path/genblk1[17].path/path/add_42/U51/ZN (NAND3_X1)     0.04       1.08 f
  path/genblk1[17].path/path/add_42/U54/ZN (NAND2_X1)     0.03       1.11 r
  path/genblk1[17].path/path/add_42/U57/ZN (NAND3_X1)     0.03       1.14 f
  path/genblk1[17].path/path/add_42/U1_14/CO (FA_X1)      0.10       1.23 f
  path/genblk1[17].path/path/add_42/U11/ZN (NAND2_X1)     0.04       1.27 r
  path/genblk1[17].path/path/add_42/U3/ZN (NAND3_X1)      0.04       1.31 f
  path/genblk1[17].path/path/add_42/U41/ZN (NAND2_X1)     0.04       1.35 r
  path/genblk1[17].path/path/add_42/U44/ZN (NAND3_X1)     0.04       1.39 f
  path/genblk1[17].path/path/add_42/U70/ZN (NAND2_X1)     0.04       1.42 r
  path/genblk1[17].path/path/add_42/U72/ZN (NAND3_X1)     0.04       1.46 f
  path/genblk1[17].path/path/add_42/U101/ZN (NAND2_X1)
                                                          0.04       1.50 r
  path/genblk1[17].path/path/add_42/U90/ZN (NAND3_X1)     0.04       1.54 f
  path/genblk1[17].path/path/add_42/U125/ZN (NAND2_X1)
                                                          0.04       1.57 r
  path/genblk1[17].path/path/add_42/U87/ZN (NAND3_X1)     0.04       1.61 f
  path/genblk1[17].path/path/add_42/U130/ZN (NAND2_X1)
                                                          0.03       1.63 r
  path/genblk1[17].path/path/add_42/U132/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[17].path/path/add_42/U1_21/CO (FA_X1)      0.09       1.76 f
  path/genblk1[17].path/path/add_42/U1_22/CO (FA_X1)      0.09       1.85 f
  path/genblk1[17].path/path/add_42/U65/ZN (XNOR2_X1)     0.06       1.91 f
  path/genblk1[17].path/path/add_42/SUM[23] (mac_b12_g1_15_DW01_add_0)
                                                          0.00       1.91 f
  path/genblk1[17].path/path/out[23] (mac_b12_g1_15)      0.00       1.91 f
  path/genblk1[17].path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_15)
                                                          0.00       1.91 f
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_15)
                                                          0.00       1.91 f
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/U79/ZN (INV_X1)
                                                          0.03       1.94 r
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/U80/ZN (OAI22_X1)
                                                          0.03       1.97 f
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFF_X1)
                                                          0.01       1.98 f
  data arrival time                                                  1.98

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFF_X1)
                                                          0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
