

================================================================
== Vitis HLS Report for 'filter'
================================================================
* Date:           Wed Dec  8 22:06:43 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%i_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P, i8 %i" [e2e_system.cpp:85]   --->   Operation 20 'read' 'i_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %i_1, i1" [e2e_system.cpp:104]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %shl_ln" [e2e_system.cpp:104]   --->   Operation 22 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64, i64 %zext_ln104" [e2e_system.cpp:104]   --->   Operation 23 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [e2e_system.cpp:104]   --->   Operation 24 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%icmp_ln105 = icmp_eq  i8 %i_1, i8" [e2e_system.cpp:105]   --->   Operation 25 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln107 = add i9, i9 %shl_ln" [e2e_system.cpp:107]   --->   Operation 26 'add' 'add_ln107' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i9 %add_ln107" [e2e_system.cpp:107]   --->   Operation 27 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64, i64 %zext_ln107" [e2e_system.cpp:107]   --->   Operation 28 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%input_load_1 = load i9 %input_addr_1" [e2e_system.cpp:107]   --->   Operation 29 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [e2e_system.cpp:104]   --->   Operation 30 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%input_load_1 = load i9 %input_addr_1" [e2e_system.cpp:107]   --->   Operation 31 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 32 [2/2] (4.43ns)   --->   "%d = fpext i32 %input_load"   --->   Operation 32 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 33 [2/2] (4.43ns)   --->   "%d_1 = fpext i32 %input_load_1"   --->   Operation 33 'fpext' 'd_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.22>
ST_5 : Operation 34 [1/2] (4.43ns)   --->   "%d = fpext i32 %input_load"   --->   Operation 34 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 35 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 36 'trunc' 'trunc_ln555' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32"   --->   Operation 37 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%exp_tmp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32, i32"   --->   Operation 38 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 39 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63"   --->   Operation 40 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/2] (4.43ns)   --->   "%d_1 = fpext i32 %input_load_1"   --->   Operation 41 'fpext' 'd_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 42 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln555_1 = trunc i64 %ireg_1"   --->   Operation 43 'trunc' 'trunc_ln555_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32"   --->   Operation 44 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32, i32"   --->   Operation 45 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_1"   --->   Operation 46 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.78ns)   --->   "%icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_1, i63"   --->   Operation 47 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.18>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp_V"   --->   Operation 48 'zext' 'zext_ln455' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln565"   --->   Operation 49 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_1"   --->   Operation 50 'zext' 'zext_ln569' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54, i54 %zext_ln569"   --->   Operation 51 'sub' 'man_V_1' <Predicate = (p_Result_s & !icmp_ln571)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.94ns)   --->   "%select_ln570 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 52 'select' 'select_ln570' <Predicate = (!icmp_ln571)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (1.54ns)   --->   "%F2 = sub i12, i12 %zext_ln455"   --->   Operation 53 'sub' 'F2' <Predicate = (!icmp_ln571)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12"   --->   Operation 54 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln571)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.54ns)   --->   "%add_ln581 = add i12, i12 %F2"   --->   Operation 55 'add' 'add_ln581' <Predicate = (!icmp_ln571)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12, i12 %F2"   --->   Operation 56 'sub' 'sub_ln581' <Predicate = (!icmp_ln571)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12"   --->   Operation 57 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln571)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570"   --->   Operation 58 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_V_1"   --->   Operation 59 'zext' 'zext_ln455_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln565_1"   --->   Operation 60 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i53 %p_Result_3"   --->   Operation 61 'zext' 'zext_ln569_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54, i54 %zext_ln569_1"   --->   Operation 62 'sub' 'man_V_3' <Predicate = (p_Result_2)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.94ns)   --->   "%select_ln570_1 = select i1 %p_Result_2, i54 %man_V_3, i54 %zext_ln569_1"   --->   Operation 63 'select' 'select_ln570_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.54ns)   --->   "%F2_1 = sub i12, i12 %zext_ln455_1"   --->   Operation 64 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.99ns)   --->   "%icmp_ln581_1 = icmp_sgt  i12 %F2_1, i12"   --->   Operation 65 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln581_1 = add i12, i12 %F2_1"   --->   Operation 66 'add' 'add_ln581_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.54ns)   --->   "%sub_ln581_1 = sub i12, i12 %F2_1"   --->   Operation 67 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.99ns)   --->   "%icmp_ln582_1 = icmp_eq  i12 %F2_1, i12"   --->   Operation 68 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %select_ln570_1"   --->   Operation 69 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln571 = or i1 %icmp_ln105, i1 %icmp_ln571_1"   --->   Operation 70 'or' 'or_ln571' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 71 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 71 'select' 'sh_amt' <Predicate = (!icmp_ln571)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 72 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln571)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32, i32"   --->   Operation 73 'partselect' 'tmp_11' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_11, i7"   --->   Operation 74 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln571)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586 = trunc i12 %sh_amt"   --->   Operation 75 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%zext_ln586 = zext i6 %trunc_ln586"   --->   Operation 76 'zext' 'zext_ln586' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%ashr_ln586 = ashr i54 %select_ln570, i54 %zext_ln586"   --->   Operation 77 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586"   --->   Operation 78 'trunc' 'trunc_ln586_1' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1"   --->   Operation 79 'xor' 'xor_ln571' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 80 'and' 'and_ln582' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln582 = select i1 %and_ln582, i32 %trunc_ln583, i32"   --->   Operation 81 'select' 'select_ln582' <Predicate = (!icmp_ln571)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 82 'or' 'or_ln582' <Predicate = (!icmp_ln571)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1"   --->   Operation 83 'xor' 'xor_ln582' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 84 'and' 'and_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 85 'and' 'and_ln585' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i32 %trunc_ln586_1, i32 %select_ln582"   --->   Operation 86 'select' 'select_ln585' <Predicate = (!icmp_ln571)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1"   --->   Operation 87 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.99ns)   --->   "%icmp_ln585_1 = icmp_ult  i12 %sh_amt_1, i12"   --->   Operation 88 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32, i32"   --->   Operation 89 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.48ns)   --->   "%icmp_ln603_1 = icmp_eq  i7 %tmp_14, i7"   --->   Operation 90 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%trunc_ln586_2 = trunc i12 %sh_amt_1"   --->   Operation 91 'trunc' 'trunc_ln586_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%zext_ln586_1 = zext i6 %trunc_ln586_2"   --->   Operation 92 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%ashr_ln586_1 = ashr i54 %select_ln570_1, i54 %zext_ln586_1"   --->   Operation 93 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%trunc_ln586_3 = trunc i54 %ashr_ln586_1"   --->   Operation 94 'trunc' 'trunc_ln586_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln582_1)   --->   "%xor_ln571_1 = xor i1 %or_ln571, i1"   --->   Operation 95 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln582_1)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, i1 %xor_ln571_1"   --->   Operation 96 'and' 'and_ln582_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln582_1 = select i1 %and_ln582_1, i32 %trunc_ln583_1, i32"   --->   Operation 97 'select' 'select_ln582_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln582_1 = or i1 %or_ln571, i1 %icmp_ln582_1"   --->   Operation 98 'or' 'or_ln582_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, i1"   --->   Operation 99 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, i1 %xor_ln582_1"   --->   Operation 100 'and' 'and_ln581_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%and_ln585_2 = and i1 %and_ln581_1, i1 %icmp_ln585_1"   --->   Operation 101 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_2 = select i1 %and_ln585_2, i32 %trunc_ln586_3, i32 %select_ln582_1"   --->   Operation 102 'select' 'select_ln585_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.39>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 103 'sext' 'sext_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%bitcast_ln702 = bitcast i32 %input_load"   --->   Operation 104 'bitcast' 'bitcast_ln702' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32"   --->   Operation 105 'bitselect' 'tmp_12' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%select_ln588 = select i1 %tmp_12, i32, i32"   --->   Operation 106 'select' 'select_ln588' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 107 'shl' 'shl_ln604' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%xor_ln585 = xor i1 %icmp_ln585, i1"   --->   Operation 108 'xor' 'xor_ln585' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585"   --->   Operation 109 'and' 'and_ln585_1' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i32 %select_ln588, i32 %select_ln585"   --->   Operation 110 'select' 'select_ln585_1' <Predicate = (!icmp_ln571)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 111 'or' 'or_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, i1"   --->   Operation 112 'xor' 'xor_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 113 'and' 'and_ln603' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %select_ln585_1"   --->   Operation 114 'select' 'select_ln603' <Predicate = (!icmp_ln571)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln571 = select i1 %icmp_ln571, i32, i32 %select_ln603"   --->   Operation 115 'select' 'select_ln571' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1"   --->   Operation 116 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%bitcast_ln702_2 = bitcast i32 %input_load_1"   --->   Operation 117 'bitcast' 'bitcast_ln702_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_2, i32"   --->   Operation 118 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%select_ln588_1 = select i1 %tmp_15, i32, i32"   --->   Operation 119 'select' 'select_ln588_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%shl_ln604_1 = shl i32 %trunc_ln583_1, i32 %sext_ln581_1"   --->   Operation 120 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, i1"   --->   Operation 121 'xor' 'xor_ln585_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, i1 %xor_ln585_1"   --->   Operation 122 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_3 = select i1 %and_ln585_3, i32 %select_ln588_1, i32 %select_ln585_2"   --->   Operation 123 'select' 'select_ln585_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_1"   --->   Operation 124 'or' 'or_ln581_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, i1"   --->   Operation 125 'xor' 'xor_ln581_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, i1 %xor_ln581_1"   --->   Operation 126 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln603_1, i32 %shl_ln604_1, i32 %select_ln585_3"   --->   Operation 127 'select' 'select_ln603_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%xor_ln105 = xor i1 %icmp_ln105, i1" [e2e_system.cpp:105]   --->   Operation 128 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln571 = and i1 %icmp_ln571_1, i1 %xor_ln105"   --->   Operation 129 'and' 'and_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln571, i32, i32 %select_ln603_1"   --->   Operation 130 'select' 'select_ln571_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%shift_signal_even_V_0_load = load i32 %shift_signal_even_V_0"   --->   Operation 131 'load' 'shift_signal_even_V_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_0_load = load i32 %shift_signal_odd_V_0"   --->   Operation 132 'load' 'shift_signal_odd_V_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %select_ln571, i32 %shift_signal_even_V_0, i32 %shift_signal_even_V_0_load"   --->   Operation 133 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %select_ln571_1, i32 %shift_signal_odd_V_0, i32 %shift_signal_odd_V_0_load"   --->   Operation 134 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %select_ln571"   --->   Operation 135 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (6.91ns)   --->   "%mul_ln1118 = mul i52, i52 %sext_ln1118"   --->   Operation 136 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %select_ln571_1"   --->   Operation 137 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (6.91ns)   --->   "%mul_ln1118_1 = mul i54, i54 %sext_ln1118_1"   --->   Operation 138 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%shift_signal_even_V_1_load = load i32 %shift_signal_even_V_1"   --->   Operation 139 'load' 'shift_signal_even_V_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_1_load = load i32 %shift_signal_odd_V_1"   --->   Operation 140 'load' 'shift_signal_odd_V_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_0_load, i32 %shift_signal_even_V_1, i32 %shift_signal_even_V_1_load"   --->   Operation 141 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_0_load, i32 %shift_signal_odd_V_1, i32 %shift_signal_odd_V_1_load"   --->   Operation 142 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/2] (6.91ns)   --->   "%mul_ln1118 = mul i52, i52 %sext_ln1118"   --->   Operation 143 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/2] (6.91ns)   --->   "%mul_ln1118_1 = mul i54, i54 %sext_ln1118_1"   --->   Operation 144 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %shift_signal_even_V_0_load"   --->   Operation 145 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i55, i55 %sext_ln1118_2"   --->   Operation 146 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i32 %shift_signal_odd_V_0_load"   --->   Operation 147 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [2/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i55, i55 %sext_ln1118_3"   --->   Operation 148 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i32 %shift_signal_even_V_1_load"   --->   Operation 149 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [2/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i54, i54 %sext_ln1118_4"   --->   Operation 150 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i32 %shift_signal_odd_V_1_load"   --->   Operation 151 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [2/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i54, i54 %sext_ln1118_5"   --->   Operation 152 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%shift_signal_even_V_3_load = load i32 %shift_signal_even_V_3"   --->   Operation 153 'load' 'shift_signal_even_V_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_3_load = load i32 %shift_signal_odd_V_3"   --->   Operation 154 'load' 'shift_signal_odd_V_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%shift_signal_even_V_2_load = load i32 %shift_signal_even_V_2"   --->   Operation 155 'load' 'shift_signal_even_V_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_2_load, i32 %shift_signal_even_V_3, i32 %shift_signal_even_V_3_load"   --->   Operation 156 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_2_load = load i32 %shift_signal_odd_V_2"   --->   Operation 157 'load' 'shift_signal_odd_V_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_2_load, i32 %shift_signal_odd_V_3, i32 %shift_signal_odd_V_3_load"   --->   Operation 158 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_1_load, i32 %shift_signal_even_V_2, i32 %shift_signal_even_V_2_load"   --->   Operation 159 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_1_load, i32 %shift_signal_odd_V_2, i32 %shift_signal_odd_V_2_load"   --->   Operation 160 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i52 %mul_ln1118"   --->   Operation 161 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (3.26ns)   --->   "%add_ln1192 = add i54 %sext_ln703, i54 %mul_ln1118_1"   --->   Operation 162 'add' 'add_ln1192' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i25 @_ssdm_op_PartSelect.i25.i54.i32.i32, i54 %add_ln1192, i32, i32"   --->   Operation 163 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i55, i55 %sext_ln1118_2"   --->   Operation 164 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i55, i55 %sext_ln1118_3"   --->   Operation 165 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i54, i54 %sext_ln1118_4"   --->   Operation 166 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i54, i54 %sext_ln1118_5"   --->   Operation 167 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i32 %shift_signal_even_V_2_load"   --->   Operation 168 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [2/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i56, i56 %sext_ln1118_6"   --->   Operation 169 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i32 %shift_signal_odd_V_2_load"   --->   Operation 170 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [2/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i57, i57 %sext_ln1118_7"   --->   Operation 171 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i55 %mul_ln1118_2"   --->   Operation 172 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i55 %mul_ln1118_3"   --->   Operation 173 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i56 %sext_ln703_1, i56 %sext_ln1192"   --->   Operation 174 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i25.i29, i25 %trunc_ln4, i29"   --->   Operation 175 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i54 %tmp"   --->   Operation 176 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (5.10ns) (root node of TernaryAdder)   --->   "%add_ln1192_2 = add i56 %add_ln1192_1, i56 %sext_ln1192_9"   --->   Operation 177 'add' 'add_ln1192_2' <Predicate = true> <Delay = 5.10> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i27 @_ssdm_op_PartSelect.i27.i56.i32.i32, i56 %add_ln1192_2, i32, i32"   --->   Operation 178 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i54 %mul_ln1118_4"   --->   Operation 179 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i54 %mul_ln1118_5"   --->   Operation 180 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (3.26ns)   --->   "%add_ln1192_3 = add i55 %sext_ln703_2, i55 %sext_ln1192_1"   --->   Operation 181 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i56, i56 %sext_ln1118_6"   --->   Operation 182 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i57, i57 %sext_ln1118_7"   --->   Operation 183 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i32 %shift_signal_even_V_3_load"   --->   Operation 184 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i58, i58 %sext_ln1118_8"   --->   Operation 185 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i32 %shift_signal_odd_V_3_load"   --->   Operation 186 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [2/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i58, i58 %sext_ln1118_9"   --->   Operation 187 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%shift_signal_even_V_5_load = load i32 %shift_signal_even_V_5"   --->   Operation 188 'load' 'shift_signal_even_V_5_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_5_load = load i32 %shift_signal_odd_V_5"   --->   Operation 189 'load' 'shift_signal_odd_V_5_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%shift_signal_even_V_4_load = load i32 %shift_signal_even_V_4"   --->   Operation 190 'load' 'shift_signal_even_V_4_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_4_load, i32 %shift_signal_even_V_5, i32 %shift_signal_even_V_5_load"   --->   Operation 191 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_4_load = load i32 %shift_signal_odd_V_4"   --->   Operation 192 'load' 'shift_signal_odd_V_4_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_4_load, i32 %shift_signal_odd_V_5, i32 %shift_signal_odd_V_5_load"   --->   Operation 193 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_3_load, i32 %shift_signal_even_V_4, i32 %shift_signal_even_V_4_load"   --->   Operation 194 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_3_load, i32 %shift_signal_odd_V_4, i32 %shift_signal_odd_V_4_load"   --->   Operation 195 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i27.i29, i27 %tmp_16, i29"   --->   Operation 196 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i56 %tmp_17"   --->   Operation 197 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i55 %add_ln1192_3"   --->   Operation 198 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (3.31ns)   --->   "%add_ln1192_4 = add i61 %sext_ln728_1, i61 %sext_ln728"   --->   Operation 199 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_4, i32, i32"   --->   Operation 200 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%and_ln728_1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_2, i29"   --->   Operation 201 'bitconcatenate' 'and_ln728_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i56 %mul_ln1118_6"   --->   Operation 202 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i57 %mul_ln1118_7"   --->   Operation 203 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (3.33ns)   --->   "%add_ln1192_5 = add i58 %sext_ln703_3, i58 %sext_ln1192_2"   --->   Operation 204 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i58 %add_ln1192_5"   --->   Operation 205 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (3.44ns)   --->   "%add_ln1192_6 = add i61 %sext_ln728_2, i61 %and_ln728_1"   --->   Operation 206 'add' 'add_ln1192_6' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_6, i32, i32"   --->   Operation 207 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i58, i58 %sext_ln1118_8"   --->   Operation 208 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i58, i58 %sext_ln1118_9"   --->   Operation 209 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i32 %shift_signal_even_V_4_load"   --->   Operation 210 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [2/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i59, i59 %sext_ln1118_10"   --->   Operation 211 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i32 %shift_signal_odd_V_4_load"   --->   Operation 212 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [2/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i60, i60 %sext_ln1118_11"   --->   Operation 213 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%shift_signal_even_V_7_load = load i32 %shift_signal_even_V_7"   --->   Operation 214 'load' 'shift_signal_even_V_7_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_7_load = load i32 %shift_signal_odd_V_7"   --->   Operation 215 'load' 'shift_signal_odd_V_7_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%shift_signal_even_V_6_load = load i32 %shift_signal_even_V_6"   --->   Operation 216 'load' 'shift_signal_even_V_6_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_6_load, i32 %shift_signal_even_V_7, i32 %shift_signal_even_V_7_load"   --->   Operation 217 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_6_load = load i32 %shift_signal_odd_V_6"   --->   Operation 218 'load' 'shift_signal_odd_V_6_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_6_load, i32 %shift_signal_odd_V_7, i32 %shift_signal_odd_V_7_load"   --->   Operation 219 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_5_load, i32 %shift_signal_even_V_6, i32 %shift_signal_even_V_6_load"   --->   Operation 220 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_5_load, i32 %shift_signal_odd_V_6, i32 %shift_signal_odd_V_6_load"   --->   Operation 221 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%and_ln728_2 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_3, i29"   --->   Operation 222 'bitconcatenate' 'and_ln728_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i58 %mul_ln1118_8"   --->   Operation 223 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i58 %mul_ln1118_9"   --->   Operation 224 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (3.36ns)   --->   "%add_ln1192_7 = add i59 %sext_ln703_4, i59 %sext_ln1192_3"   --->   Operation 225 'add' 'add_ln1192_7' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i59 %add_ln1192_7"   --->   Operation 226 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (3.44ns)   --->   "%add_ln1192_8 = add i61 %sext_ln728_3, i61 %and_ln728_2"   --->   Operation 227 'add' 'add_ln1192_8' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_8, i32, i32"   --->   Operation 228 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i59, i59 %sext_ln1118_10"   --->   Operation 229 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i60, i60 %sext_ln1118_11"   --->   Operation 230 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i32 %shift_signal_even_V_5_load"   --->   Operation 231 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [2/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i60, i60 %sext_ln1118_12"   --->   Operation 232 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i32 %shift_signal_odd_V_5_load"   --->   Operation 233 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [2/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i59, i59 %sext_ln1118_13"   --->   Operation 234 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i32 %shift_signal_even_V_6_load"   --->   Operation 235 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [2/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i58, i58 %sext_ln1118_14"   --->   Operation 236 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i32 %shift_signal_odd_V_6_load"   --->   Operation 237 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [2/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i58, i58 %sext_ln1118_15"   --->   Operation 238 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%shift_signal_even_V_9_load = load i32 %shift_signal_even_V_9"   --->   Operation 239 'load' 'shift_signal_even_V_9_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_9_load = load i32 %shift_signal_odd_V_9"   --->   Operation 240 'load' 'shift_signal_odd_V_9_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%shift_signal_even_V_8_load = load i32 %shift_signal_even_V_8"   --->   Operation 241 'load' 'shift_signal_even_V_8_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_8_load, i32 %shift_signal_even_V_9, i32 %shift_signal_even_V_9_load"   --->   Operation 242 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_8_load = load i32 %shift_signal_odd_V_8"   --->   Operation 243 'load' 'shift_signal_odd_V_8_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_8_load, i32 %shift_signal_odd_V_9, i32 %shift_signal_odd_V_9_load"   --->   Operation 244 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_7_load, i32 %shift_signal_even_V_8, i32 %shift_signal_even_V_8_load"   --->   Operation 245 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_7_load, i32 %shift_signal_odd_V_8, i32 %shift_signal_odd_V_8_load"   --->   Operation 246 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%and_ln728_3 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_4, i29"   --->   Operation 247 'bitconcatenate' 'and_ln728_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i59 %mul_ln1118_10"   --->   Operation 248 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i60 %mul_ln1118_11"   --->   Operation 249 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i61 %sext_ln703_5, i61 %sext_ln703_6"   --->   Operation 250 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 251 [1/1] (5.23ns) (root node of TernaryAdder)   --->   "%add_ln1192_10 = add i61 %and_ln728_3, i61 %add_ln1192_9"   --->   Operation 251 'add' 'add_ln1192_10' <Predicate = true> <Delay = 5.23> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_10, i32, i32"   --->   Operation 252 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i60, i60 %sext_ln1118_12"   --->   Operation 253 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i59, i59 %sext_ln1118_13"   --->   Operation 254 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i58, i58 %sext_ln1118_14"   --->   Operation 255 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i58, i58 %sext_ln1118_15"   --->   Operation 256 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i32 %shift_signal_even_V_7_load"   --->   Operation 257 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [2/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i57, i57 %sext_ln1118_16"   --->   Operation 258 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i32 %shift_signal_odd_V_7_load"   --->   Operation 259 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [2/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i56, i56 %sext_ln1118_17"   --->   Operation 260 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i32 %shift_signal_even_V_8_load"   --->   Operation 261 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [2/2] (6.91ns)   --->   "%mul_ln1118_18 = mul i54, i54 %sext_ln1118_18"   --->   Operation 262 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i32 %shift_signal_odd_V_8_load"   --->   Operation 263 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [2/2] (6.91ns)   --->   "%mul_ln1118_19 = mul i54, i54 %sext_ln1118_19"   --->   Operation 264 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%shift_signal_even_V_10_load = load i32 %shift_signal_even_V_10"   --->   Operation 265 'load' 'shift_signal_even_V_10_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%shift_signal_odd_V_10_load = load i32 %shift_signal_odd_V_10"   --->   Operation 266 'load' 'shift_signal_odd_V_10_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_even_V_9_load, i32 %shift_signal_even_V_10, i32 %shift_signal_even_V_10_load"   --->   Operation 267 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln205 = store i32 %shift_signal_odd_V_9_load, i32 %shift_signal_odd_V_10, i32 %shift_signal_odd_V_10_load"   --->   Operation 268 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%and_ln728_4 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_5, i29"   --->   Operation 269 'bitconcatenate' 'and_ln728_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i60 %mul_ln1118_12"   --->   Operation 270 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i59 %mul_ln1118_13"   --->   Operation 271 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_11 = add i61 %sext_ln703_8, i61 %sext_ln703_7"   --->   Operation 272 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 273 [1/1] (5.23ns) (root node of TernaryAdder)   --->   "%add_ln1192_12 = add i61 %and_ln728_4, i61 %add_ln1192_11"   --->   Operation 273 'add' 'add_ln1192_12' <Predicate = true> <Delay = 5.23> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_12, i32, i32"   --->   Operation 274 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i58 %mul_ln1118_14"   --->   Operation 275 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i58 %mul_ln1118_15"   --->   Operation 276 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (3.36ns)   --->   "%add_ln1192_13 = add i59 %sext_ln703_9, i59 %sext_ln1192_4"   --->   Operation 277 'add' 'add_ln1192_13' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i57, i57 %sext_ln1118_16"   --->   Operation 278 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [1/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i56, i56 %sext_ln1118_17"   --->   Operation 279 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/2] (6.91ns)   --->   "%mul_ln1118_18 = mul i54, i54 %sext_ln1118_18"   --->   Operation 280 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/2] (6.91ns)   --->   "%mul_ln1118_19 = mul i54, i54 %sext_ln1118_19"   --->   Operation 281 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i32 %shift_signal_even_V_9_load"   --->   Operation 282 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [2/2] (6.91ns)   --->   "%mul_ln1118_20 = mul i55, i55 %sext_ln1118_20"   --->   Operation 283 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i32 %shift_signal_odd_V_9_load"   --->   Operation 284 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [2/2] (6.91ns)   --->   "%mul_ln1118_21 = mul i55, i55 %sext_ln1118_21"   --->   Operation 285 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i32 %shift_signal_even_V_10_load"   --->   Operation 286 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [2/2] (6.91ns)   --->   "%mul_ln1118_22 = mul i54, i54 %sext_ln1118_22"   --->   Operation 287 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i32 %shift_signal_odd_V_10_load"   --->   Operation 288 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [2/2] (6.91ns)   --->   "%mul_ln1118_23 = mul i52, i52 %sext_ln1118_23"   --->   Operation 289 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%and_ln728_5 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_6, i29"   --->   Operation 290 'bitconcatenate' 'and_ln728_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i59 %add_ln1192_13"   --->   Operation 291 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (3.44ns)   --->   "%add_ln1192_14 = add i61 %sext_ln728_4, i61 %and_ln728_5"   --->   Operation 292 'add' 'add_ln1192_14' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_14, i32, i32"   --->   Operation 293 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%and_ln728_6 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_7, i29"   --->   Operation 294 'bitconcatenate' 'and_ln728_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i57 %mul_ln1118_16"   --->   Operation 295 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i56 %mul_ln1118_17"   --->   Operation 296 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (3.33ns)   --->   "%add_ln1192_15 = add i58 %sext_ln1192_5, i58 %sext_ln703_10"   --->   Operation 297 'add' 'add_ln1192_15' <Predicate = true> <Delay = 3.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i58 %add_ln1192_15"   --->   Operation 298 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (3.44ns)   --->   "%add_ln1192_16 = add i61 %sext_ln728_5, i61 %and_ln728_6"   --->   Operation 299 'add' 'add_ln1192_16' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_16, i32, i32"   --->   Operation 300 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i54 %mul_ln1118_18"   --->   Operation 301 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i54 %mul_ln1118_19"   --->   Operation 302 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (3.26ns)   --->   "%add_ln1192_17 = add i55 %sext_ln703_11, i55 %sext_ln1192_6"   --->   Operation 303 'add' 'add_ln1192_17' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/2] (6.91ns)   --->   "%mul_ln1118_20 = mul i55, i55 %sext_ln1118_20"   --->   Operation 304 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/2] (6.91ns)   --->   "%mul_ln1118_21 = mul i55, i55 %sext_ln1118_21"   --->   Operation 305 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/2] (6.91ns)   --->   "%mul_ln1118_22 = mul i54, i54 %sext_ln1118_22"   --->   Operation 306 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/2] (6.91ns)   --->   "%mul_ln1118_23 = mul i52, i52 %sext_ln1118_23"   --->   Operation 307 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%and_ln728_7 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_8, i29"   --->   Operation 308 'bitconcatenate' 'and_ln728_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i55 %add_ln1192_17"   --->   Operation 309 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (3.44ns)   --->   "%add_ln1192_18 = add i61 %sext_ln728_6, i61 %and_ln728_7"   --->   Operation 310 'add' 'add_ln1192_18' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_18, i32, i32"   --->   Operation 311 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%and_ln728_8 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_9, i29"   --->   Operation 312 'bitconcatenate' 'and_ln728_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i55 %mul_ln1118_20"   --->   Operation 313 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i55 %mul_ln1118_21"   --->   Operation 314 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (3.28ns)   --->   "%add_ln1192_19 = add i56 %sext_ln703_12, i56 %sext_ln1192_7"   --->   Operation 315 'add' 'add_ln1192_19' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i56 %add_ln1192_19"   --->   Operation 316 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (3.44ns)   --->   "%add_ln1192_20 = add i61 %sext_ln728_7, i61 %and_ln728_8"   --->   Operation 317 'add' 'add_ln1192_20' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_20, i32, i32"   --->   Operation 318 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i52 %mul_ln1118_23"   --->   Operation 319 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (3.26ns)   --->   "%add_ln1192_21 = add i54 %sext_ln1192_8, i54 %mul_ln1118_22"   --->   Operation 320 'add' 'add_ln1192_21' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.07>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %i, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%and_ln728_9 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_s, i29"   --->   Operation 322 'bitconcatenate' 'and_ln728_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i54 %add_ln1192_21"   --->   Operation 323 'sext' 'sext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (3.44ns)   --->   "%add_ln1192_22 = add i61 %sext_ln728_8, i61 %and_ln728_9"   --->   Operation 324 'add' 'add_ln1192_22' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_22, i32, i32"   --->   Operation 325 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (3.63ns)   --->   "%write_ln731 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %output_signal_out, i32 %trunc_ln708_1"   --->   Operation 327 'write' 'write_ln731' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%ret_ln731 = ret"   --->   Operation 328 'ret' 'ret_ln731' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'i' (e2e_system.cpp:85) [28]  (3.63 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln107', e2e_system.cpp:107) [124]  (1.82 ns)
	'getelementptr' operation ('input_addr_1', e2e_system.cpp:107) [126]  (0 ns)
	'load' operation ('v', e2e_system.cpp:107) on array 'input_r' [127]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('v', e2e_system.cpp:104) on array 'input_r' [74]  (3.25 ns)

 <State 4>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d') [75]  (4.44 ns)

 <State 5>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [75]  (4.44 ns)
	'icmp' operation ('icmp_ln571') [86]  (2.79 ns)

 <State 6>: 4.18ns
The critical path consists of the following:
	'sub' operation ('man.V') [84]  (3.24 ns)
	'select' operation ('select_ln570') [85]  (0.948 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'select' operation ('sh_amt') [91]  (0.697 ns)
	'icmp' operation ('icmp_ln585') [95]  (1.99 ns)
	'and' operation ('and_ln585') [112]  (0 ns)
	'select' operation ('select_ln585') [113]  (4.61 ns)

 <State 8>: 6.39ns
The critical path consists of the following:
	'select' operation ('select_ln588_1') [157]  (0 ns)
	'select' operation ('select_ln585_3') [170]  (0.993 ns)
	'select' operation ('select_ln603_1') [174]  (4.42 ns)
	'select' operation ('select_ln571_1') [177]  (0.978 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [180]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [180]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_2') [187]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_6') [211]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_8') [222]  (6.91 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_10') [233]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_12') [243]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_16') [264]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_20') [286]  (6.91 ns)

 <State 18>: 6.89ns
The critical path consists of the following:
	'add' operation ('add_ln1192_18') [282]  (3.44 ns)
	'add' operation ('add_ln1192_20') [293]  (3.44 ns)

 <State 19>: 7.08ns
The critical path consists of the following:
	'add' operation ('add_ln1192_22') [303]  (3.44 ns)
	fifo write on port 'output_signal_out' [306]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
