/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* L1 */
#define L1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define L1__0__MASK 0x01u
#define L1__0__PC CYREG_PRT12_PC0
#define L1__0__PORT 12u
#define L1__0__SHIFT 0u
#define L1__AG CYREG_PRT12_AG
#define L1__BIE CYREG_PRT12_BIE
#define L1__BIT_MASK CYREG_PRT12_BIT_MASK
#define L1__BYP CYREG_PRT12_BYP
#define L1__DM0 CYREG_PRT12_DM0
#define L1__DM1 CYREG_PRT12_DM1
#define L1__DM2 CYREG_PRT12_DM2
#define L1__DR CYREG_PRT12_DR
#define L1__INP_DIS CYREG_PRT12_INP_DIS
#define L1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define L1__MASK 0x01u
#define L1__PORT 12u
#define L1__PRT CYREG_PRT12_PRT
#define L1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define L1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define L1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define L1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define L1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define L1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define L1__PS CYREG_PRT12_PS
#define L1__SHIFT 0u
#define L1__SIO_CFG CYREG_PRT12_SIO_CFG
#define L1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define L1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define L1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define L1__SLW CYREG_PRT12_SLW

/* L2 */
#define L2__0__INTTYPE CYREG_PICU12_INTTYPE1
#define L2__0__MASK 0x02u
#define L2__0__PC CYREG_PRT12_PC1
#define L2__0__PORT 12u
#define L2__0__SHIFT 1u
#define L2__AG CYREG_PRT12_AG
#define L2__BIE CYREG_PRT12_BIE
#define L2__BIT_MASK CYREG_PRT12_BIT_MASK
#define L2__BYP CYREG_PRT12_BYP
#define L2__DM0 CYREG_PRT12_DM0
#define L2__DM1 CYREG_PRT12_DM1
#define L2__DM2 CYREG_PRT12_DM2
#define L2__DR CYREG_PRT12_DR
#define L2__INP_DIS CYREG_PRT12_INP_DIS
#define L2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define L2__MASK 0x02u
#define L2__PORT 12u
#define L2__PRT CYREG_PRT12_PRT
#define L2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define L2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define L2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define L2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define L2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define L2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define L2__PS CYREG_PRT12_PS
#define L2__SHIFT 1u
#define L2__SIO_CFG CYREG_PRT12_SIO_CFG
#define L2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define L2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define L2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define L2__SLW CYREG_PRT12_SLW

/* L3 */
#define L3__0__INTTYPE CYREG_PICU12_INTTYPE2
#define L3__0__MASK 0x04u
#define L3__0__PC CYREG_PRT12_PC2
#define L3__0__PORT 12u
#define L3__0__SHIFT 2u
#define L3__AG CYREG_PRT12_AG
#define L3__BIE CYREG_PRT12_BIE
#define L3__BIT_MASK CYREG_PRT12_BIT_MASK
#define L3__BYP CYREG_PRT12_BYP
#define L3__DM0 CYREG_PRT12_DM0
#define L3__DM1 CYREG_PRT12_DM1
#define L3__DM2 CYREG_PRT12_DM2
#define L3__DR CYREG_PRT12_DR
#define L3__INP_DIS CYREG_PRT12_INP_DIS
#define L3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define L3__MASK 0x04u
#define L3__PORT 12u
#define L3__PRT CYREG_PRT12_PRT
#define L3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define L3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define L3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define L3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define L3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define L3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define L3__PS CYREG_PRT12_PS
#define L3__SHIFT 2u
#define L3__SIO_CFG CYREG_PRT12_SIO_CFG
#define L3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define L3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define L3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define L3__SLW CYREG_PRT12_SLW

/* Sen */
#define Sen__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Sen__0__MASK 0x10u
#define Sen__0__PC CYREG_PRT3_PC4
#define Sen__0__PORT 3u
#define Sen__0__SHIFT 4u
#define Sen__AG CYREG_PRT3_AG
#define Sen__AMUX CYREG_PRT3_AMUX
#define Sen__BIE CYREG_PRT3_BIE
#define Sen__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sen__BYP CYREG_PRT3_BYP
#define Sen__CTL CYREG_PRT3_CTL
#define Sen__DM0 CYREG_PRT3_DM0
#define Sen__DM1 CYREG_PRT3_DM1
#define Sen__DM2 CYREG_PRT3_DM2
#define Sen__DR CYREG_PRT3_DR
#define Sen__INP_DIS CYREG_PRT3_INP_DIS
#define Sen__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sen__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sen__LCD_EN CYREG_PRT3_LCD_EN
#define Sen__MASK 0x10u
#define Sen__PORT 3u
#define Sen__PRT CYREG_PRT3_PRT
#define Sen__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sen__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sen__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sen__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sen__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sen__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sen__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sen__PS CYREG_PRT3_PS
#define Sen__SHIFT 4u
#define Sen__SLW CYREG_PRT3_SLW

/* i_1 */
#define i_1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define i_1__0__MASK 0x20u
#define i_1__0__PC CYREG_PRT0_PC5
#define i_1__0__PORT 0u
#define i_1__0__SHIFT 5u
#define i_1__AG CYREG_PRT0_AG
#define i_1__AMUX CYREG_PRT0_AMUX
#define i_1__BIE CYREG_PRT0_BIE
#define i_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define i_1__BYP CYREG_PRT0_BYP
#define i_1__CTL CYREG_PRT0_CTL
#define i_1__DM0 CYREG_PRT0_DM0
#define i_1__DM1 CYREG_PRT0_DM1
#define i_1__DM2 CYREG_PRT0_DM2
#define i_1__DR CYREG_PRT0_DR
#define i_1__INP_DIS CYREG_PRT0_INP_DIS
#define i_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define i_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define i_1__LCD_EN CYREG_PRT0_LCD_EN
#define i_1__MASK 0x20u
#define i_1__PORT 0u
#define i_1__PRT CYREG_PRT0_PRT
#define i_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define i_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define i_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define i_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define i_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define i_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define i_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define i_1__PS CYREG_PRT0_PS
#define i_1__SHIFT 5u
#define i_1__SLW CYREG_PRT0_SLW

/* i_2 */
#define i_2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define i_2__0__MASK 0x80u
#define i_2__0__PC CYREG_PRT0_PC7
#define i_2__0__PORT 0u
#define i_2__0__SHIFT 7u
#define i_2__AG CYREG_PRT0_AG
#define i_2__AMUX CYREG_PRT0_AMUX
#define i_2__BIE CYREG_PRT0_BIE
#define i_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define i_2__BYP CYREG_PRT0_BYP
#define i_2__CTL CYREG_PRT0_CTL
#define i_2__DM0 CYREG_PRT0_DM0
#define i_2__DM1 CYREG_PRT0_DM1
#define i_2__DM2 CYREG_PRT0_DM2
#define i_2__DR CYREG_PRT0_DR
#define i_2__INP_DIS CYREG_PRT0_INP_DIS
#define i_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define i_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define i_2__LCD_EN CYREG_PRT0_LCD_EN
#define i_2__MASK 0x80u
#define i_2__PORT 0u
#define i_2__PRT CYREG_PRT0_PRT
#define i_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define i_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define i_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define i_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define i_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define i_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define i_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define i_2__PS CYREG_PRT0_PS
#define i_2__SHIFT 7u
#define i_2__SLW CYREG_PRT0_SLW

/* v_1 */
#define v_1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define v_1__0__MASK 0x40u
#define v_1__0__PC CYREG_PRT0_PC6
#define v_1__0__PORT 0u
#define v_1__0__SHIFT 6u
#define v_1__AG CYREG_PRT0_AG
#define v_1__AMUX CYREG_PRT0_AMUX
#define v_1__BIE CYREG_PRT0_BIE
#define v_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define v_1__BYP CYREG_PRT0_BYP
#define v_1__CTL CYREG_PRT0_CTL
#define v_1__DM0 CYREG_PRT0_DM0
#define v_1__DM1 CYREG_PRT0_DM1
#define v_1__DM2 CYREG_PRT0_DM2
#define v_1__DR CYREG_PRT0_DR
#define v_1__INP_DIS CYREG_PRT0_INP_DIS
#define v_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define v_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define v_1__LCD_EN CYREG_PRT0_LCD_EN
#define v_1__MASK 0x40u
#define v_1__PORT 0u
#define v_1__PRT CYREG_PRT0_PRT
#define v_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define v_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define v_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define v_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define v_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define v_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define v_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define v_1__PS CYREG_PRT0_PS
#define v_1__SHIFT 6u
#define v_1__SLW CYREG_PRT0_SLW

/* v_2 */
#define v_2__0__INTTYPE CYREG_PICU2_INTTYPE0
#define v_2__0__MASK 0x01u
#define v_2__0__PC CYREG_PRT2_PC0
#define v_2__0__PORT 2u
#define v_2__0__SHIFT 0u
#define v_2__AG CYREG_PRT2_AG
#define v_2__AMUX CYREG_PRT2_AMUX
#define v_2__BIE CYREG_PRT2_BIE
#define v_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define v_2__BYP CYREG_PRT2_BYP
#define v_2__CTL CYREG_PRT2_CTL
#define v_2__DM0 CYREG_PRT2_DM0
#define v_2__DM1 CYREG_PRT2_DM1
#define v_2__DM2 CYREG_PRT2_DM2
#define v_2__DR CYREG_PRT2_DR
#define v_2__INP_DIS CYREG_PRT2_INP_DIS
#define v_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define v_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define v_2__LCD_EN CYREG_PRT2_LCD_EN
#define v_2__MASK 0x01u
#define v_2__PORT 2u
#define v_2__PRT CYREG_PRT2_PRT
#define v_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define v_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define v_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define v_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define v_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define v_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define v_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define v_2__PS CYREG_PRT2_PS
#define v_2__SHIFT 0u
#define v_2__SLW CYREG_PRT2_SLW

/* Cmod */
#define Cmod__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Cmod__0__MASK 0x10u
#define Cmod__0__PC CYREG_IO_PC_PRT15_PC4
#define Cmod__0__PORT 15u
#define Cmod__0__SHIFT 4u
#define Cmod__AG CYREG_PRT15_AG
#define Cmod__AMUX CYREG_PRT15_AMUX
#define Cmod__BIE CYREG_PRT15_BIE
#define Cmod__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cmod__BYP CYREG_PRT15_BYP
#define Cmod__CTL CYREG_PRT15_CTL
#define Cmod__DM0 CYREG_PRT15_DM0
#define Cmod__DM1 CYREG_PRT15_DM1
#define Cmod__DM2 CYREG_PRT15_DM2
#define Cmod__DR CYREG_PRT15_DR
#define Cmod__INP_DIS CYREG_PRT15_INP_DIS
#define Cmod__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Cmod__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cmod__LCD_EN CYREG_PRT15_LCD_EN
#define Cmod__MASK 0x10u
#define Cmod__PORT 15u
#define Cmod__PRT CYREG_PRT15_PRT
#define Cmod__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cmod__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cmod__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cmod__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cmod__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cmod__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cmod__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cmod__PS CYREG_PRT15_PS
#define Cmod__SHIFT 4u
#define Cmod__SLW CYREG_PRT15_SLW

/* Led1 */
#define Led1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Led1__0__MASK 0x02u
#define Led1__0__PC CYREG_PRT2_PC1
#define Led1__0__PORT 2u
#define Led1__0__SHIFT 1u
#define Led1__AG CYREG_PRT2_AG
#define Led1__AMUX CYREG_PRT2_AMUX
#define Led1__BIE CYREG_PRT2_BIE
#define Led1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Led1__BYP CYREG_PRT2_BYP
#define Led1__CTL CYREG_PRT2_CTL
#define Led1__DM0 CYREG_PRT2_DM0
#define Led1__DM1 CYREG_PRT2_DM1
#define Led1__DM2 CYREG_PRT2_DM2
#define Led1__DR CYREG_PRT2_DR
#define Led1__INP_DIS CYREG_PRT2_INP_DIS
#define Led1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Led1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Led1__LCD_EN CYREG_PRT2_LCD_EN
#define Led1__MASK 0x02u
#define Led1__PORT 2u
#define Led1__PRT CYREG_PRT2_PRT
#define Led1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Led1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Led1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Led1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Led1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Led1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Led1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Led1__PS CYREG_PRT2_PS
#define Led1__SHIFT 1u
#define Led1__SLW CYREG_PRT2_SLW

/* Menu */
#define Menu_sts_sts_reg__0__MASK 0x01u
#define Menu_sts_sts_reg__0__POS 0
#define Menu_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Menu_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Menu_sts_sts_reg__MASK 0x01u
#define Menu_sts_sts_reg__MASK_REG CYREG_B0_UDB05_MSK
#define Menu_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Menu_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Menu_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Menu_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Menu_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Menu_sts_sts_reg__STATUS_REG CYREG_B0_UDB05_ST

/* Ref0 */
#define Ref0__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Ref0__0__MASK 0x08u
#define Ref0__0__PC CYREG_PRT0_PC3
#define Ref0__0__PORT 0u
#define Ref0__0__SHIFT 3u
#define Ref0__AG CYREG_PRT0_AG
#define Ref0__AMUX CYREG_PRT0_AMUX
#define Ref0__BIE CYREG_PRT0_BIE
#define Ref0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Ref0__BYP CYREG_PRT0_BYP
#define Ref0__CTL CYREG_PRT0_CTL
#define Ref0__DM0 CYREG_PRT0_DM0
#define Ref0__DM1 CYREG_PRT0_DM1
#define Ref0__DM2 CYREG_PRT0_DM2
#define Ref0__DR CYREG_PRT0_DR
#define Ref0__INP_DIS CYREG_PRT0_INP_DIS
#define Ref0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Ref0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Ref0__LCD_EN CYREG_PRT0_LCD_EN
#define Ref0__MASK 0x08u
#define Ref0__PORT 0u
#define Ref0__PRT CYREG_PRT0_PRT
#define Ref0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Ref0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Ref0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Ref0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Ref0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Ref0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Ref0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Ref0__PS CYREG_PRT0_PS
#define Ref0__SHIFT 3u
#define Ref0__SLW CYREG_PRT0_SLW

/* Ref1 */
#define Ref1__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Ref1__0__MASK 0x04u
#define Ref1__0__PC CYREG_PRT3_PC2
#define Ref1__0__PORT 3u
#define Ref1__0__SHIFT 2u
#define Ref1__AG CYREG_PRT3_AG
#define Ref1__AMUX CYREG_PRT3_AMUX
#define Ref1__BIE CYREG_PRT3_BIE
#define Ref1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Ref1__BYP CYREG_PRT3_BYP
#define Ref1__CTL CYREG_PRT3_CTL
#define Ref1__DM0 CYREG_PRT3_DM0
#define Ref1__DM1 CYREG_PRT3_DM1
#define Ref1__DM2 CYREG_PRT3_DM2
#define Ref1__DR CYREG_PRT3_DR
#define Ref1__INP_DIS CYREG_PRT3_INP_DIS
#define Ref1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Ref1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Ref1__LCD_EN CYREG_PRT3_LCD_EN
#define Ref1__MASK 0x04u
#define Ref1__PORT 3u
#define Ref1__PRT CYREG_PRT3_PRT
#define Ref1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Ref1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Ref1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Ref1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Ref1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Ref1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Ref1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Ref1__PS CYREG_PRT3_PS
#define Ref1__SHIFT 2u
#define Ref1__SLW CYREG_PRT3_SLW

/* Sar0 */
#define Sar0__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Sar0__0__MASK 0x10u
#define Sar0__0__PC CYREG_PRT0_PC4
#define Sar0__0__PORT 0u
#define Sar0__0__SHIFT 4u
#define Sar0__AG CYREG_PRT0_AG
#define Sar0__AMUX CYREG_PRT0_AMUX
#define Sar0__BIE CYREG_PRT0_BIE
#define Sar0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sar0__BYP CYREG_PRT0_BYP
#define Sar0__CTL CYREG_PRT0_CTL
#define Sar0__DM0 CYREG_PRT0_DM0
#define Sar0__DM1 CYREG_PRT0_DM1
#define Sar0__DM2 CYREG_PRT0_DM2
#define Sar0__DR CYREG_PRT0_DR
#define Sar0__INP_DIS CYREG_PRT0_INP_DIS
#define Sar0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sar0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sar0__LCD_EN CYREG_PRT0_LCD_EN
#define Sar0__MASK 0x10u
#define Sar0__PORT 0u
#define Sar0__PRT CYREG_PRT0_PRT
#define Sar0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sar0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sar0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sar0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sar0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sar0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sar0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sar0__PS CYREG_PRT0_PS
#define Sar0__SHIFT 4u
#define Sar0__SLW CYREG_PRT0_SLW

/* Sar1 */
#define Sar1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Sar1__0__MASK 0x04u
#define Sar1__0__PC CYREG_PRT0_PC2
#define Sar1__0__PORT 0u
#define Sar1__0__SHIFT 2u
#define Sar1__AG CYREG_PRT0_AG
#define Sar1__AMUX CYREG_PRT0_AMUX
#define Sar1__BIE CYREG_PRT0_BIE
#define Sar1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sar1__BYP CYREG_PRT0_BYP
#define Sar1__CTL CYREG_PRT0_CTL
#define Sar1__DM0 CYREG_PRT0_DM0
#define Sar1__DM1 CYREG_PRT0_DM1
#define Sar1__DM2 CYREG_PRT0_DM2
#define Sar1__DR CYREG_PRT0_DR
#define Sar1__INP_DIS CYREG_PRT0_INP_DIS
#define Sar1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sar1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sar1__LCD_EN CYREG_PRT0_LCD_EN
#define Sar1__MASK 0x04u
#define Sar1__PORT 0u
#define Sar1__PRT CYREG_PRT0_PRT
#define Sar1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sar1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sar1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sar1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sar1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sar1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sar1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sar1__PS CYREG_PRT0_PS
#define Sar1__SHIFT 2u
#define Sar1__SLW CYREG_PRT0_SLW

/* PGA_1 */
#define PGA_1_SC__BST CYREG_SC2_BST
#define PGA_1_SC__CLK CYREG_SC2_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x04u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x04u
#define PGA_1_SC__CR0 CYREG_SC2_CR0
#define PGA_1_SC__CR1 CYREG_SC2_CR1
#define PGA_1_SC__CR2 CYREG_SC2_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x04u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x04u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x04u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x04u
#define PGA_1_SC__SW0 CYREG_SC2_SW0
#define PGA_1_SC__SW10 CYREG_SC2_SW10
#define PGA_1_SC__SW2 CYREG_SC2_SW2
#define PGA_1_SC__SW3 CYREG_SC2_SW3
#define PGA_1_SC__SW4 CYREG_SC2_SW4
#define PGA_1_SC__SW6 CYREG_SC2_SW6
#define PGA_1_SC__SW7 CYREG_SC2_SW7
#define PGA_1_SC__SW8 CYREG_SC2_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x04u

/* Power */
#define Power__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Power__0__MASK 0x40u
#define Power__0__PC CYREG_PRT12_PC6
#define Power__0__PORT 12u
#define Power__0__SHIFT 6u
#define Power__AG CYREG_PRT12_AG
#define Power__BIE CYREG_PRT12_BIE
#define Power__BIT_MASK CYREG_PRT12_BIT_MASK
#define Power__BYP CYREG_PRT12_BYP
#define Power__DM0 CYREG_PRT12_DM0
#define Power__DM1 CYREG_PRT12_DM1
#define Power__DM2 CYREG_PRT12_DM2
#define Power__DR CYREG_PRT12_DR
#define Power__INP_DIS CYREG_PRT12_INP_DIS
#define Power__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Power__MASK 0x40u
#define Power__PORT 12u
#define Power__PRT CYREG_PRT12_PRT
#define Power__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Power__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Power__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Power__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Power__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Power__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Power__PS CYREG_PRT12_PS
#define Power__SHIFT 6u
#define Power__SIO_CFG CYREG_PRT12_SIO_CFG
#define Power__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Power__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Power__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Power__SLW CYREG_PRT12_SLW
#define Power_In_sts_sts_reg__0__MASK 0x01u
#define Power_In_sts_sts_reg__0__POS 0
#define Power_In_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Power_In_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Power_In_sts_sts_reg__MASK 0x01u
#define Power_In_sts_sts_reg__MASK_REG CYREG_B1_UDB10_MSK
#define Power_In_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Power_In_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Power_In_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Power_In_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define Power_In_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define Power_In_sts_sts_reg__STATUS_REG CYREG_B1_UDB10_ST
#define Power_OFF_Sync_ctrl_reg__0__MASK 0x01u
#define Power_OFF_Sync_ctrl_reg__0__POS 0
#define Power_OFF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Power_OFF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Power_OFF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Power_OFF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Power_OFF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Power_OFF_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define Power_OFF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Power_OFF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define Power_OFF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Power_OFF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Power_OFF_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define Power_OFF_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define Power_OFF_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define Power_OFF_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define Power_OFF_Sync_ctrl_reg__MASK 0x01u
#define Power_OFF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Power_OFF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Power_OFF_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK

/* Q_GEN */
#define Q_GEN__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Q_GEN__0__MASK 0x04u
#define Q_GEN__0__PC CYREG_PRT2_PC2
#define Q_GEN__0__PORT 2u
#define Q_GEN__0__SHIFT 2u
#define Q_GEN__AG CYREG_PRT2_AG
#define Q_GEN__AMUX CYREG_PRT2_AMUX
#define Q_GEN__BIE CYREG_PRT2_BIE
#define Q_GEN__BIT_MASK CYREG_PRT2_BIT_MASK
#define Q_GEN__BYP CYREG_PRT2_BYP
#define Q_GEN__CTL CYREG_PRT2_CTL
#define Q_GEN__DM0 CYREG_PRT2_DM0
#define Q_GEN__DM1 CYREG_PRT2_DM1
#define Q_GEN__DM2 CYREG_PRT2_DM2
#define Q_GEN__DR CYREG_PRT2_DR
#define Q_GEN__INP_DIS CYREG_PRT2_INP_DIS
#define Q_GEN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Q_GEN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Q_GEN__LCD_EN CYREG_PRT2_LCD_EN
#define Q_GEN__MASK 0x04u
#define Q_GEN__PORT 2u
#define Q_GEN__PRT CYREG_PRT2_PRT
#define Q_GEN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Q_GEN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Q_GEN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Q_GEN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Q_GEN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Q_GEN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Q_GEN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Q_GEN__PS CYREG_PRT2_PS
#define Q_GEN__SHIFT 2u
#define Q_GEN__SLW CYREG_PRT2_SLW

/* SWReg */
#define SWReg_sts_sts_reg__0__MASK 0x01u
#define SWReg_sts_sts_reg__0__POS 0
#define SWReg_sts_sts_reg__1__MASK 0x02u
#define SWReg_sts_sts_reg__1__POS 1
#define SWReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SWReg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SWReg_sts_sts_reg__MASK 0x03u
#define SWReg_sts_sts_reg__MASK_REG CYREG_B0_UDB03_MSK
#define SWReg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SWReg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SWReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SWReg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define SWReg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define SWReg_sts_sts_reg__STATUS_REG CYREG_B0_UDB03_ST

/* Cap1_1 */
#define Cap1_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Cap1_1__0__MASK 0x08u
#define Cap1_1__0__PC CYREG_PRT2_PC3
#define Cap1_1__0__PORT 2u
#define Cap1_1__0__SHIFT 3u
#define Cap1_1__AG CYREG_PRT2_AG
#define Cap1_1__AMUX CYREG_PRT2_AMUX
#define Cap1_1__BIE CYREG_PRT2_BIE
#define Cap1_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cap1_1__BYP CYREG_PRT2_BYP
#define Cap1_1__CTL CYREG_PRT2_CTL
#define Cap1_1__DM0 CYREG_PRT2_DM0
#define Cap1_1__DM1 CYREG_PRT2_DM1
#define Cap1_1__DM2 CYREG_PRT2_DM2
#define Cap1_1__DR CYREG_PRT2_DR
#define Cap1_1__INP_DIS CYREG_PRT2_INP_DIS
#define Cap1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Cap1_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cap1_1__LCD_EN CYREG_PRT2_LCD_EN
#define Cap1_1__MASK 0x08u
#define Cap1_1__PORT 2u
#define Cap1_1__PRT CYREG_PRT2_PRT
#define Cap1_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cap1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cap1_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cap1_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cap1_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cap1_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cap1_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cap1_1__PS CYREG_PRT2_PS
#define Cap1_1__SHIFT 3u
#define Cap1_1__SLW CYREG_PRT2_SLW

/* Cap1_2 */
#define Cap1_2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Cap1_2__0__MASK 0x10u
#define Cap1_2__0__PC CYREG_PRT2_PC4
#define Cap1_2__0__PORT 2u
#define Cap1_2__0__SHIFT 4u
#define Cap1_2__AG CYREG_PRT2_AG
#define Cap1_2__AMUX CYREG_PRT2_AMUX
#define Cap1_2__BIE CYREG_PRT2_BIE
#define Cap1_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cap1_2__BYP CYREG_PRT2_BYP
#define Cap1_2__CTL CYREG_PRT2_CTL
#define Cap1_2__DM0 CYREG_PRT2_DM0
#define Cap1_2__DM1 CYREG_PRT2_DM1
#define Cap1_2__DM2 CYREG_PRT2_DM2
#define Cap1_2__DR CYREG_PRT2_DR
#define Cap1_2__INP_DIS CYREG_PRT2_INP_DIS
#define Cap1_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Cap1_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cap1_2__LCD_EN CYREG_PRT2_LCD_EN
#define Cap1_2__MASK 0x10u
#define Cap1_2__PORT 2u
#define Cap1_2__PRT CYREG_PRT2_PRT
#define Cap1_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cap1_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cap1_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cap1_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cap1_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cap1_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cap1_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cap1_2__PS CYREG_PRT2_PS
#define Cap1_2__SHIFT 4u
#define Cap1_2__SLW CYREG_PRT2_SLW

/* Cap1_3 */
#define Cap1_3__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Cap1_3__0__MASK 0x20u
#define Cap1_3__0__PC CYREG_PRT2_PC5
#define Cap1_3__0__PORT 2u
#define Cap1_3__0__SHIFT 5u
#define Cap1_3__AG CYREG_PRT2_AG
#define Cap1_3__AMUX CYREG_PRT2_AMUX
#define Cap1_3__BIE CYREG_PRT2_BIE
#define Cap1_3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cap1_3__BYP CYREG_PRT2_BYP
#define Cap1_3__CTL CYREG_PRT2_CTL
#define Cap1_3__DM0 CYREG_PRT2_DM0
#define Cap1_3__DM1 CYREG_PRT2_DM1
#define Cap1_3__DM2 CYREG_PRT2_DM2
#define Cap1_3__DR CYREG_PRT2_DR
#define Cap1_3__INP_DIS CYREG_PRT2_INP_DIS
#define Cap1_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Cap1_3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cap1_3__LCD_EN CYREG_PRT2_LCD_EN
#define Cap1_3__MASK 0x20u
#define Cap1_3__PORT 2u
#define Cap1_3__PRT CYREG_PRT2_PRT
#define Cap1_3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cap1_3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cap1_3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cap1_3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cap1_3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cap1_3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cap1_3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cap1_3__PS CYREG_PRT2_PS
#define Cap1_3__SHIFT 5u
#define Cap1_3__SLW CYREG_PRT2_SLW

/* Cap1_4 */
#define Cap1_4__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Cap1_4__0__MASK 0x40u
#define Cap1_4__0__PC CYREG_PRT2_PC6
#define Cap1_4__0__PORT 2u
#define Cap1_4__0__SHIFT 6u
#define Cap1_4__AG CYREG_PRT2_AG
#define Cap1_4__AMUX CYREG_PRT2_AMUX
#define Cap1_4__BIE CYREG_PRT2_BIE
#define Cap1_4__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cap1_4__BYP CYREG_PRT2_BYP
#define Cap1_4__CTL CYREG_PRT2_CTL
#define Cap1_4__DM0 CYREG_PRT2_DM0
#define Cap1_4__DM1 CYREG_PRT2_DM1
#define Cap1_4__DM2 CYREG_PRT2_DM2
#define Cap1_4__DR CYREG_PRT2_DR
#define Cap1_4__INP_DIS CYREG_PRT2_INP_DIS
#define Cap1_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Cap1_4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cap1_4__LCD_EN CYREG_PRT2_LCD_EN
#define Cap1_4__MASK 0x40u
#define Cap1_4__PORT 2u
#define Cap1_4__PRT CYREG_PRT2_PRT
#define Cap1_4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cap1_4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cap1_4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cap1_4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cap1_4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cap1_4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cap1_4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cap1_4__PS CYREG_PRT2_PS
#define Cap1_4__SHIFT 6u
#define Cap1_4__SLW CYREG_PRT2_SLW

/* Cap1_5 */
#define Cap1_5__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Cap1_5__0__MASK 0x01u
#define Cap1_5__0__PC CYREG_IO_PC_PRT15_PC0
#define Cap1_5__0__PORT 15u
#define Cap1_5__0__SHIFT 0u
#define Cap1_5__AG CYREG_PRT15_AG
#define Cap1_5__AMUX CYREG_PRT15_AMUX
#define Cap1_5__BIE CYREG_PRT15_BIE
#define Cap1_5__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cap1_5__BYP CYREG_PRT15_BYP
#define Cap1_5__CTL CYREG_PRT15_CTL
#define Cap1_5__DM0 CYREG_PRT15_DM0
#define Cap1_5__DM1 CYREG_PRT15_DM1
#define Cap1_5__DM2 CYREG_PRT15_DM2
#define Cap1_5__DR CYREG_PRT15_DR
#define Cap1_5__INP_DIS CYREG_PRT15_INP_DIS
#define Cap1_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Cap1_5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cap1_5__LCD_EN CYREG_PRT15_LCD_EN
#define Cap1_5__MASK 0x01u
#define Cap1_5__PORT 15u
#define Cap1_5__PRT CYREG_PRT15_PRT
#define Cap1_5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cap1_5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cap1_5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cap1_5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cap1_5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cap1_5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cap1_5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cap1_5__PS CYREG_PRT15_PS
#define Cap1_5__SHIFT 0u
#define Cap1_5__SLW CYREG_PRT15_SLW

/* Cap1_6 */
#define Cap1_6__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Cap1_6__0__MASK 0x02u
#define Cap1_6__0__PC CYREG_IO_PC_PRT15_PC1
#define Cap1_6__0__PORT 15u
#define Cap1_6__0__SHIFT 1u
#define Cap1_6__AG CYREG_PRT15_AG
#define Cap1_6__AMUX CYREG_PRT15_AMUX
#define Cap1_6__BIE CYREG_PRT15_BIE
#define Cap1_6__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cap1_6__BYP CYREG_PRT15_BYP
#define Cap1_6__CTL CYREG_PRT15_CTL
#define Cap1_6__DM0 CYREG_PRT15_DM0
#define Cap1_6__DM1 CYREG_PRT15_DM1
#define Cap1_6__DM2 CYREG_PRT15_DM2
#define Cap1_6__DR CYREG_PRT15_DR
#define Cap1_6__INP_DIS CYREG_PRT15_INP_DIS
#define Cap1_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Cap1_6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cap1_6__LCD_EN CYREG_PRT15_LCD_EN
#define Cap1_6__MASK 0x02u
#define Cap1_6__PORT 15u
#define Cap1_6__PRT CYREG_PRT15_PRT
#define Cap1_6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cap1_6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cap1_6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cap1_6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cap1_6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cap1_6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cap1_6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cap1_6__PS CYREG_PRT15_PS
#define Cap1_6__SHIFT 1u
#define Cap1_6__SLW CYREG_PRT15_SLW

/* Cap1_7 */
#define Cap1_7__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Cap1_7__0__MASK 0x04u
#define Cap1_7__0__PC CYREG_IO_PC_PRT15_PC2
#define Cap1_7__0__PORT 15u
#define Cap1_7__0__SHIFT 2u
#define Cap1_7__AG CYREG_PRT15_AG
#define Cap1_7__AMUX CYREG_PRT15_AMUX
#define Cap1_7__BIE CYREG_PRT15_BIE
#define Cap1_7__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cap1_7__BYP CYREG_PRT15_BYP
#define Cap1_7__CTL CYREG_PRT15_CTL
#define Cap1_7__DM0 CYREG_PRT15_DM0
#define Cap1_7__DM1 CYREG_PRT15_DM1
#define Cap1_7__DM2 CYREG_PRT15_DM2
#define Cap1_7__DR CYREG_PRT15_DR
#define Cap1_7__INP_DIS CYREG_PRT15_INP_DIS
#define Cap1_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Cap1_7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cap1_7__LCD_EN CYREG_PRT15_LCD_EN
#define Cap1_7__MASK 0x04u
#define Cap1_7__PORT 15u
#define Cap1_7__PRT CYREG_PRT15_PRT
#define Cap1_7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cap1_7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cap1_7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cap1_7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cap1_7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cap1_7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cap1_7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cap1_7__PS CYREG_PRT15_PS
#define Cap1_7__SHIFT 2u
#define Cap1_7__SLW CYREG_PRT15_SLW

/* Cap1_8 */
#define Cap1_8__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Cap1_8__0__MASK 0x08u
#define Cap1_8__0__PC CYREG_IO_PC_PRT15_PC3
#define Cap1_8__0__PORT 15u
#define Cap1_8__0__SHIFT 3u
#define Cap1_8__AG CYREG_PRT15_AG
#define Cap1_8__AMUX CYREG_PRT15_AMUX
#define Cap1_8__BIE CYREG_PRT15_BIE
#define Cap1_8__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cap1_8__BYP CYREG_PRT15_BYP
#define Cap1_8__CTL CYREG_PRT15_CTL
#define Cap1_8__DM0 CYREG_PRT15_DM0
#define Cap1_8__DM1 CYREG_PRT15_DM1
#define Cap1_8__DM2 CYREG_PRT15_DM2
#define Cap1_8__DR CYREG_PRT15_DR
#define Cap1_8__INP_DIS CYREG_PRT15_INP_DIS
#define Cap1_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Cap1_8__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cap1_8__LCD_EN CYREG_PRT15_LCD_EN
#define Cap1_8__MASK 0x08u
#define Cap1_8__PORT 15u
#define Cap1_8__PRT CYREG_PRT15_PRT
#define Cap1_8__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cap1_8__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cap1_8__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cap1_8__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cap1_8__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cap1_8__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cap1_8__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cap1_8__PS CYREG_PRT15_PS
#define Cap1_8__SHIFT 3u
#define Cap1_8__SLW CYREG_PRT15_SLW

/* Cap2_1 */
#define Cap2_1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Cap2_1__0__MASK 0x04u
#define Cap2_1__0__PC CYREG_PRT1_PC2
#define Cap2_1__0__PORT 1u
#define Cap2_1__0__SHIFT 2u
#define Cap2_1__AG CYREG_PRT1_AG
#define Cap2_1__AMUX CYREG_PRT1_AMUX
#define Cap2_1__BIE CYREG_PRT1_BIE
#define Cap2_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cap2_1__BYP CYREG_PRT1_BYP
#define Cap2_1__CTL CYREG_PRT1_CTL
#define Cap2_1__DM0 CYREG_PRT1_DM0
#define Cap2_1__DM1 CYREG_PRT1_DM1
#define Cap2_1__DM2 CYREG_PRT1_DM2
#define Cap2_1__DR CYREG_PRT1_DR
#define Cap2_1__INP_DIS CYREG_PRT1_INP_DIS
#define Cap2_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Cap2_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cap2_1__LCD_EN CYREG_PRT1_LCD_EN
#define Cap2_1__MASK 0x04u
#define Cap2_1__PORT 1u
#define Cap2_1__PRT CYREG_PRT1_PRT
#define Cap2_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cap2_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cap2_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cap2_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cap2_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cap2_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cap2_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cap2_1__PS CYREG_PRT1_PS
#define Cap2_1__SHIFT 2u
#define Cap2_1__SLW CYREG_PRT1_SLW

/* Cap2_2 */
#define Cap2_2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Cap2_2__0__MASK 0x10u
#define Cap2_2__0__PC CYREG_PRT1_PC4
#define Cap2_2__0__PORT 1u
#define Cap2_2__0__SHIFT 4u
#define Cap2_2__AG CYREG_PRT1_AG
#define Cap2_2__AMUX CYREG_PRT1_AMUX
#define Cap2_2__BIE CYREG_PRT1_BIE
#define Cap2_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cap2_2__BYP CYREG_PRT1_BYP
#define Cap2_2__CTL CYREG_PRT1_CTL
#define Cap2_2__DM0 CYREG_PRT1_DM0
#define Cap2_2__DM1 CYREG_PRT1_DM1
#define Cap2_2__DM2 CYREG_PRT1_DM2
#define Cap2_2__DR CYREG_PRT1_DR
#define Cap2_2__INP_DIS CYREG_PRT1_INP_DIS
#define Cap2_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Cap2_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cap2_2__LCD_EN CYREG_PRT1_LCD_EN
#define Cap2_2__MASK 0x10u
#define Cap2_2__PORT 1u
#define Cap2_2__PRT CYREG_PRT1_PRT
#define Cap2_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cap2_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cap2_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cap2_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cap2_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cap2_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cap2_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cap2_2__PS CYREG_PRT1_PS
#define Cap2_2__SHIFT 4u
#define Cap2_2__SLW CYREG_PRT1_SLW

/* Cap2_3 */
#define Cap2_3__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Cap2_3__0__MASK 0x20u
#define Cap2_3__0__PC CYREG_PRT1_PC5
#define Cap2_3__0__PORT 1u
#define Cap2_3__0__SHIFT 5u
#define Cap2_3__AG CYREG_PRT1_AG
#define Cap2_3__AMUX CYREG_PRT1_AMUX
#define Cap2_3__BIE CYREG_PRT1_BIE
#define Cap2_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cap2_3__BYP CYREG_PRT1_BYP
#define Cap2_3__CTL CYREG_PRT1_CTL
#define Cap2_3__DM0 CYREG_PRT1_DM0
#define Cap2_3__DM1 CYREG_PRT1_DM1
#define Cap2_3__DM2 CYREG_PRT1_DM2
#define Cap2_3__DR CYREG_PRT1_DR
#define Cap2_3__INP_DIS CYREG_PRT1_INP_DIS
#define Cap2_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Cap2_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cap2_3__LCD_EN CYREG_PRT1_LCD_EN
#define Cap2_3__MASK 0x20u
#define Cap2_3__PORT 1u
#define Cap2_3__PRT CYREG_PRT1_PRT
#define Cap2_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cap2_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cap2_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cap2_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cap2_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cap2_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cap2_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cap2_3__PS CYREG_PRT1_PS
#define Cap2_3__SHIFT 5u
#define Cap2_3__SLW CYREG_PRT1_SLW

/* Cap2_4 */
#define Cap2_4__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Cap2_4__0__MASK 0x40u
#define Cap2_4__0__PC CYREG_PRT1_PC6
#define Cap2_4__0__PORT 1u
#define Cap2_4__0__SHIFT 6u
#define Cap2_4__AG CYREG_PRT1_AG
#define Cap2_4__AMUX CYREG_PRT1_AMUX
#define Cap2_4__BIE CYREG_PRT1_BIE
#define Cap2_4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cap2_4__BYP CYREG_PRT1_BYP
#define Cap2_4__CTL CYREG_PRT1_CTL
#define Cap2_4__DM0 CYREG_PRT1_DM0
#define Cap2_4__DM1 CYREG_PRT1_DM1
#define Cap2_4__DM2 CYREG_PRT1_DM2
#define Cap2_4__DR CYREG_PRT1_DR
#define Cap2_4__INP_DIS CYREG_PRT1_INP_DIS
#define Cap2_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Cap2_4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cap2_4__LCD_EN CYREG_PRT1_LCD_EN
#define Cap2_4__MASK 0x40u
#define Cap2_4__PORT 1u
#define Cap2_4__PRT CYREG_PRT1_PRT
#define Cap2_4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cap2_4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cap2_4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cap2_4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cap2_4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cap2_4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cap2_4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cap2_4__PS CYREG_PRT1_PS
#define Cap2_4__SHIFT 6u
#define Cap2_4__SLW CYREG_PRT1_SLW

/* Men_IN */
#define Men_IN__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Men_IN__0__MASK 0x08u
#define Men_IN__0__PC CYREG_PRT12_PC3
#define Men_IN__0__PORT 12u
#define Men_IN__0__SHIFT 3u
#define Men_IN__AG CYREG_PRT12_AG
#define Men_IN__BIE CYREG_PRT12_BIE
#define Men_IN__BIT_MASK CYREG_PRT12_BIT_MASK
#define Men_IN__BYP CYREG_PRT12_BYP
#define Men_IN__DM0 CYREG_PRT12_DM0
#define Men_IN__DM1 CYREG_PRT12_DM1
#define Men_IN__DM2 CYREG_PRT12_DM2
#define Men_IN__DR CYREG_PRT12_DR
#define Men_IN__INP_DIS CYREG_PRT12_INP_DIS
#define Men_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Men_IN__MASK 0x08u
#define Men_IN__PORT 12u
#define Men_IN__PRT CYREG_PRT12_PRT
#define Men_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Men_IN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Men_IN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Men_IN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Men_IN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Men_IN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Men_IN__PS CYREG_PRT12_PS
#define Men_IN__SHIFT 3u
#define Men_IN__SIO_CFG CYREG_PRT12_SIO_CFG
#define Men_IN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Men_IN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Men_IN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Men_IN__SLW CYREG_PRT12_SLW

/* Op_CN3 */
#define Op_CN3_ABuf__CR CYREG_OPAMP1_CR
#define Op_CN3_ABuf__MX CYREG_OPAMP1_MX
#define Op_CN3_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Op_CN3_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Op_CN3_ABuf__PM_ACT_MSK 0x02u
#define Op_CN3_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Op_CN3_ABuf__PM_STBY_MSK 0x02u
#define Op_CN3_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Op_CN3_ABuf__SW CYREG_OPAMP1_SW
#define Op_CN3_ABuf__TR0 CYREG_OPAMP1_TR0
#define Op_CN3_ABuf__TR1 CYREG_OPAMP1_TR1

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x01u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x02u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x02u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x05u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x20u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x20u

/* Out_LL1 */
#define Out_LL1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Out_LL1__0__MASK 0x10u
#define Out_LL1__0__PC CYREG_PRT12_PC4
#define Out_LL1__0__PORT 12u
#define Out_LL1__0__SHIFT 4u
#define Out_LL1__AG CYREG_PRT12_AG
#define Out_LL1__BIE CYREG_PRT12_BIE
#define Out_LL1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_LL1__BYP CYREG_PRT12_BYP
#define Out_LL1__DM0 CYREG_PRT12_DM0
#define Out_LL1__DM1 CYREG_PRT12_DM1
#define Out_LL1__DM2 CYREG_PRT12_DM2
#define Out_LL1__DR CYREG_PRT12_DR
#define Out_LL1__INP_DIS CYREG_PRT12_INP_DIS
#define Out_LL1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Out_LL1__MASK 0x10u
#define Out_LL1__PORT 12u
#define Out_LL1__PRT CYREG_PRT12_PRT
#define Out_LL1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_LL1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_LL1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_LL1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_LL1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_LL1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_LL1__PS CYREG_PRT12_PS
#define Out_LL1__SHIFT 4u
#define Out_LL1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_LL1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_LL1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_LL1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_LL1__SLW CYREG_PRT12_SLW

/* Out_LL2 */
#define Out_LL2__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Out_LL2__0__MASK 0x20u
#define Out_LL2__0__PC CYREG_PRT12_PC5
#define Out_LL2__0__PORT 12u
#define Out_LL2__0__SHIFT 5u
#define Out_LL2__AG CYREG_PRT12_AG
#define Out_LL2__BIE CYREG_PRT12_BIE
#define Out_LL2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_LL2__BYP CYREG_PRT12_BYP
#define Out_LL2__DM0 CYREG_PRT12_DM0
#define Out_LL2__DM1 CYREG_PRT12_DM1
#define Out_LL2__DM2 CYREG_PRT12_DM2
#define Out_LL2__DR CYREG_PRT12_DR
#define Out_LL2__INP_DIS CYREG_PRT12_INP_DIS
#define Out_LL2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Out_LL2__MASK 0x20u
#define Out_LL2__PORT 12u
#define Out_LL2__PRT CYREG_PRT12_PRT
#define Out_LL2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_LL2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_LL2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_LL2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_LL2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_LL2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_LL2__PS CYREG_PRT12_PS
#define Out_LL2__SHIFT 5u
#define Out_LL2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_LL2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_LL2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_LL2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_LL2__SLW CYREG_PRT12_SLW

/* PGA_CH3 */
#define PGA_CH3_SC__BST CYREG_SC1_BST
#define PGA_CH3_SC__CLK CYREG_SC1_CLK
#define PGA_CH3_SC__CMPINV CYREG_SC_CMPINV
#define PGA_CH3_SC__CMPINV_MASK 0x02u
#define PGA_CH3_SC__CPTR CYREG_SC_CPTR
#define PGA_CH3_SC__CPTR_MASK 0x02u
#define PGA_CH3_SC__CR0 CYREG_SC1_CR0
#define PGA_CH3_SC__CR1 CYREG_SC1_CR1
#define PGA_CH3_SC__CR2 CYREG_SC1_CR2
#define PGA_CH3_SC__MSK CYREG_SC_MSK
#define PGA_CH3_SC__MSK_MASK 0x02u
#define PGA_CH3_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_CH3_SC__PM_ACT_MSK 0x02u
#define PGA_CH3_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_CH3_SC__PM_STBY_MSK 0x02u
#define PGA_CH3_SC__SR CYREG_SC_SR
#define PGA_CH3_SC__SR_MASK 0x02u
#define PGA_CH3_SC__SW0 CYREG_SC1_SW0
#define PGA_CH3_SC__SW10 CYREG_SC1_SW10
#define PGA_CH3_SC__SW2 CYREG_SC1_SW2
#define PGA_CH3_SC__SW3 CYREG_SC1_SW3
#define PGA_CH3_SC__SW4 CYREG_SC1_SW4
#define PGA_CH3_SC__SW6 CYREG_SC1_SW6
#define PGA_CH3_SC__SW7 CYREG_SC1_SW7
#define PGA_CH3_SC__SW8 CYREG_SC1_SW8
#define PGA_CH3_SC__WRK1 CYREG_SC_WRK1
#define PGA_CH3_SC__WRK1_MASK 0x02u

/* PGA_HC2 */
#define PGA_HC2_SC__BST CYREG_SC3_BST
#define PGA_HC2_SC__CLK CYREG_SC3_CLK
#define PGA_HC2_SC__CMPINV CYREG_SC_CMPINV
#define PGA_HC2_SC__CMPINV_MASK 0x08u
#define PGA_HC2_SC__CPTR CYREG_SC_CPTR
#define PGA_HC2_SC__CPTR_MASK 0x08u
#define PGA_HC2_SC__CR0 CYREG_SC3_CR0
#define PGA_HC2_SC__CR1 CYREG_SC3_CR1
#define PGA_HC2_SC__CR2 CYREG_SC3_CR2
#define PGA_HC2_SC__MSK CYREG_SC_MSK
#define PGA_HC2_SC__MSK_MASK 0x08u
#define PGA_HC2_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_HC2_SC__PM_ACT_MSK 0x08u
#define PGA_HC2_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_HC2_SC__PM_STBY_MSK 0x08u
#define PGA_HC2_SC__SR CYREG_SC_SR
#define PGA_HC2_SC__SR_MASK 0x08u
#define PGA_HC2_SC__SW0 CYREG_SC3_SW0
#define PGA_HC2_SC__SW10 CYREG_SC3_SW10
#define PGA_HC2_SC__SW2 CYREG_SC3_SW2
#define PGA_HC2_SC__SW3 CYREG_SC3_SW3
#define PGA_HC2_SC__SW4 CYREG_SC3_SW4
#define PGA_HC2_SC__SW6 CYREG_SC3_SW6
#define PGA_HC2_SC__SW7 CYREG_SC3_SW7
#define PGA_HC2_SC__SW8 CYREG_SC3_SW8
#define PGA_HC2_SC__WRK1 CYREG_SC_WRK1
#define PGA_HC2_SC__WRK1_MASK 0x08u

/* Sel_Gen */
#define Sel_Gen_Sync_ctrl_reg__0__MASK 0x01u
#define Sel_Gen_Sync_ctrl_reg__0__POS 0
#define Sel_Gen_Sync_ctrl_reg__1__MASK 0x02u
#define Sel_Gen_Sync_ctrl_reg__1__POS 1
#define Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Sel_Gen_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Sel_Gen_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Sel_Gen_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Sel_Gen_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Sel_Gen_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Sel_Gen_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Sel_Gen_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define Sel_Gen_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Sel_Gen_Sync_ctrl_reg__MASK 0x03u
#define Sel_Gen_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Sel_Gen_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Sel_Gen_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* USB_isr */
#define USB_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_isr__INTC_MASK 0x200000u
#define USB_isr__INTC_NUMBER 21u
#define USB_isr__INTC_PRIOR_NUM 6u
#define USB_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Vout_R1 */
#define Vout_R1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Vout_R1__0__MASK 0x01u
#define Vout_R1__0__PC CYREG_PRT0_PC0
#define Vout_R1__0__PORT 0u
#define Vout_R1__0__SHIFT 0u
#define Vout_R1__AG CYREG_PRT0_AG
#define Vout_R1__AMUX CYREG_PRT0_AMUX
#define Vout_R1__BIE CYREG_PRT0_BIE
#define Vout_R1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vout_R1__BYP CYREG_PRT0_BYP
#define Vout_R1__CTL CYREG_PRT0_CTL
#define Vout_R1__DM0 CYREG_PRT0_DM0
#define Vout_R1__DM1 CYREG_PRT0_DM1
#define Vout_R1__DM2 CYREG_PRT0_DM2
#define Vout_R1__DR CYREG_PRT0_DR
#define Vout_R1__INP_DIS CYREG_PRT0_INP_DIS
#define Vout_R1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vout_R1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vout_R1__LCD_EN CYREG_PRT0_LCD_EN
#define Vout_R1__MASK 0x01u
#define Vout_R1__PORT 0u
#define Vout_R1__PRT CYREG_PRT0_PRT
#define Vout_R1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vout_R1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vout_R1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vout_R1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vout_R1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vout_R1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vout_R1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vout_R1__PS CYREG_PRT0_PS
#define Vout_R1__SHIFT 0u
#define Vout_R1__SLW CYREG_PRT0_SLW
#define Vout_R1_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Vout_R1_1__0__MASK 0x02u
#define Vout_R1_1__0__PC CYREG_PRT0_PC1
#define Vout_R1_1__0__PORT 0u
#define Vout_R1_1__0__SHIFT 1u
#define Vout_R1_1__AG CYREG_PRT0_AG
#define Vout_R1_1__AMUX CYREG_PRT0_AMUX
#define Vout_R1_1__BIE CYREG_PRT0_BIE
#define Vout_R1_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vout_R1_1__BYP CYREG_PRT0_BYP
#define Vout_R1_1__CTL CYREG_PRT0_CTL
#define Vout_R1_1__DM0 CYREG_PRT0_DM0
#define Vout_R1_1__DM1 CYREG_PRT0_DM1
#define Vout_R1_1__DM2 CYREG_PRT0_DM2
#define Vout_R1_1__DR CYREG_PRT0_DR
#define Vout_R1_1__INP_DIS CYREG_PRT0_INP_DIS
#define Vout_R1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vout_R1_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vout_R1_1__LCD_EN CYREG_PRT0_LCD_EN
#define Vout_R1_1__MASK 0x02u
#define Vout_R1_1__PORT 0u
#define Vout_R1_1__PRT CYREG_PRT0_PRT
#define Vout_R1_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vout_R1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vout_R1_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vout_R1_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vout_R1_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vout_R1_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vout_R1_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vout_R1_1__PS CYREG_PRT0_PS
#define Vout_R1_1__SHIFT 1u
#define Vout_R1_1__SLW CYREG_PRT0_SLW

/* Channel1 */
#define Channel1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Channel1__0__MASK 0x01u
#define Channel1__0__PC CYREG_PRT3_PC0
#define Channel1__0__PORT 3u
#define Channel1__0__SHIFT 0u
#define Channel1__AG CYREG_PRT3_AG
#define Channel1__AMUX CYREG_PRT3_AMUX
#define Channel1__BIE CYREG_PRT3_BIE
#define Channel1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Channel1__BYP CYREG_PRT3_BYP
#define Channel1__CTL CYREG_PRT3_CTL
#define Channel1__DM0 CYREG_PRT3_DM0
#define Channel1__DM1 CYREG_PRT3_DM1
#define Channel1__DM2 CYREG_PRT3_DM2
#define Channel1__DR CYREG_PRT3_DR
#define Channel1__INP_DIS CYREG_PRT3_INP_DIS
#define Channel1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Channel1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Channel1__LCD_EN CYREG_PRT3_LCD_EN
#define Channel1__MASK 0x01u
#define Channel1__PORT 3u
#define Channel1__PRT CYREG_PRT3_PRT
#define Channel1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Channel1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Channel1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Channel1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Channel1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Channel1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Channel1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Channel1__PS CYREG_PRT3_PS
#define Channel1__SHIFT 0u
#define Channel1__SLW CYREG_PRT3_SLW

/* Channel2 */
#define Channel2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Channel2__0__MASK 0x02u
#define Channel2__0__PC CYREG_PRT3_PC1
#define Channel2__0__PORT 3u
#define Channel2__0__SHIFT 1u
#define Channel2__AG CYREG_PRT3_AG
#define Channel2__AMUX CYREG_PRT3_AMUX
#define Channel2__BIE CYREG_PRT3_BIE
#define Channel2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Channel2__BYP CYREG_PRT3_BYP
#define Channel2__CTL CYREG_PRT3_CTL
#define Channel2__DM0 CYREG_PRT3_DM0
#define Channel2__DM1 CYREG_PRT3_DM1
#define Channel2__DM2 CYREG_PRT3_DM2
#define Channel2__DR CYREG_PRT3_DR
#define Channel2__INP_DIS CYREG_PRT3_INP_DIS
#define Channel2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Channel2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Channel2__LCD_EN CYREG_PRT3_LCD_EN
#define Channel2__MASK 0x02u
#define Channel2__PORT 3u
#define Channel2__PRT CYREG_PRT3_PRT
#define Channel2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Channel2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Channel2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Channel2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Channel2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Channel2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Channel2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Channel2__PS CYREG_PRT3_PS
#define Channel2__SHIFT 1u
#define Channel2__SLW CYREG_PRT3_SLW

/* Channel3 */
#define Channel3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Channel3__0__MASK 0x08u
#define Channel3__0__PC CYREG_PRT3_PC3
#define Channel3__0__PORT 3u
#define Channel3__0__SHIFT 3u
#define Channel3__AG CYREG_PRT3_AG
#define Channel3__AMUX CYREG_PRT3_AMUX
#define Channel3__BIE CYREG_PRT3_BIE
#define Channel3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Channel3__BYP CYREG_PRT3_BYP
#define Channel3__CTL CYREG_PRT3_CTL
#define Channel3__DM0 CYREG_PRT3_DM0
#define Channel3__DM1 CYREG_PRT3_DM1
#define Channel3__DM2 CYREG_PRT3_DM2
#define Channel3__DR CYREG_PRT3_DR
#define Channel3__INP_DIS CYREG_PRT3_INP_DIS
#define Channel3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Channel3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Channel3__LCD_EN CYREG_PRT3_LCD_EN
#define Channel3__MASK 0x08u
#define Channel3__PORT 3u
#define Channel3__PRT CYREG_PRT3_PRT
#define Channel3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Channel3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Channel3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Channel3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Channel3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Channel3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Channel3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Channel3__PS CYREG_PRT3_PS
#define Channel3__SHIFT 3u
#define Channel3__SLW CYREG_PRT3_SLW

/* Count7_1 */
#define Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Count7_1_Counter7__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Count7_1_Counter7__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Count7_1_Counter7__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Count7_1_Counter7__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Count7_1_Counter7__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Count7_1_Counter7__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Count7_1_Counter7__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Count7_1_Counter7__CONTROL_REG CYREG_B0_UDB04_CTL
#define Count7_1_Counter7__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Count7_1_Counter7__COUNT_REG CYREG_B0_UDB04_CTL
#define Count7_1_Counter7__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Count7_1_Counter7__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Count7_1_Counter7__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Count7_1_Counter7__PERIOD_REG CYREG_B0_UDB04_MSK

/* PowerOFF */
#define PowerOFF__0__INTTYPE CYREG_PICU12_INTTYPE7
#define PowerOFF__0__MASK 0x80u
#define PowerOFF__0__PC CYREG_PRT12_PC7
#define PowerOFF__0__PORT 12u
#define PowerOFF__0__SHIFT 7u
#define PowerOFF__AG CYREG_PRT12_AG
#define PowerOFF__BIE CYREG_PRT12_BIE
#define PowerOFF__BIT_MASK CYREG_PRT12_BIT_MASK
#define PowerOFF__BYP CYREG_PRT12_BYP
#define PowerOFF__DM0 CYREG_PRT12_DM0
#define PowerOFF__DM1 CYREG_PRT12_DM1
#define PowerOFF__DM2 CYREG_PRT12_DM2
#define PowerOFF__DR CYREG_PRT12_DR
#define PowerOFF__INP_DIS CYREG_PRT12_INP_DIS
#define PowerOFF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PowerOFF__MASK 0x80u
#define PowerOFF__PORT 12u
#define PowerOFF__PRT CYREG_PRT12_PRT
#define PowerOFF__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PowerOFF__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PowerOFF__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PowerOFF__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PowerOFF__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PowerOFF__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PowerOFF__PS CYREG_PRT12_PS
#define PowerOFF__SHIFT 7u
#define PowerOFF__SIO_CFG CYREG_PRT12_SIO_CFG
#define PowerOFF__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PowerOFF__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PowerOFF__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PowerOFF__SLW CYREG_PRT12_SLW

/* Vout_Ch3 */
#define Vout_Ch3__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Vout_Ch3__0__MASK 0x40u
#define Vout_Ch3__0__PC CYREG_PRT3_PC6
#define Vout_Ch3__0__PORT 3u
#define Vout_Ch3__0__SHIFT 6u
#define Vout_Ch3__AG CYREG_PRT3_AG
#define Vout_Ch3__AMUX CYREG_PRT3_AMUX
#define Vout_Ch3__BIE CYREG_PRT3_BIE
#define Vout_Ch3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vout_Ch3__BYP CYREG_PRT3_BYP
#define Vout_Ch3__CTL CYREG_PRT3_CTL
#define Vout_Ch3__DM0 CYREG_PRT3_DM0
#define Vout_Ch3__DM1 CYREG_PRT3_DM1
#define Vout_Ch3__DM2 CYREG_PRT3_DM2
#define Vout_Ch3__DR CYREG_PRT3_DR
#define Vout_Ch3__INP_DIS CYREG_PRT3_INP_DIS
#define Vout_Ch3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vout_Ch3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vout_Ch3__LCD_EN CYREG_PRT3_LCD_EN
#define Vout_Ch3__MASK 0x40u
#define Vout_Ch3__PORT 3u
#define Vout_Ch3__PRT CYREG_PRT3_PRT
#define Vout_Ch3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vout_Ch3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vout_Ch3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vout_Ch3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vout_Ch3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vout_Ch3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vout_Ch3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vout_Ch3__PS CYREG_PRT3_PS
#define Vout_Ch3__SHIFT 6u
#define Vout_Ch3__SLW CYREG_PRT3_SLW

/* ADC_SAR_1 */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* ButtonSW1 */
#define ButtonSW1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define ButtonSW1__0__MASK 0x80u
#define ButtonSW1__0__PC CYREG_PRT1_PC7
#define ButtonSW1__0__PORT 1u
#define ButtonSW1__0__SHIFT 7u
#define ButtonSW1__AG CYREG_PRT1_AG
#define ButtonSW1__AMUX CYREG_PRT1_AMUX
#define ButtonSW1__BIE CYREG_PRT1_BIE
#define ButtonSW1__BIT_MASK CYREG_PRT1_BIT_MASK
#define ButtonSW1__BYP CYREG_PRT1_BYP
#define ButtonSW1__CTL CYREG_PRT1_CTL
#define ButtonSW1__DM0 CYREG_PRT1_DM0
#define ButtonSW1__DM1 CYREG_PRT1_DM1
#define ButtonSW1__DM2 CYREG_PRT1_DM2
#define ButtonSW1__DR CYREG_PRT1_DR
#define ButtonSW1__INP_DIS CYREG_PRT1_INP_DIS
#define ButtonSW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ButtonSW1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ButtonSW1__LCD_EN CYREG_PRT1_LCD_EN
#define ButtonSW1__MASK 0x80u
#define ButtonSW1__PORT 1u
#define ButtonSW1__PRT CYREG_PRT1_PRT
#define ButtonSW1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ButtonSW1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ButtonSW1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ButtonSW1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ButtonSW1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ButtonSW1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ButtonSW1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ButtonSW1__PS CYREG_PRT1_PS
#define ButtonSW1__SHIFT 7u
#define ButtonSW1__SLW CYREG_PRT1_SLW

/* GEN_OUT_P */
#define GEN_OUT_P__0__INTTYPE CYREG_PICU3_INTTYPE5
#define GEN_OUT_P__0__MASK 0x20u
#define GEN_OUT_P__0__PC CYREG_PRT3_PC5
#define GEN_OUT_P__0__PORT 3u
#define GEN_OUT_P__0__SHIFT 5u
#define GEN_OUT_P__AG CYREG_PRT3_AG
#define GEN_OUT_P__AMUX CYREG_PRT3_AMUX
#define GEN_OUT_P__BIE CYREG_PRT3_BIE
#define GEN_OUT_P__BIT_MASK CYREG_PRT3_BIT_MASK
#define GEN_OUT_P__BYP CYREG_PRT3_BYP
#define GEN_OUT_P__CTL CYREG_PRT3_CTL
#define GEN_OUT_P__DM0 CYREG_PRT3_DM0
#define GEN_OUT_P__DM1 CYREG_PRT3_DM1
#define GEN_OUT_P__DM2 CYREG_PRT3_DM2
#define GEN_OUT_P__DR CYREG_PRT3_DR
#define GEN_OUT_P__INP_DIS CYREG_PRT3_INP_DIS
#define GEN_OUT_P__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define GEN_OUT_P__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define GEN_OUT_P__LCD_EN CYREG_PRT3_LCD_EN
#define GEN_OUT_P__MASK 0x20u
#define GEN_OUT_P__PORT 3u
#define GEN_OUT_P__PRT CYREG_PRT3_PRT
#define GEN_OUT_P__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define GEN_OUT_P__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define GEN_OUT_P__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define GEN_OUT_P__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define GEN_OUT_P__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define GEN_OUT_P__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define GEN_OUT_P__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define GEN_OUT_P__PS CYREG_PRT3_PS
#define GEN_OUT_P__SHIFT 5u
#define GEN_OUT_P__SLW CYREG_PRT3_SLW

/* RST_OUT_P */
#define RST_OUT_P__0__INTTYPE CYREG_PICU3_INTTYPE7
#define RST_OUT_P__0__MASK 0x80u
#define RST_OUT_P__0__PC CYREG_PRT3_PC7
#define RST_OUT_P__0__PORT 3u
#define RST_OUT_P__0__SHIFT 7u
#define RST_OUT_P__AG CYREG_PRT3_AG
#define RST_OUT_P__AMUX CYREG_PRT3_AMUX
#define RST_OUT_P__BIE CYREG_PRT3_BIE
#define RST_OUT_P__BIT_MASK CYREG_PRT3_BIT_MASK
#define RST_OUT_P__BYP CYREG_PRT3_BYP
#define RST_OUT_P__CTL CYREG_PRT3_CTL
#define RST_OUT_P__DM0 CYREG_PRT3_DM0
#define RST_OUT_P__DM1 CYREG_PRT3_DM1
#define RST_OUT_P__DM2 CYREG_PRT3_DM2
#define RST_OUT_P__DR CYREG_PRT3_DR
#define RST_OUT_P__INP_DIS CYREG_PRT3_INP_DIS
#define RST_OUT_P__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RST_OUT_P__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RST_OUT_P__LCD_EN CYREG_PRT3_LCD_EN
#define RST_OUT_P__MASK 0x80u
#define RST_OUT_P__PORT 3u
#define RST_OUT_P__PRT CYREG_PRT3_PRT
#define RST_OUT_P__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RST_OUT_P__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RST_OUT_P__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RST_OUT_P__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RST_OUT_P__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RST_OUT_P__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RST_OUT_P__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RST_OUT_P__PS CYREG_PRT3_PS
#define RST_OUT_P__SHIFT 7u
#define RST_OUT_P__SLW CYREG_PRT3_SLW

/* USBUART_1 */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 6u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x02u
#define USBUART_1_ep_1__INTC_NUMBER 1u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x04u
#define USBUART_1_ep_2__INTC_NUMBER 2u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x08u
#define USBUART_1_ep_3__INTC_NUMBER 3u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_4__INTC_MASK 0x10u
#define USBUART_1_ep_4__INTC_NUMBER 4u
#define USBUART_1_ep_4__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_4__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x20u
#define USBUART_1_sof_int__INTC_NUMBER 5u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Keybord_IN */
#define Keybord_IN_sts_sts_reg__0__MASK 0x01u
#define Keybord_IN_sts_sts_reg__0__POS 0
#define Keybord_IN_sts_sts_reg__1__MASK 0x02u
#define Keybord_IN_sts_sts_reg__1__POS 1
#define Keybord_IN_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Keybord_IN_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Keybord_IN_sts_sts_reg__2__MASK 0x04u
#define Keybord_IN_sts_sts_reg__2__POS 2
#define Keybord_IN_sts_sts_reg__MASK 0x07u
#define Keybord_IN_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define Keybord_IN_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Keybord_IN_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* ShiftReg_5 */
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_REG CYREG_B0_UDB11_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A1_REG CYREG_B0_UDB11_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_REG CYREG_B0_UDB11_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D1_REG CYREG_B0_UDB11_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_REG CYREG_B0_UDB11_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F1_REG CYREG_B0_UDB11_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_REG CYREG_B0_UDB12_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A1_REG CYREG_B0_UDB12_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_REG CYREG_B0_UDB12_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D1_REG CYREG_B0_UDB12_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_REG CYREG_B0_UDB12_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F1_REG CYREG_B0_UDB12_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_REG CYREG_B0_UDB13_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A1_REG CYREG_B0_UDB13_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_REG CYREG_B0_UDB13_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D1_REG CYREG_B0_UDB13_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_REG CYREG_B0_UDB13_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F1_REG CYREG_B0_UDB13_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ShiftReg_5_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_5_bSR_StsReg__0__POS 0
#define ShiftReg_5_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ShiftReg_5_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define ShiftReg_5_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_5_bSR_StsReg__3__POS 3
#define ShiftReg_5_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_5_bSR_StsReg__4__POS 4
#define ShiftReg_5_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_5_bSR_StsReg__5__POS 5
#define ShiftReg_5_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_5_bSR_StsReg__6__POS 6
#define ShiftReg_5_bSR_StsReg__MASK 0x79u
#define ShiftReg_5_bSR_StsReg__MASK_REG CYREG_B0_UDB13_MSK
#define ShiftReg_5_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ShiftReg_5_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ShiftReg_5_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ShiftReg_5_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define ShiftReg_5_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define ShiftReg_5_bSR_StsReg__STATUS_REG CYREG_B0_UDB13_ST
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB12_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB12_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB12_MSK

/* ShiftReg_6 */
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_REG CYREG_B0_UDB07_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A1_REG CYREG_B0_UDB07_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_REG CYREG_B0_UDB07_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D1_REG CYREG_B0_UDB07_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_REG CYREG_B0_UDB07_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F1_REG CYREG_B0_UDB07_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_REG CYREG_B0_UDB08_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A1_REG CYREG_B0_UDB08_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_REG CYREG_B0_UDB08_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D1_REG CYREG_B0_UDB08_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_REG CYREG_B0_UDB08_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F1_REG CYREG_B0_UDB08_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_REG CYREG_B0_UDB09_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A1_REG CYREG_B0_UDB09_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_REG CYREG_B0_UDB09_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D1_REG CYREG_B0_UDB09_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_REG CYREG_B0_UDB09_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F1_REG CYREG_B0_UDB09_F1
#define ShiftReg_6_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_6_bSR_StsReg__0__POS 0
#define ShiftReg_6_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ShiftReg_6_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define ShiftReg_6_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_6_bSR_StsReg__3__POS 3
#define ShiftReg_6_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_6_bSR_StsReg__4__POS 4
#define ShiftReg_6_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_6_bSR_StsReg__5__POS 5
#define ShiftReg_6_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_6_bSR_StsReg__6__POS 6
#define ShiftReg_6_bSR_StsReg__MASK 0x79u
#define ShiftReg_6_bSR_StsReg__MASK_REG CYREG_B0_UDB09_MSK
#define ShiftReg_6_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ShiftReg_6_bSR_StsReg__STATUS_REG CYREG_B0_UDB09_ST
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK

/* ShiftReg_7 */
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_REG CYREG_B1_UDB04_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A1_REG CYREG_B1_UDB04_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_REG CYREG_B1_UDB04_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D1_REG CYREG_B1_UDB04_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_REG CYREG_B1_UDB04_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F1_REG CYREG_B1_UDB04_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_REG CYREG_B1_UDB05_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A1_REG CYREG_B1_UDB05_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_REG CYREG_B1_UDB05_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D1_REG CYREG_B1_UDB05_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_REG CYREG_B1_UDB05_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F1_REG CYREG_B1_UDB05_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_REG CYREG_B1_UDB06_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A1_REG CYREG_B1_UDB06_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_REG CYREG_B1_UDB06_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D1_REG CYREG_B1_UDB06_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_REG CYREG_B1_UDB06_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F1_REG CYREG_B1_UDB06_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define ShiftReg_7_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_7_bSR_StsReg__0__POS 0
#define ShiftReg_7_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define ShiftReg_7_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define ShiftReg_7_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_7_bSR_StsReg__3__POS 3
#define ShiftReg_7_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_7_bSR_StsReg__4__POS 4
#define ShiftReg_7_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_7_bSR_StsReg__5__POS 5
#define ShiftReg_7_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_7_bSR_StsReg__6__POS 6
#define ShiftReg_7_bSR_StsReg__MASK 0x79u
#define ShiftReg_7_bSR_StsReg__MASK_REG CYREG_B1_UDB06_MSK
#define ShiftReg_7_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define ShiftReg_7_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define ShiftReg_7_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define ShiftReg_7_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define ShiftReg_7_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define ShiftReg_7_bSR_StsReg__STATUS_REG CYREG_B1_UDB06_ST
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB04_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB04_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB04_MSK

/* ShiftReg_8 */
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_REG CYREG_B0_UDB04_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A1_REG CYREG_B0_UDB04_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_REG CYREG_B0_UDB04_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D1_REG CYREG_B0_UDB04_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_REG CYREG_B0_UDB04_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F1_REG CYREG_B0_UDB04_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_REG CYREG_B0_UDB05_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A1_REG CYREG_B0_UDB05_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_REG CYREG_B0_UDB05_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D1_REG CYREG_B0_UDB05_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_REG CYREG_B0_UDB05_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F1_REG CYREG_B0_UDB05_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_REG CYREG_B0_UDB06_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A1_REG CYREG_B0_UDB06_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_REG CYREG_B0_UDB06_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D1_REG CYREG_B0_UDB06_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_REG CYREG_B0_UDB06_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F1_REG CYREG_B0_UDB06_F1
#define ShiftReg_8_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_8_bSR_StsReg__0__POS 0
#define ShiftReg_8_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ShiftReg_8_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define ShiftReg_8_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_8_bSR_StsReg__3__POS 3
#define ShiftReg_8_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_8_bSR_StsReg__4__POS 4
#define ShiftReg_8_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_8_bSR_StsReg__5__POS 5
#define ShiftReg_8_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_8_bSR_StsReg__6__POS 6
#define ShiftReg_8_bSR_StsReg__MASK 0x79u
#define ShiftReg_8_bSR_StsReg__MASK_REG CYREG_B0_UDB06_MSK
#define ShiftReg_8_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ShiftReg_8_bSR_StsReg__STATUS_REG CYREG_B0_UDB06_ST
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB05_MSK

/* pmon_clock */
#define pmon_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define pmon_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define pmon_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define pmon_clock__CFG2_SRC_SEL_MASK 0x07u
#define pmon_clock__INDEX 0x04u
#define pmon_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define pmon_clock__PM_ACT_MSK 0x10u
#define pmon_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define pmon_clock__PM_STBY_MSK 0x10u

/* EN_Channel1 */
#define EN_Channel1_Sync_ctrl_reg__0__MASK 0x01u
#define EN_Channel1_Sync_ctrl_reg__0__POS 0
#define EN_Channel1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define EN_Channel1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define EN_Channel1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define EN_Channel1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define EN_Channel1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define EN_Channel1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define EN_Channel1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define EN_Channel1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define EN_Channel1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define EN_Channel1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define EN_Channel1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define EN_Channel1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define EN_Channel1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define EN_Channel1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define EN_Channel1_Sync_ctrl_reg__MASK 0x01u
#define EN_Channel1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define EN_Channel1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define EN_Channel1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* EN_Channel2 */
#define EN_Channel2_Sync_ctrl_reg__0__MASK 0x01u
#define EN_Channel2_Sync_ctrl_reg__0__POS 0
#define EN_Channel2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define EN_Channel2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define EN_Channel2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define EN_Channel2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define EN_Channel2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define EN_Channel2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define EN_Channel2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define EN_Channel2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define EN_Channel2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define EN_Channel2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define EN_Channel2_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define EN_Channel2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define EN_Channel2_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define EN_Channel2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define EN_Channel2_Sync_ctrl_reg__MASK 0x01u
#define EN_Channel2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define EN_Channel2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define EN_Channel2_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* EN_Channel3 */
#define EN_Channel3_Sync_ctrl_reg__0__MASK 0x01u
#define EN_Channel3_Sync_ctrl_reg__0__POS 0
#define EN_Channel3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define EN_Channel3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define EN_Channel3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define EN_Channel3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define EN_Channel3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define EN_Channel3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define EN_Channel3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define EN_Channel3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define EN_Channel3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define EN_Channel3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define EN_Channel3_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define EN_Channel3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define EN_Channel3_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define EN_Channel3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define EN_Channel3_Sync_ctrl_reg__MASK 0x01u
#define EN_Channel3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define EN_Channel3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define EN_Channel3_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* Keybord_OUT */
#define Keybord_OUT_Sync_ctrl_reg__0__MASK 0x01u
#define Keybord_OUT_Sync_ctrl_reg__0__POS 0
#define Keybord_OUT_Sync_ctrl_reg__1__MASK 0x02u
#define Keybord_OUT_Sync_ctrl_reg__1__POS 1
#define Keybord_OUT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Keybord_OUT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Keybord_OUT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Keybord_OUT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Keybord_OUT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Keybord_OUT_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Keybord_OUT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Keybord_OUT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Keybord_OUT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Keybord_OUT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Keybord_OUT_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Keybord_OUT_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Keybord_OUT_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Keybord_OUT_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Keybord_OUT_Sync_ctrl_reg__MASK 0x03u
#define Keybord_OUT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Keybord_OUT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Keybord_OUT_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* Opamp_Channel2 */
#define Opamp_Channel2_ABuf__CR CYREG_OPAMP0_CR
#define Opamp_Channel2_ABuf__MX CYREG_OPAMP0_MX
#define Opamp_Channel2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_Channel2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_Channel2_ABuf__PM_ACT_MSK 0x01u
#define Opamp_Channel2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_Channel2_ABuf__PM_STBY_MSK 0x01u
#define Opamp_Channel2_ABuf__RSVD CYREG_OPAMP0_RSVD
#define Opamp_Channel2_ABuf__SW CYREG_OPAMP0_SW
#define Opamp_Channel2_ABuf__TR0 CYREG_OPAMP0_TR0
#define Opamp_Channel2_ABuf__TR1 CYREG_OPAMP0_TR1

/* PowerMonitor_1 */
#define PowerMonitor_1_ADC_DEC__COHER CYREG_DEC_COHER
#define PowerMonitor_1_ADC_DEC__CR CYREG_DEC_CR
#define PowerMonitor_1_ADC_DEC__DR1 CYREG_DEC_DR1
#define PowerMonitor_1_ADC_DEC__DR2 CYREG_DEC_DR2
#define PowerMonitor_1_ADC_DEC__DR2H CYREG_DEC_DR2H
#define PowerMonitor_1_ADC_DEC__GCOR CYREG_DEC_GCOR
#define PowerMonitor_1_ADC_DEC__GCORH CYREG_DEC_GCORH
#define PowerMonitor_1_ADC_DEC__GVAL CYREG_DEC_GVAL
#define PowerMonitor_1_ADC_DEC__OCOR CYREG_DEC_OCOR
#define PowerMonitor_1_ADC_DEC__OCORH CYREG_DEC_OCORH
#define PowerMonitor_1_ADC_DEC__OCORM CYREG_DEC_OCORM
#define PowerMonitor_1_ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define PowerMonitor_1_ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define PowerMonitor_1_ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define PowerMonitor_1_ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define PowerMonitor_1_ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define PowerMonitor_1_ADC_DEC__PM_ACT_MSK 0x01u
#define PowerMonitor_1_ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define PowerMonitor_1_ADC_DEC__PM_STBY_MSK 0x01u
#define PowerMonitor_1_ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define PowerMonitor_1_ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define PowerMonitor_1_ADC_DEC__SR CYREG_DEC_SR
#define PowerMonitor_1_ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define PowerMonitor_1_ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define PowerMonitor_1_ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define PowerMonitor_1_ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define PowerMonitor_1_ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define PowerMonitor_1_ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define PowerMonitor_1_ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define PowerMonitor_1_ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define PowerMonitor_1_ADC_DSM4__BUF0 CYREG_DSM0_BUF0
#define PowerMonitor_1_ADC_DSM4__BUF1 CYREG_DSM0_BUF1
#define PowerMonitor_1_ADC_DSM4__BUF2 CYREG_DSM0_BUF2
#define PowerMonitor_1_ADC_DSM4__BUF3 CYREG_DSM0_BUF3
#define PowerMonitor_1_ADC_DSM4__CLK CYREG_DSM0_CLK
#define PowerMonitor_1_ADC_DSM4__CR0 CYREG_DSM0_CR0
#define PowerMonitor_1_ADC_DSM4__CR1 CYREG_DSM0_CR1
#define PowerMonitor_1_ADC_DSM4__CR10 CYREG_DSM0_CR10
#define PowerMonitor_1_ADC_DSM4__CR11 CYREG_DSM0_CR11
#define PowerMonitor_1_ADC_DSM4__CR12 CYREG_DSM0_CR12
#define PowerMonitor_1_ADC_DSM4__CR13 CYREG_DSM0_CR13
#define PowerMonitor_1_ADC_DSM4__CR14 CYREG_DSM0_CR14
#define PowerMonitor_1_ADC_DSM4__CR15 CYREG_DSM0_CR15
#define PowerMonitor_1_ADC_DSM4__CR16 CYREG_DSM0_CR16
#define PowerMonitor_1_ADC_DSM4__CR17 CYREG_DSM0_CR17
#define PowerMonitor_1_ADC_DSM4__CR2 CYREG_DSM0_CR2
#define PowerMonitor_1_ADC_DSM4__CR3 CYREG_DSM0_CR3
#define PowerMonitor_1_ADC_DSM4__CR4 CYREG_DSM0_CR4
#define PowerMonitor_1_ADC_DSM4__CR5 CYREG_DSM0_CR5
#define PowerMonitor_1_ADC_DSM4__CR6 CYREG_DSM0_CR6
#define PowerMonitor_1_ADC_DSM4__CR7 CYREG_DSM0_CR7
#define PowerMonitor_1_ADC_DSM4__CR8 CYREG_DSM0_CR8
#define PowerMonitor_1_ADC_DSM4__CR9 CYREG_DSM0_CR9
#define PowerMonitor_1_ADC_DSM4__DEM0 CYREG_DSM0_DEM0
#define PowerMonitor_1_ADC_DSM4__DEM1 CYREG_DSM0_DEM1
#define PowerMonitor_1_ADC_DSM4__MISC CYREG_DSM0_MISC
#define PowerMonitor_1_ADC_DSM4__OUT0 CYREG_DSM0_OUT0
#define PowerMonitor_1_ADC_DSM4__OUT1 CYREG_DSM0_OUT1
#define PowerMonitor_1_ADC_DSM4__REF0 CYREG_DSM0_REF0
#define PowerMonitor_1_ADC_DSM4__REF1 CYREG_DSM0_REF1
#define PowerMonitor_1_ADC_DSM4__REF2 CYREG_DSM0_REF2
#define PowerMonitor_1_ADC_DSM4__REF3 CYREG_DSM0_REF3
#define PowerMonitor_1_ADC_DSM4__RSVD1 CYREG_DSM0_RSVD1
#define PowerMonitor_1_ADC_DSM4__SW0 CYREG_DSM0_SW0
#define PowerMonitor_1_ADC_DSM4__SW2 CYREG_DSM0_SW2
#define PowerMonitor_1_ADC_DSM4__SW3 CYREG_DSM0_SW3
#define PowerMonitor_1_ADC_DSM4__SW4 CYREG_DSM0_SW4
#define PowerMonitor_1_ADC_DSM4__SW6 CYREG_DSM0_SW6
#define PowerMonitor_1_ADC_DSM4__TR0 CYREG_NPUMP_DSM_TR0
#define PowerMonitor_1_ADC_DSM4__TST0 CYREG_DSM0_TST0
#define PowerMonitor_1_ADC_DSM4__TST1 CYREG_DSM0_TST1
#define PowerMonitor_1_ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define PowerMonitor_1_ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define PowerMonitor_1_ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define PowerMonitor_1_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define PowerMonitor_1_ADC_Ext_CP_Clk__INDEX 0x03u
#define PowerMonitor_1_ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PowerMonitor_1_ADC_Ext_CP_Clk__PM_ACT_MSK 0x08u
#define PowerMonitor_1_ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PowerMonitor_1_ADC_Ext_CP_Clk__PM_STBY_MSK 0x08u
#define PowerMonitor_1_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PowerMonitor_1_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PowerMonitor_1_ADC_IRQ__INTC_MASK 0x20000000u
#define PowerMonitor_1_ADC_IRQ__INTC_NUMBER 29u
#define PowerMonitor_1_ADC_IRQ__INTC_PRIOR_NUM 7u
#define PowerMonitor_1_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define PowerMonitor_1_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PowerMonitor_1_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define PowerMonitor_1_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define PowerMonitor_1_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define PowerMonitor_1_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define PowerMonitor_1_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define PowerMonitor_1_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define PowerMonitor_1_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define PowerMonitor_1_ADC_theACLK__INDEX 0x01u
#define PowerMonitor_1_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define PowerMonitor_1_ADC_theACLK__PM_ACT_MSK 0x02u
#define PowerMonitor_1_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define PowerMonitor_1_ADC_theACLK__PM_STBY_MSK 0x02u
#define PowerMonitor_1_B_PowerMonitor_Sync_PM_1_8_Ctrl1__REMOVED 1u
#define PowerMonitor_1_B_PowerMonitor_SyncCtl_ctrlreg1__REMOVED 1u
#define PowerMonitor_1_PGA_SC__BST CYREG_SC0_BST
#define PowerMonitor_1_PGA_SC__CLK CYREG_SC0_CLK
#define PowerMonitor_1_PGA_SC__CMPINV CYREG_SC_CMPINV
#define PowerMonitor_1_PGA_SC__CMPINV_MASK 0x01u
#define PowerMonitor_1_PGA_SC__CPTR CYREG_SC_CPTR
#define PowerMonitor_1_PGA_SC__CPTR_MASK 0x01u
#define PowerMonitor_1_PGA_SC__CR0 CYREG_SC0_CR0
#define PowerMonitor_1_PGA_SC__CR1 CYREG_SC0_CR1
#define PowerMonitor_1_PGA_SC__CR2 CYREG_SC0_CR2
#define PowerMonitor_1_PGA_SC__MSK CYREG_SC_MSK
#define PowerMonitor_1_PGA_SC__MSK_MASK 0x01u
#define PowerMonitor_1_PGA_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PowerMonitor_1_PGA_SC__PM_ACT_MSK 0x01u
#define PowerMonitor_1_PGA_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PowerMonitor_1_PGA_SC__PM_STBY_MSK 0x01u
#define PowerMonitor_1_PGA_SC__SR CYREG_SC_SR
#define PowerMonitor_1_PGA_SC__SR_MASK 0x01u
#define PowerMonitor_1_PGA_SC__SW0 CYREG_SC0_SW0
#define PowerMonitor_1_PGA_SC__SW10 CYREG_SC0_SW10
#define PowerMonitor_1_PGA_SC__SW2 CYREG_SC0_SW2
#define PowerMonitor_1_PGA_SC__SW3 CYREG_SC0_SW3
#define PowerMonitor_1_PGA_SC__SW4 CYREG_SC0_SW4
#define PowerMonitor_1_PGA_SC__SW6 CYREG_SC0_SW6
#define PowerMonitor_1_PGA_SC__SW7 CYREG_SC0_SW7
#define PowerMonitor_1_PGA_SC__SW8 CYREG_SC0_SW8
#define PowerMonitor_1_PGA_SC__WRK1 CYREG_SC_WRK1
#define PowerMonitor_1_PGA_SC__WRK1_MASK 0x01u

/* Opamp_Channel1_1 */
#define Opamp_Channel1_1_ABuf__CR CYREG_OPAMP2_CR
#define Opamp_Channel1_1_ABuf__MX CYREG_OPAMP2_MX
#define Opamp_Channel1_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_Channel1_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_Channel1_1_ABuf__PM_ACT_MSK 0x04u
#define Opamp_Channel1_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_Channel1_1_ABuf__PM_STBY_MSK 0x04u
#define Opamp_Channel1_1_ABuf__RSVD CYREG_OPAMP2_RSVD
#define Opamp_Channel1_1_ABuf__SW CYREG_OPAMP2_SW
#define Opamp_Channel1_1_ABuf__TR0 CYREG_OPAMP2_TR0
#define Opamp_Channel1_1_ABuf__TR1 CYREG_OPAMP2_TR1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
