ISim log file
Running: /home/ise/vhdl/submit/rcs2plus/tb_control_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/vhdl/submit/rcs2plus/tb_control_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 225 ns: Note: Calling 'finish' (/tb_control/).

** Failure:finish
User(VHDL) Code Called Simulation Stop
In process tb_control.vhd:stim_proc 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 225 ns: Note: Calling 'finish' (/tb_control/).

** Failure:finish
User(VHDL) Code Called Simulation Stop
In process tb_control.vhd:stim_proc 
 
INFO: Simulator is stopped.
# exit 0
