# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_11.srcs/sources_1/new/tlc_fsm.v" \
"../../../../../verilog/248NeededFiles/tlc_fsm_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
