## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Fri Sep  7 14:41:19 2018] Launched synth_1...
Run output will be captured here: /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Fri Sep  7 14:41:19 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ddr_hls_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ddr_hls_test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ddr_hls_test.tcl -notrace
Command: synth_design -top ddr_hls_test -part xczu9eg-ffvb1156-2-i -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7183 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1322.812 ; gain = 89.000 ; free physical = 1273 ; free virtual = 12253
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test.v:12]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
	Parameter C_S_AXI_BUS_A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_A_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_A_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test.v:194]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_addrbkb' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_addrbkb.v:43]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 10240 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_addrbkb_rom' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_addrbkb.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10240 - type: integer 
INFO: [Synth 8-3876] $readmem data file './ddr_hls_test_addrbkb_rom.dat' is read successfully [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_addrbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_addrbkb_rom' (1#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_addrbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_addrbkb' (2#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_addrbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_BUS_A_s_axi' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_BUS_A_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_START_SIGNAL_I_DATA_0 bound to: 6'b010000 
	Parameter ADDR_START_SIGNAL_I_CTRL bound to: 6'b010100 
	Parameter ADDR_START_SIGNAL_O_DATA_0 bound to: 6'b011000 
	Parameter ADDR_START_SIGNAL_O_CTRL bound to: 6'b011100 
	Parameter ADDR_HLS_CHECK_DATA_0 bound to: 6'b100000 
	Parameter ADDR_HLS_CHECK_CTRL bound to: 6'b100100 
	Parameter ADDR_NUM_DATA_0 bound to: 6'b101000 
	Parameter ADDR_NUM_CTRL bound to: 6'b101100 
	Parameter ADDR_SAMASTER_DATA_0 bound to: 6'b110000 
	Parameter ADDR_SAMASTER_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_BUS_A_s_axi.v:232]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_BUS_A_s_axi' (3#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_BUS_A_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 4 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_throttl' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter USER_MAXREQS bound to: 1 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_throttl' (4#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_write' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 2 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_fifo' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_fifo' (5#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_reg_slice' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_reg_slice' (6#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized0' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized0' (6#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_buffer' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_buffer' (7#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized1' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity ddr_hls_test_gmem_m_axi_fifo__parameterized1 does not have driver. [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized1' (7#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized2' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized2' (7#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_write' (8#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_read' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 2 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_buffer__parameterized0' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_buffer__parameterized0' (8#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_reg_slice__parameterized0' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:314]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_reg_slice__parameterized0' (8#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_read' (9#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi' (10#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test' (11#1) [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test.v:12]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design ddr_hls_test_addrbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.438 ; gain = 146.625 ; free physical = 1268 ; free virtual = 12251
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.438 ; gain = 146.625 ; free physical = 1272 ; free virtual = 12255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.438 ; gain = 146.625 ; free physical = 1272 ; free virtual = 12255
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test.xdc]
Finished Parsing XDC File [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2334.492 ; gain = 0.000 ; free physical = 323 ; free virtual = 10877
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2334.492 ; gain = 1100.680 ; free physical = 894 ; free virtual = 11454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2334.492 ; gain = 1100.680 ; free physical = 979 ; free virtual = 11538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2334.492 ; gain = 1100.680 ; free physical = 991 ; free virtual = 11550
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_addrbkb.v:33]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ddr_hls_test_BUS_A_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ddr_hls_test_BUS_A_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr_hls_test_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr_hls_test_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'j_cast_reg_396_reg[31:31]' into 'tmp_10_cast_reg_375_reg[29:29]' [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test.v:979]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_fu_237_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond1_fu_267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_315_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ddr_hls_test_BUS_A_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ddr_hls_test_BUS_A_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddr_hls_test_gmem_m_axi_reg_slice'
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddr_hls_test_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 2334.492 ; gain = 1100.680 ; free physical = 2525 ; free virtual = 13086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 21    
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 63    
+---RAMs : 
	              288 Bit         RAMs := 1     
	              268 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 48    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 69    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ddr_hls_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module ddr_hls_test_addrbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ddr_hls_test_BUS_A_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr_hls_test_gmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               72 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module ddr_hls_test_gmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               67 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              268 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_gmem_m_axi.v:456]
INFO: [Synth 8-5545] ROM "tmp_fu_237_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond1_fu_267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_315_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg was removed.  [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test_addrbkb.v:33]
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_AWREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port m_axi_gmem_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port s_axi_BUS_A_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port s_axi_BUS_A_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port s_axi_BUS_A_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr_hls_test has port s_axi_BUS_A_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARLOCK[0]
INFO: [Synth 8-5583] The signal ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_1_cast2_reg_413_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_10_cast_reg_375_reg[29] )
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[64]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[36]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[36]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[37]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[37]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[38]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[38]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[39]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[39]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[40]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[40]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[41]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[41]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[42]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[42]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[43]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[43]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[44]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[44]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[45]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[45]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[46]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[46]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[47]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[47]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[48]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[48]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[49]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[49]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[50]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[51]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[52]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[52]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[53]'
INFO: [Synth 8-3886] merging instance 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[53]' (FDRE) to 'ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[54]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_BUS_A_s_axi_U/int_start_signal_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_BUS_A_s_axi_U/int_hls_check_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/align_len_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/align_len_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/end_addr_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/end_addr_buf_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/end_addr_buf_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_buf_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_buf_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/sect_addr_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[65]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[64]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[62]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[61]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[60]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[59]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[58]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[57]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[56]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[55]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[54]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[53]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[52]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[51]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[50]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[49]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[48]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[47]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[46]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[45]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[44]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[43]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[42]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[41]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[40]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[39]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[38]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[37]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[36]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[35]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[34]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[28]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[27]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[26]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[25]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[24]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[23]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[22]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[21]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[20]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[19]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[18]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[17]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[16]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[15]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[14]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[13]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[12]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[11]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[10]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[9]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[8]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[7]) is unused and will be removed from module ddr_hls_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 2334.492 ; gain = 1100.680 ; free physical = 2498 ; free virtual = 13078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                    | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------------------+---------------+----------------+
|ddr_hls_test_addrbkb_rom | q0_reg                                        | 16384x24      | Block RAM      | 
|ddr_hls_test             | addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg | 16384x24      | Block RAM      | 
+-------------------------+-----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ddr_hls_test_gmem_m_axi_buffer:                 | mem_reg    | 4 x 72(READ_FIRST)     | W |   | 4 x 72(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      |                 | 
|ddr_hls_test_gmem_m_axi_buffer__parameterized0: | mem_reg    | 4 x 67(READ_FIRST)     | W |   | 4 x 67(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      |                 | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_4_2/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_63/ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_142/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:46 . Memory (MB): peak = 2612.172 ; gain = 1378.359 ; free physical = 1941 ; free virtual = 12526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:48 . Memory (MB): peak = 2683.508 ; gain = 1449.695 ; free physical = 1896 ; free virtual = 12480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ddr_hls_test_gmem_m_axi_buffer:                 | mem_reg    | 4 x 72(READ_FIRST)     | W |   | 4 x 72(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      |                 | 
|ddr_hls_test_gmem_m_axi_buffer__parameterized0: | mem_reg    | 4 x 67(READ_FIRST)     | W |   | 4 x 67(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      |                 | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:49 . Memory (MB): peak = 2691.516 ; gain = 1457.703 ; free physical = 1895 ; free virtual = 12479
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:50 . Memory (MB): peak = 2691.516 ; gain = 1457.703 ; free physical = 1895 ; free virtual = 12479
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:50 . Memory (MB): peak = 2691.516 ; gain = 1457.703 ; free physical = 1895 ; free virtual = 12479
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:51 . Memory (MB): peak = 2691.516 ; gain = 1457.703 ; free physical = 1895 ; free virtual = 12479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:51 . Memory (MB): peak = 2691.516 ; gain = 1457.703 ; free physical = 1895 ; free virtual = 12479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:51 . Memory (MB): peak = 2691.516 ; gain = 1457.703 ; free physical = 1895 ; free virtual = 12479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:51 . Memory (MB): peak = 2691.516 ; gain = 1457.703 ; free physical = 1895 ; free virtual = 12479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name   | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    46|
|2     |LUT1        |    22|
|3     |LUT2        |   162|
|4     |LUT3        |   283|
|5     |LUT4        |   165|
|6     |LUT5        |    98|
|7     |LUT6        |   197|
|8     |RAMB36E2    |     2|
|9     |RAMB36E2_1  |     1|
|10    |RAMB36E2_10 |     1|
|11    |RAMB36E2_11 |     1|
|12    |RAMB36E2_12 |     1|
|13    |RAMB36E2_2  |     1|
|14    |RAMB36E2_3  |     1|
|15    |RAMB36E2_4  |     1|
|16    |RAMB36E2_5  |     1|
|17    |RAMB36E2_6  |     1|
|18    |RAMB36E2_7  |     1|
|19    |RAMB36E2_8  |     1|
|20    |RAMB36E2_9  |     1|
|21    |SRL16E      |    62|
|22    |FDRE        |  1327|
|23    |FDSE        |     6|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------------------------------+------+
|      |Instance                         |Module                                            |Cells |
+------+---------------------------------+--------------------------------------------------+------+
|1     |top                              |                                                  |  2382|
|2     |  addr_bram_U                    |ddr_hls_test_addrbkb                              |    55|
|3     |    ddr_hls_test_addrbkb_rom_U   |ddr_hls_test_addrbkb_rom                          |    55|
|4     |  ddr_hls_test_BUS_A_s_axi_U     |ddr_hls_test_BUS_A_s_axi                          |   404|
|5     |  ddr_hls_test_gmem_m_axi_U      |ddr_hls_test_gmem_m_axi                           |  1540|
|6     |    bus_read                     |ddr_hls_test_gmem_m_axi_read                      |   606|
|7     |      buff_rdata                 |ddr_hls_test_gmem_m_axi_buffer__parameterized0    |    29|
|8     |      fifo_rctl                  |ddr_hls_test_gmem_m_axi_fifo__parameterized1_0    |    36|
|9     |      fifo_rreq                  |ddr_hls_test_gmem_m_axi_fifo__parameterized0_1    |   111|
|10    |      rs_rdata                   |ddr_hls_test_gmem_m_axi_reg_slice__parameterized0 |    12|
|11    |      rs_rreq                    |ddr_hls_test_gmem_m_axi_reg_slice_2               |   101|
|12    |    bus_write                    |ddr_hls_test_gmem_m_axi_write                     |   913|
|13    |      buff_wdata                 |ddr_hls_test_gmem_m_axi_buffer                    |   203|
|14    |      \bus_equal_gen.fifo_burst  |ddr_hls_test_gmem_m_axi_fifo                      |    34|
|15    |      fifo_resp                  |ddr_hls_test_gmem_m_axi_fifo__parameterized1      |    21|
|16    |      fifo_resp_to_user          |ddr_hls_test_gmem_m_axi_fifo__parameterized2      |    19|
|17    |      fifo_wreq                  |ddr_hls_test_gmem_m_axi_fifo__parameterized0      |   108|
|18    |      rs_wreq                    |ddr_hls_test_gmem_m_axi_reg_slice                 |   101|
|19    |    wreq_throttl                 |ddr_hls_test_gmem_m_axi_throttl                   |    21|
+------+---------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:51 . Memory (MB): peak = 2691.516 ; gain = 1457.703 ; free physical = 1895 ; free virtual = 12479
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 557 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:02:08 . Memory (MB): peak = 2691.516 ; gain = 503.648 ; free physical = 1935 ; free virtual = 12520
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:51 . Memory (MB): peak = 2691.523 ; gain = 1457.703 ; free physical = 1935 ; free virtual = 12520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
243 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:53 . Memory (MB): peak = 2696.516 ; gain = 1482.160 ; free physical = 1968 ; free virtual = 12553
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/synth_1/ddr_hls_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ddr_hls_test_utilization_synth.rpt -pb ddr_hls_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2720.527 ; gain = 0.000 ; free physical = 1971 ; free virtual = 12557
INFO: [Common 17-206] Exiting Vivado at Fri Sep  7 14:44:26 2018...
[Fri Sep  7 14:44:26 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:56 ; elapsed = 00:03:07 . Memory (MB): peak = 1230.809 ; gain = 3.875 ; free physical = 3524 ; free virtual = 14104
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-i
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test.xdc]
Finished Parsing XDC File [/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/ddr_hls_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 2232.867 ; gain = 1002.059 ; free physical = 2779 ; free virtual = 13358
report_utilization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2232.867 ; gain = 0.000 ; free physical = 2779 ; free virtual = 13358
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:56 ; elapsed = 00:01:42 . Memory (MB): peak = 3749.246 ; gain = 1516.379 ; free physical = 1649 ; free virtual = 12237
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Sep  7 14:46:47 2018] Launched impl_1...
Run output will be captured here: /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/runme.log
[Fri Sep  7 14:46:47 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ddr_hls_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ddr_hls_test.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ddr_hls_test.tcl -notrace
Command: open_checkpoint /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 1486 ; free virtual = 12075
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.887 ; gain = 1071.547 ; free physical = 474 ; free virtual = 11049
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2321.906 ; gain = 59.016 ; free physical = 461 ; free virtual = 11037

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fd852a58

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 449 ; free virtual = 11025

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 747 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f4bbd177

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c6039137

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b40040a5

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b40040a5

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1389df499

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1389df499

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
Ending Logic Optimization Task | Checksum: 1389df499

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.276 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1389df499

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3943.312 ; gain = 0.000 ; free physical = 426 ; free virtual = 10187
Ending Power Optimization Task | Checksum: 1389df499

Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 3943.312 ; gain = 1621.406 ; free physical = 431 ; free virtual = 10193

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1389df499

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3943.312 ; gain = 0.000 ; free physical = 431 ; free virtual = 10193
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:48 . Memory (MB): peak = 3943.312 ; gain = 1688.426 ; free physical = 431 ; free virtual = 10195
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ddr_hls_test_drc_opted.rpt -pb ddr_hls_test_drc_opted.pb -rpx ddr_hls_test_drc_opted.rpx
Command: report_drc -file ddr_hls_test_drc_opted.rpt -pb ddr_hls_test_drc_opted.pb -rpx ddr_hls_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guan/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 4162.289 ; gain = 218.977 ; free physical = 834 ; free virtual = 10195
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 938 ; free virtual = 10147
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 685e869e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 937 ; free virtual = 10146
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 933 ; free virtual = 10145

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d761dba6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 890 ; free virtual = 10126

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18fa7f0bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 868 ; free virtual = 10132

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18fa7f0bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 867 ; free virtual = 10132
Phase 1 Placer Initialization | Checksum: 18fa7f0bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 866 ; free virtual = 10132

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c2a1a2e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4202.305 ; gain = 32.016 ; free physical = 831 ; free virtual = 10110

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4210.309 ; gain = 0.000 ; free physical = 803 ; free virtual = 10096

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1aec540da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 803 ; free virtual = 10096
Phase 2 Global Placement | Checksum: 1c265910c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 803 ; free virtual = 10097

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c265910c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 803 ; free virtual = 10097

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bbbff6e6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 799 ; free virtual = 10093

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205adc21f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 797 ; free virtual = 10092

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18df90534

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 797 ; free virtual = 10091

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1920f0b45

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 789 ; free virtual = 10084

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1a1e1c8b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 787 ; free virtual = 10082

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 22d061e91

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 785 ; free virtual = 10080

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 21e8f37ff

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 765 ; free virtual = 10060

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 173754fdc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 784 ; free virtual = 10080

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1cb17d9d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10079

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1cb17d9d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10079
Phase 3 Detail Placement | Checksum: 1cb17d9d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10079

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c1d1b9cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c1d1b9cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10082
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.001. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 167934706

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10082
Phase 4.1 Post Commit Optimization | Checksum: 167934706

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10082

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 167934706

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 794 ; free virtual = 10093

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 167934706

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 747 ; free virtual = 10056

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 150bce870

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 747 ; free virtual = 10056
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 150bce870

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 747 ; free virtual = 10056
Ending Placer Task | Checksum: 11ade8ea4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 794 ; free virtual = 10103
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 4218.312 ; gain = 56.023 ; free physical = 794 ; free virtual = 10104
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 778 ; free virtual = 10101
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ddr_hls_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:01 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 747 ; free virtual = 10070
INFO: [runtcl-4] Executing : report_utilization -file ddr_hls_test_utilization_placed.rpt -pb ddr_hls_test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 773 ; free virtual = 10097
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ddr_hls_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 773 ; free virtual = 10097
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 758 ; free virtual = 10096
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ae9e5db1 ConstDB: 0 ShapeSum: 6c4030f3 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RLAST" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RLAST". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RRESP[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RRESP[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RRESP[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RRESP[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_ARREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_ARREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 3f72ba4e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 202 ; free virtual = 9630
Post Restoration Checksum: NetGraph: 367e7ef5 NumContArr: 8f43b59 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3f72ba4e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 183 ; free virtual = 9614

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3f72ba4e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:35 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 153 ; free virtual = 9583

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3f72ba4e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:35 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 153 ; free virtual = 9583

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 3f72ba4e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 188 ; free virtual = 9482

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1285cf424

Time (s): cpu = 00:02:01 ; elapsed = 00:01:40 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 176 ; free virtual = 9475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.948  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 59437b60

Time (s): cpu = 00:02:02 ; elapsed = 00:01:41 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 164 ; free virtual = 9470

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1111dc995

Time (s): cpu = 00:02:08 ; elapsed = 00:01:43 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 177 ; free virtual = 9478

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.684  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a33ec135

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9423

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9423
Phase 4 Rip-up And Reroute | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9423

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9424

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9424
Phase 5 Delay and Skew Optimization | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9424

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 168369ad3

Time (s): cpu = 00:02:27 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 550 ; free virtual = 9424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.684  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 168369ad3

Time (s): cpu = 00:02:27 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 550 ; free virtual = 9424
Phase 6 Post Hold Fix | Checksum: 168369ad3

Time (s): cpu = 00:02:27 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 550 ; free virtual = 9424

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0514707 %
  Global Horizontal Routing Utilization  = 0.0575734 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19352e771

Time (s): cpu = 00:02:29 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 544 ; free virtual = 9421

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19352e771

Time (s): cpu = 00:02:29 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 544 ; free virtual = 9422

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19352e771

Time (s): cpu = 00:02:29 ; elapsed = 00:01:55 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 536 ; free virtual = 9423

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.684  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19352e771

Time (s): cpu = 00:02:29 ; elapsed = 00:01:55 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 539 ; free virtual = 9427
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:29 ; elapsed = 00:01:55 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 578 ; free virtual = 9469

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:11 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 573 ; free virtual = 9472
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 542 ; free virtual = 9468
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ddr_hls_test_drc_routed.rpt -pb ddr_hls_test_drc_routed.pb -rpx ddr_hls_test_drc_routed.rpx
Command: report_drc -file ddr_hls_test_drc_routed.rpt -pb ddr_hls_test_drc_routed.pb -rpx ddr_hls_test_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:01:12 . Memory (MB): peak = 4518.309 ; gain = 299.996 ; free physical = 707 ; free virtual = 9245
INFO: [runtcl-4] Executing : report_methodology -file ddr_hls_test_methodology_drc_routed.rpt -pb ddr_hls_test_methodology_drc_routed.pb -rpx ddr_hls_test_methodology_drc_routed.rpx
Command: report_methodology -file ddr_hls_test_methodology_drc_routed.rpt -pb ddr_hls_test_methodology_drc_routed.pb -rpx ddr_hls_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 4518.309 ; gain = 0.000 ; free physical = 393 ; free virtual = 9085
INFO: [runtcl-4] Executing : report_power -file ddr_hls_test_power_routed.rpt -pb ddr_hls_test_power_summary_routed.pb -rpx ddr_hls_test_power_routed.rpx
Command: report_power -file ddr_hls_test_power_routed.rpt -pb ddr_hls_test_power_summary_routed.pb -rpx ddr_hls_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 4518.309 ; gain = 0.000 ; free physical = 305 ; free virtual = 8534
INFO: [runtcl-4] Executing : report_route_status -file ddr_hls_test_route_status.rpt -pb ddr_hls_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ddr_hls_test_timing_summary_routed.rpt -pb ddr_hls_test_timing_summary_routed.pb -rpx ddr_hls_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:25 . Memory (MB): peak = 4518.309 ; gain = 0.000 ; free physical = 282 ; free virtual = 8798
INFO: [runtcl-4] Executing : report_incremental_reuse -file ddr_hls_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ddr_hls_test_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4518.309 ; gain = 0.000 ; free physical = 240 ; free virtual = 8786
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ddr_hls_test_bus_skew_routed.rpt -pb ddr_hls_test_bus_skew_routed.pb -rpx ddr_hls_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep  7 14:57:15 2018...
[Fri Sep  7 14:57:47 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:11:00 . Memory (MB): peak = 3781.262 ; gain = 0.000 ; free physical = 2647 ; free virtual = 11407
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:01 . Memory (MB): peak = 3781.262 ; gain = 0.000 ; free physical = 2457 ; free virtual = 11260
Restored from archive | CPU: 0.210000 secs | Memory: 2.212715 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:01 . Memory (MB): peak = 3781.262 ; gain = 0.000 ; free physical = 2457 ; free virtual = 11260
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3781.262 ; gain = 0.000 ; free physical = 2456 ; free virtual = 11259
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:01 . Memory (MB): peak = 3837.289 ; gain = 56.027 ; free physical = 2431 ; free virtual = 11238


Implementation tool: Xilinx Vivado v.2018.2
Project:             prj
Solution:            solution1
Device target:       xczu9eg-ffvb1156-2-i
Report date:         Fri Sep 07 14:58:03 HKT 2018

#=== Post-Implementation Resource usage ===
CLB:            178
LUT:            756
FF:            1331
DSP:              0
BRAM:            28
SRL:             36
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    1.724
CP achieved post-implementation:    2.305
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Sep  7 14:58:03 2018...
