// Seed: 2421612024
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input tri id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input wor id_8,
    input wand id_9,
    input wire id_10,
    output wor id_11,
    output supply0 id_12
);
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply1 id_3,
    inout tri id_4,
    output tri id_5,
    output supply1 id_6,
    input tri0 id_7
    , id_14,
    input wand id_8,
    input wire id_9,
    input wor id_10,
    input uwire id_11,
    output wire id_12
);
  tri1 id_15;
  module_0(
      id_6, id_6, id_4, id_4, id_4, id_4, id_7, id_4, id_1, id_9, id_9, id_2, id_6
  );
  always @(negedge 1) begin
    if (id_15) id_4 = 1'b0;
  end
endmodule
