Analysis & Synthesis report for main
Mon Dec 10 15:59:24 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |main|tecladinho:tec|debounce:D3|estado
  9. State Machine - |main|tecladinho:tec|debounce:D2|estado
 10. State Machine - |main|tecladinho:tec|debounce:D1|estado
 11. State Machine - |main|tecladinho:tec|debounce:D0|estado
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: Top-level Entity: |main
 19. Parameter Settings for User Entity Instance: tecladinho:tec|debounce:D0
 20. Parameter Settings for User Entity Instance: tecladinho:tec|debounce:D1
 21. Parameter Settings for User Entity Instance: tecladinho:tec|debounce:D2
 22. Parameter Settings for User Entity Instance: tecladinho:tec|debounce:D3
 23. Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Mod2
 26. Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Div2
 27. Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Mod1
 31. Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Mod2
 32. Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Div2
 33. Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Div1
 34. Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod1
 36. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod7
 37. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod8
 38. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod9
 39. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod4
 40. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod5
 41. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod6
 42. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod3
 43. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod2
 44. Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod0
 45. Port Connectivity Checks: "tecladinho:tec|debounce:D3"
 46. Port Connectivity Checks: "tecladinho:tec|debounce:D2"
 47. Port Connectivity Checks: "tecladinho:tec|debounce:D1"
 48. Port Connectivity Checks: "tecladinho:tec|debounce:D0"
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 10 15:59:24 2018         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; main                                          ;
; Top-level Entity Name              ; main                                          ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 3,618                                         ;
;     Total combinational functions  ; 3,604                                         ;
;     Dedicated logic registers      ; 149                                           ;
; Total registers                    ; 149                                           ;
; Total pins                         ; 69                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+
; decot.v                          ; yes             ; User Verilog HDL File        ; C:/Users/frpmn/Desktop/100%funcional/decot.v                    ;
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/frpmn/Desktop/100%funcional/main.v                     ;
; separa.v                         ; yes             ; User Verilog HDL File        ; C:/Users/frpmn/Desktop/100%funcional/separa.v                   ;
; tecladinho.v                     ; yes             ; User Verilog HDL File        ; C:/Users/frpmn/Desktop/100%funcional/tecladinho.v               ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; C:/Users/frpmn/Desktop/100%funcional/debounce.v                 ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf  ;
; db/lpm_divide_gcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_gcm.tdf      ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_5nh.tdf ;
; db/alt_u_div_u9f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf       ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/add_sub_7pc.tdf         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/add_sub_8pc.tdf         ;
; db/lpm_divide_2bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_2bm.tdf      ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_nlh.tdf ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf       ;
; db/lpm_divide_l9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_l9m.tdf      ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_akh.tdf ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf       ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_ihm.tdf      ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_vim.tdf      ;
; db/lpm_divide_dkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_dkm.tdf      ;
; db/lpm_divide_pcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_pcm.tdf      ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_enh.tdf ;
; db/alt_u_div_gaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_gaf.tdf       ;
; db/lpm_divide_ocm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_ocm.tdf      ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_dnh.tdf ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_eaf.tdf       ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,618     ;
;                                             ;           ;
; Total combinational functions               ; 3604      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1014      ;
;     -- 3 input functions                    ; 926       ;
;     -- <=2 input functions                  ; 1664      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2538      ;
;     -- arithmetic mode                      ; 1066      ;
;                                             ;           ;
; Total registers                             ; 149       ;
;     -- Dedicated logic registers            ; 149       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 69        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 118       ;
; Total fan-out                               ; 10572     ;
; Average fan-out                             ; 2.72      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                     ; 3604 (322)        ; 149 (85)     ; 0           ; 0            ; 0       ; 0         ; 69   ; 0            ; |main                                                                                                                ; work         ;
;    |decot:dig0|                           ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|decot:dig0                                                                                                     ;              ;
;    |decot:dig1|                           ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|decot:dig1                                                                                                     ;              ;
;    |decot:dig2|                           ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|decot:dig2                                                                                                     ;              ;
;    |decot:dig3|                           ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|decot:dig3                                                                                                     ;              ;
;    |decot:dois0|                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|decot:dois0                                                                                                    ;              ;
;    |decot:dois1|                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|decot:dois1                                                                                                    ;              ;
;    |decot:dois2|                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|decot:dois2                                                                                                    ;              ;
;    |decot:dois3|                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|decot:dois3                                                                                                    ;              ;
;    |separa:dois|                          ; 511 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois                                                                                                    ;              ;
;       |lpm_divide:Div0|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div0                                                                                    ;              ;
;          |lpm_divide_dkm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated                                                      ;              ;
;             |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                          ;              ;
;                |alt_u_div_u9f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider    ;              ;
;       |lpm_divide:Div1|                   ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div1                                                                                    ;              ;
;          |lpm_divide_vim:auto_generated|  ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                      ;              ;
;             |sign_div_unsign_nlh:divider| ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                          ;              ;
;                |alt_u_div_27f:divider|    ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider    ;              ;
;       |lpm_divide:Div2|                   ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div2                                                                                    ;              ;
;          |lpm_divide_ihm:auto_generated|  ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated                                                      ;              ;
;             |sign_div_unsign_akh:divider| ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                          ;              ;
;                |alt_u_div_84f:divider|    ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider    ;              ;
;       |lpm_divide:Mod0|                   ; 141 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod0                                                                                    ;              ;
;          |lpm_divide_gcm:auto_generated|  ; 141 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod0|lpm_divide_gcm:auto_generated                                                      ;              ;
;             |sign_div_unsign_5nh:divider| ; 141 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                          ;              ;
;                |alt_u_div_u9f:divider|    ; 141 (141)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider    ;              ;
;       |lpm_divide:Mod1|                   ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod1                                                                                    ;              ;
;          |lpm_divide_2bm:auto_generated|  ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod1|lpm_divide_2bm:auto_generated                                                      ;              ;
;             |sign_div_unsign_nlh:divider| ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                          ;              ;
;                |alt_u_div_27f:divider|    ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider    ;              ;
;       |lpm_divide:Mod2|                   ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod2                                                                                    ;              ;
;          |lpm_divide_l9m:auto_generated|  ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated                                                      ;              ;
;             |sign_div_unsign_akh:divider| ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                          ;              ;
;                |alt_u_div_84f:divider|    ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider    ;              ;
;    |separa:princ|                         ; 511 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ                                                                                                   ;              ;
;       |lpm_divide:Div0|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div0                                                                                   ;              ;
;          |lpm_divide_dkm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated                                                     ;              ;
;             |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                         ;              ;
;                |alt_u_div_u9f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider   ;              ;
;       |lpm_divide:Div1|                   ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div1                                                                                   ;              ;
;          |lpm_divide_vim:auto_generated|  ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                     ;              ;
;             |sign_div_unsign_nlh:divider| ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                         ;              ;
;                |alt_u_div_27f:divider|    ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider   ;              ;
;       |lpm_divide:Div2|                   ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div2                                                                                   ;              ;
;          |lpm_divide_ihm:auto_generated|  ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated                                                     ;              ;
;             |sign_div_unsign_akh:divider| ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                         ;              ;
;                |alt_u_div_84f:divider|    ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider   ;              ;
;       |lpm_divide:Mod0|                   ; 141 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod0                                                                                   ;              ;
;          |lpm_divide_gcm:auto_generated|  ; 141 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod0|lpm_divide_gcm:auto_generated                                                     ;              ;
;             |sign_div_unsign_5nh:divider| ; 141 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                         ;              ;
;                |alt_u_div_u9f:divider|    ; 141 (141)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider   ;              ;
;       |lpm_divide:Mod1|                   ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod1                                                                                   ;              ;
;          |lpm_divide_2bm:auto_generated|  ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod1|lpm_divide_2bm:auto_generated                                                     ;              ;
;             |sign_div_unsign_nlh:divider| ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                         ;              ;
;                |alt_u_div_27f:divider|    ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider   ;              ;
;       |lpm_divide:Mod2|                   ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod2                                                                                   ;              ;
;          |lpm_divide_l9m:auto_generated|  ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated                                                     ;              ;
;             |sign_div_unsign_akh:divider| ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                         ;              ;
;                |alt_u_div_84f:divider|    ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider   ;              ;
;    |tecladinho:tec|                       ; 2136 (232)        ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec                                                                                                 ;              ;
;       |lpm_divide:Mod0|                   ; 196 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_ocm:auto_generated|  ; 196 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod0|lpm_divide_ocm:auto_generated                                                   ;              ;
;             |sign_div_unsign_dnh:divider| ; 196 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                       ;              ;
;                |alt_u_div_eaf:divider|    ; 196 (196)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider ;              ;
;       |lpm_divide:Mod1|                   ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_pcm:auto_generated|  ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod1|lpm_divide_pcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_enh:divider| ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod1|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                |alt_u_div_gaf:divider|    ; 197 (197)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod1|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider ;              ;
;       |lpm_divide:Mod2|                   ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod2                                                                                 ;              ;
;          |lpm_divide_pcm:auto_generated|  ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod2|lpm_divide_pcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_enh:divider| ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                |alt_u_div_gaf:divider|    ; 197 (197)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider ;              ;
;       |lpm_divide:Mod3|                   ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod3                                                                                 ;              ;
;          |lpm_divide_pcm:auto_generated|  ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod3|lpm_divide_pcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_enh:divider| ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod3|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                |alt_u_div_gaf:divider|    ; 197 (197)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod3|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider ;              ;
;       |lpm_divide:Mod4|                   ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod4                                                                                 ;              ;
;          |lpm_divide_pcm:auto_generated|  ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod4|lpm_divide_pcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_enh:divider| ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod4|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                |alt_u_div_gaf:divider|    ; 180 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod4|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider ;              ;
;       |lpm_divide:Mod5|                   ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod5                                                                                 ;              ;
;          |lpm_divide_pcm:auto_generated|  ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod5|lpm_divide_pcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_enh:divider| ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod5|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                |alt_u_div_gaf:divider|    ; 175 (175)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod5|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider ;              ;
;       |lpm_divide:Mod6|                   ; 196 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod6                                                                                 ;              ;
;          |lpm_divide_ocm:auto_generated|  ; 196 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod6|lpm_divide_ocm:auto_generated                                                   ;              ;
;             |sign_div_unsign_dnh:divider| ; 196 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod6|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                       ;              ;
;                |alt_u_div_eaf:divider|    ; 196 (196)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod6|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider ;              ;
;       |lpm_divide:Mod7|                   ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod7                                                                                 ;              ;
;          |lpm_divide_pcm:auto_generated|  ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod7|lpm_divide_pcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_enh:divider| ; 197 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod7|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                |alt_u_div_gaf:divider|    ; 197 (197)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod7|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider ;              ;
;       |lpm_divide:Mod8|                   ; 184 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod8                                                                                 ;              ;
;          |lpm_divide_pcm:auto_generated|  ; 184 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod8|lpm_divide_pcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_enh:divider| ; 184 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod8|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                |alt_u_div_gaf:divider|    ; 184 (184)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod8|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider ;              ;
;       |lpm_divide:Mod9|                   ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod9                                                                                 ;              ;
;          |lpm_divide_pcm:auto_generated|  ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod9|lpm_divide_pcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_enh:divider| ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod9|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                |alt_u_div_gaf:divider|    ; 185 (185)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|tecladinho:tec|lpm_divide:Mod9|lpm_divide_pcm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |main|tecladinho:tec|debounce:D3|estado                             ;
+-----------------+----------------+-----------------+----------------+---------------+
; Name            ; estado.FILTRO2 ; estado.APERTADO ; estado.FILTRO1 ; estado.PARADO ;
+-----------------+----------------+-----------------+----------------+---------------+
; estado.PARADO   ; 0              ; 0               ; 0              ; 0             ;
; estado.FILTRO1  ; 0              ; 0               ; 1              ; 1             ;
; estado.APERTADO ; 0              ; 1               ; 0              ; 1             ;
; estado.FILTRO2  ; 1              ; 0               ; 0              ; 1             ;
+-----------------+----------------+-----------------+----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |main|tecladinho:tec|debounce:D2|estado                             ;
+-----------------+----------------+-----------------+----------------+---------------+
; Name            ; estado.FILTRO2 ; estado.APERTADO ; estado.FILTRO1 ; estado.PARADO ;
+-----------------+----------------+-----------------+----------------+---------------+
; estado.PARADO   ; 0              ; 0               ; 0              ; 0             ;
; estado.FILTRO1  ; 0              ; 0               ; 1              ; 1             ;
; estado.APERTADO ; 0              ; 1               ; 0              ; 1             ;
; estado.FILTRO2  ; 1              ; 0               ; 0              ; 1             ;
+-----------------+----------------+-----------------+----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |main|tecladinho:tec|debounce:D1|estado                             ;
+-----------------+----------------+-----------------+----------------+---------------+
; Name            ; estado.FILTRO2 ; estado.APERTADO ; estado.FILTRO1 ; estado.PARADO ;
+-----------------+----------------+-----------------+----------------+---------------+
; estado.PARADO   ; 0              ; 0               ; 0              ; 0             ;
; estado.FILTRO1  ; 0              ; 0               ; 1              ; 1             ;
; estado.APERTADO ; 0              ; 1               ; 0              ; 1             ;
; estado.FILTRO2  ; 1              ; 0               ; 0              ; 1             ;
+-----------------+----------------+-----------------+----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |main|tecladinho:tec|debounce:D0|estado                             ;
+-----------------+----------------+-----------------+----------------+---------------+
; Name            ; estado.FILTRO2 ; estado.APERTADO ; estado.FILTRO1 ; estado.PARADO ;
+-----------------+----------------+-----------------+----------------+---------------+
; estado.PARADO   ; 0              ; 0               ; 0              ; 0             ;
; estado.FILTRO1  ; 0              ; 0               ; 1              ; 1             ;
; estado.APERTADO ; 0              ; 1               ; 0              ; 1             ;
; estado.FILTRO2  ; 1              ; 0               ; 0              ; 1             ;
+-----------------+----------------+-----------------+----------------+---------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; decot:dig0|leds[0]                                  ; decot:dig0|Mux7     ; yes                    ;
; decot:dig0|leds[1]                                  ; decot:dig0|Mux7     ; yes                    ;
; decot:dig0|leds[2]                                  ; decot:dig0|Mux7     ; yes                    ;
; decot:dig0|leds[3]                                  ; decot:dig0|Mux7     ; yes                    ;
; decot:dig0|leds[4]                                  ; decot:dig0|Mux7     ; yes                    ;
; decot:dig0|leds[5]                                  ; decot:dig0|Mux7     ; yes                    ;
; decot:dig0|leds[6]                                  ; decot:dig0|Mux7     ; yes                    ;
; decot:dig1|leds[0]                                  ; decot:dig1|Mux7     ; yes                    ;
; decot:dig1|leds[1]                                  ; decot:dig1|Mux7     ; yes                    ;
; decot:dig1|leds[2]                                  ; decot:dig1|Mux7     ; yes                    ;
; decot:dig1|leds[3]                                  ; decot:dig1|Mux7     ; yes                    ;
; decot:dig1|leds[4]                                  ; decot:dig1|Mux7     ; yes                    ;
; decot:dig1|leds[5]                                  ; decot:dig1|Mux7     ; yes                    ;
; decot:dig1|leds[6]                                  ; decot:dig1|Mux7     ; yes                    ;
; decot:dig2|leds[0]                                  ; decot:dig2|Mux7     ; yes                    ;
; decot:dig2|leds[1]                                  ; decot:dig2|Mux7     ; yes                    ;
; decot:dig2|leds[2]                                  ; decot:dig2|Mux7     ; yes                    ;
; decot:dig2|leds[3]                                  ; decot:dig2|Mux7     ; yes                    ;
; decot:dig2|leds[4]                                  ; decot:dig2|Mux7     ; yes                    ;
; decot:dig2|leds[5]                                  ; decot:dig2|Mux7     ; yes                    ;
; decot:dig2|leds[6]                                  ; decot:dig2|Mux7     ; yes                    ;
; decot:dig3|leds[0]                                  ; decot:dig3|Mux7     ; yes                    ;
; decot:dig3|leds[1]                                  ; decot:dig3|Mux7     ; yes                    ;
; decot:dig3|leds[2]                                  ; decot:dig3|Mux7     ; yes                    ;
; decot:dig3|leds[3]                                  ; decot:dig3|Mux7     ; yes                    ;
; decot:dig3|leds[4]                                  ; decot:dig3|Mux7     ; yes                    ;
; decot:dig3|leds[5]                                  ; decot:dig3|Mux7     ; yes                    ;
; decot:dig3|leds[6]                                  ; decot:dig3|Mux7     ; yes                    ;
; decot:dois0|leds[0]                                 ; decot:dois0|Mux7    ; yes                    ;
; decot:dois0|leds[1]                                 ; decot:dois0|Mux7    ; yes                    ;
; decot:dois0|leds[2]                                 ; decot:dois0|Mux7    ; yes                    ;
; decot:dois0|leds[3]                                 ; decot:dois0|Mux7    ; yes                    ;
; decot:dois0|leds[4]                                 ; decot:dois0|Mux7    ; yes                    ;
; decot:dois0|leds[5]                                 ; decot:dois0|Mux7    ; yes                    ;
; decot:dois0|leds[6]                                 ; decot:dois0|Mux7    ; yes                    ;
; decot:dois1|leds[0]                                 ; decot:dois1|Mux7    ; yes                    ;
; decot:dois1|leds[1]                                 ; decot:dois1|Mux7    ; yes                    ;
; decot:dois1|leds[2]                                 ; decot:dois1|Mux7    ; yes                    ;
; decot:dois1|leds[3]                                 ; decot:dois1|Mux7    ; yes                    ;
; decot:dois1|leds[4]                                 ; decot:dois1|Mux7    ; yes                    ;
; decot:dois1|leds[5]                                 ; decot:dois1|Mux7    ; yes                    ;
; decot:dois1|leds[6]                                 ; decot:dois1|Mux7    ; yes                    ;
; decot:dois2|leds[0]                                 ; decot:dois2|Mux7    ; yes                    ;
; decot:dois2|leds[1]                                 ; decot:dois2|Mux7    ; yes                    ;
; decot:dois2|leds[2]                                 ; decot:dois2|Mux7    ; yes                    ;
; decot:dois2|leds[3]                                 ; decot:dois2|Mux7    ; yes                    ;
; decot:dois2|leds[4]                                 ; decot:dois2|Mux7    ; yes                    ;
; decot:dois2|leds[5]                                 ; decot:dois2|Mux7    ; yes                    ;
; decot:dois2|leds[6]                                 ; decot:dois2|Mux7    ; yes                    ;
; decot:dois3|leds[0]                                 ; decot:dois3|Mux7    ; yes                    ;
; decot:dois3|leds[1]                                 ; decot:dois3|Mux7    ; yes                    ;
; decot:dois3|leds[2]                                 ; decot:dois3|Mux7    ; yes                    ;
; decot:dois3|leds[3]                                 ; decot:dois3|Mux7    ; yes                    ;
; decot:dois3|leds[4]                                 ; decot:dois3|Mux7    ; yes                    ;
; decot:dois3|leds[5]                                 ; decot:dois3|Mux7    ; yes                    ;
; decot:dois3|leds[6]                                 ; decot:dois3|Mux7    ; yes                    ;
; Number of user-specified and inferred latches = 56  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; flag2                                      ; Merged with flag                       ;
; estado[3]                                  ; Merged with estado[2]                  ;
; tecladinho:tec|memcoluna[4]                ; Stuck at VCC due to stuck port data_in ;
; estado[2]                                  ; Stuck at GND due to stuck port data_in ;
; tecladinho:tec|debounce:D3|BTemp2          ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|BTemp1          ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|CountFull       ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|BTemp2          ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|BTemp1          ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|CountFull       ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|BTemp2          ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|BTemp1          ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|CountFull       ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|BTemp2          ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|BTemp1          ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|CountFull       ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|B_2             ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|Count[0..19]    ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|B_2             ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|Count[0..19]    ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|B_2             ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|Count[0..19]    ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|B_2             ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|Count[0..19]    ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|B_1             ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|EnableCount     ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|B_1             ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|EnableCount     ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|B_1             ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|EnableCount     ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|B_1             ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|EnableCount     ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|estado.PARADO   ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|estado.FILTRO1  ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|estado.APERTADO ; Lost fanout                            ;
; tecladinho:tec|debounce:D3|estado.FILTRO2  ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|estado.PARADO   ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|estado.FILTRO1  ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|estado.APERTADO ; Lost fanout                            ;
; tecladinho:tec|debounce:D2|estado.FILTRO2  ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|estado.PARADO   ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|estado.FILTRO1  ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|estado.APERTADO ; Lost fanout                            ;
; tecladinho:tec|debounce:D1|estado.FILTRO2  ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|estado.PARADO   ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|estado.FILTRO1  ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|estado.APERTADO ; Lost fanout                            ;
; tecladinho:tec|debounce:D0|estado.FILTRO2  ; Lost fanout                            ;
; Total Number of Removed Registers = 124    ;                                        ;
+--------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+--------------------------------------+--------------------+-----------------------------------------------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register                                      ;
+--------------------------------------+--------------------+-----------------------------------------------------------------------------+
; tecladinho:tec|debounce:D3|CountFull ; Lost Fanouts       ; tecladinho:tec|debounce:D3|Count[11], tecladinho:tec|debounce:D3|Count[10], ;
;                                      ;                    ; tecladinho:tec|debounce:D3|Count[9], tecladinho:tec|debounce:D3|Count[8],   ;
;                                      ;                    ; tecladinho:tec|debounce:D3|Count[7], tecladinho:tec|debounce:D3|Count[6],   ;
;                                      ;                    ; tecladinho:tec|debounce:D3|Count[5], tecladinho:tec|debounce:D3|Count[4],   ;
;                                      ;                    ; tecladinho:tec|debounce:D3|Count[3], tecladinho:tec|debounce:D3|EnableCount ;
; tecladinho:tec|debounce:D2|CountFull ; Lost Fanouts       ; tecladinho:tec|debounce:D2|Count[11], tecladinho:tec|debounce:D2|Count[10], ;
;                                      ;                    ; tecladinho:tec|debounce:D2|Count[9], tecladinho:tec|debounce:D2|Count[8],   ;
;                                      ;                    ; tecladinho:tec|debounce:D2|Count[7], tecladinho:tec|debounce:D2|Count[6],   ;
;                                      ;                    ; tecladinho:tec|debounce:D2|Count[5], tecladinho:tec|debounce:D2|Count[4],   ;
;                                      ;                    ; tecladinho:tec|debounce:D2|Count[3], tecladinho:tec|debounce:D2|EnableCount ;
; tecladinho:tec|debounce:D1|CountFull ; Lost Fanouts       ; tecladinho:tec|debounce:D1|Count[11], tecladinho:tec|debounce:D1|Count[10], ;
;                                      ;                    ; tecladinho:tec|debounce:D1|Count[9], tecladinho:tec|debounce:D1|Count[8],   ;
;                                      ;                    ; tecladinho:tec|debounce:D1|Count[7], tecladinho:tec|debounce:D1|Count[6],   ;
;                                      ;                    ; tecladinho:tec|debounce:D1|Count[5], tecladinho:tec|debounce:D1|Count[4],   ;
;                                      ;                    ; tecladinho:tec|debounce:D1|Count[3], tecladinho:tec|debounce:D1|EnableCount ;
; tecladinho:tec|debounce:D0|CountFull ; Lost Fanouts       ; tecladinho:tec|debounce:D0|Count[11], tecladinho:tec|debounce:D0|Count[10], ;
;                                      ;                    ; tecladinho:tec|debounce:D0|Count[9], tecladinho:tec|debounce:D0|Count[8],   ;
;                                      ;                    ; tecladinho:tec|debounce:D0|Count[7], tecladinho:tec|debounce:D0|Count[6],   ;
;                                      ;                    ; tecladinho:tec|debounce:D0|Count[5], tecladinho:tec|debounce:D0|Count[4],   ;
;                                      ;                    ; tecladinho:tec|debounce:D0|Count[3], tecladinho:tec|debounce:D0|EnableCount ;
; tecladinho:tec|debounce:D3|BTemp2    ; Lost Fanouts       ; tecladinho:tec|debounce:D3|BTemp1, tecladinho:tec|debounce:D3|B_2,          ;
;                                      ;                    ; tecladinho:tec|debounce:D3|B_1                                              ;
; tecladinho:tec|debounce:D2|BTemp2    ; Lost Fanouts       ; tecladinho:tec|debounce:D2|BTemp1, tecladinho:tec|debounce:D2|B_2,          ;
;                                      ;                    ; tecladinho:tec|debounce:D2|B_1                                              ;
; tecladinho:tec|debounce:D1|BTemp2    ; Lost Fanouts       ; tecladinho:tec|debounce:D1|BTemp1, tecladinho:tec|debounce:D1|B_2,          ;
;                                      ;                    ; tecladinho:tec|debounce:D1|B_1                                              ;
; tecladinho:tec|debounce:D0|BTemp2    ; Lost Fanouts       ; tecladinho:tec|debounce:D0|BTemp1, tecladinho:tec|debounce:D0|B_2,          ;
;                                      ;                    ; tecladinho:tec|debounce:D0|B_1                                              ;
+--------------------------------------+--------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 149   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; tecladinho:tec|memcoluna[3]            ; 10      ;
; tecladinho:tec|memcoluna[2]            ; 10      ;
; flag                                   ; 3       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 10:1               ; 27 bits   ; 162 LEs       ; 54 LEs               ; 108 LEs                ; Yes        ; |main|pulsos[9]                   ;
; 7:1                ; 27 bits   ; 108 LEs       ; 54 LEs               ; 54 LEs                 ; Yes        ; |main|pulsosAux[15]               ;
; 7:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |main|counterAux[4]               ;
; 14:1               ; 14 bits   ; 126 LEs       ; 84 LEs               ; 42 LEs                 ; Yes        ; |main|tecladinho:tec|num[2]       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |main|estado[1]                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |main|counter[2]                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|tecladinho:tec|memcoluna[4] ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |main|pulsos                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |main ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CONF           ; 0000  ; Unsigned Binary                             ;
; CRON           ; 0001  ; Unsigned Binary                             ;
; TEMP           ; 0010  ; Unsigned Binary                             ;
; PARAR          ; 0011  ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tecladinho:tec|debounce:D0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; PARADO         ; 0001  ; Unsigned Binary                                ;
; FILTRO1        ; 0010  ; Unsigned Binary                                ;
; APERTADO       ; 0100  ; Unsigned Binary                                ;
; FILTRO2        ; 1000  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tecladinho:tec|debounce:D1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; PARADO         ; 0001  ; Unsigned Binary                                ;
; FILTRO1        ; 0010  ; Unsigned Binary                                ;
; APERTADO       ; 0100  ; Unsigned Binary                                ;
; FILTRO2        ; 1000  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tecladinho:tec|debounce:D2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; PARADO         ; 0001  ; Unsigned Binary                                ;
; FILTRO1        ; 0010  ; Unsigned Binary                                ;
; APERTADO       ; 0100  ; Unsigned Binary                                ;
; FILTRO2        ; 1000  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tecladinho:tec|debounce:D3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; PARADO         ; 0001  ; Unsigned Binary                                ;
; FILTRO1        ; 0010  ; Unsigned Binary                                ;
; APERTADO       ; 0100  ; Unsigned Binary                                ;
; FILTRO2        ; 1000  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:princ|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: separa:dois|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod7 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod8 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod9 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod6 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tecladinho:tec|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tecladinho:tec|debounce:D3"                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ApertaB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tecladinho:tec|debounce:D2"                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ApertaB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tecladinho:tec|debounce:D1"                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ApertaB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tecladinho:tec|debounce:D0"                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ApertaB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Dec 10 15:59:14 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file decot.v
    Info: Found entity 1: decot
Info: Found 1 design units, including 1 entities, in source file main.v
    Info: Found entity 1: main
Info: Found 1 design units, including 1 entities, in source file separa.v
    Info: Found entity 1: separa
Info: Found 1 design units, including 1 entities, in source file tecladinho.v
    Info: Found entity 1: tecladinho
Info: Found 1 design units, including 1 entities, in source file debounce.v
    Info: Found entity 1: debounce
Info: Elaborating entity "main" for the top level hierarchy
Info: Elaborating entity "tecladinho" for hierarchy "tecladinho:tec"
Warning (10230): Verilog HDL assignment warning at tecladinho.v(50): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(53): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(56): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(61): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(64): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(67): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(70): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(76): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(79): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at tecladinho.v(82): truncated value with size 32 to match size of target (14)
Info: Elaborating entity "debounce" for hierarchy "tecladinho:tec|debounce:D0"
Info: Elaborating entity "separa" for hierarchy "separa:princ"
Warning (10230): Verilog HDL assignment warning at separa.v(9): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at separa.v(10): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at separa.v(11): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at separa.v(12): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at separa.v(13): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at separa.v(14): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at separa.v(15): truncated value with size 14 to match size of target (4)
Info: Elaborating entity "decot" for hierarchy "decot:dois0"
Warning (10270): Verilog HDL Case Statement warning at decot.v(5): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at decot.v(4): inferring latch(es) for variable "leds", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "leds[0]" at decot.v(4)
Info (10041): Inferred latch for "leds[1]" at decot.v(4)
Info (10041): Inferred latch for "leds[2]" at decot.v(4)
Info (10041): Inferred latch for "leds[3]" at decot.v(4)
Info (10041): Inferred latch for "leds[4]" at decot.v(4)
Info (10041): Inferred latch for "leds[5]" at decot.v(4)
Info (10041): Inferred latch for "leds[6]" at decot.v(4)
Info: Inferred 22 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:princ|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:princ|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:princ|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:princ|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:princ|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:princ|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:dois|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:dois|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:dois|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:dois|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:dois|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "separa:dois|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod9"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tecladinho:tec|Mod0"
Info: Elaborated megafunction instantiation "separa:princ|lpm_divide:Mod0"
Info: Instantiated megafunction "separa:princ|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info: Found entity 1: lpm_divide_gcm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info: Found entity 1: alt_u_div_u9f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info: Found entity 1: add_sub_7pc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info: Found entity 1: add_sub_8pc
Info: Elaborated megafunction instantiation "separa:princ|lpm_divide:Mod1"
Info: Instantiated megafunction "separa:princ|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info: Found entity 1: lpm_divide_2bm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info: Found entity 1: alt_u_div_27f
Info: Elaborated megafunction instantiation "separa:princ|lpm_divide:Mod2"
Info: Instantiated megafunction "separa:princ|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info: Found entity 1: lpm_divide_l9m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info: Found entity 1: sign_div_unsign_akh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info: Found entity 1: alt_u_div_84f
Info: Elaborated megafunction instantiation "separa:princ|lpm_divide:Div2"
Info: Instantiated megafunction "separa:princ|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info: Found entity 1: lpm_divide_ihm
Info: Elaborated megafunction instantiation "separa:princ|lpm_divide:Div1"
Info: Instantiated megafunction "separa:princ|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info: Found entity 1: lpm_divide_vim
Info: Elaborated megafunction instantiation "separa:princ|lpm_divide:Div0"
Info: Instantiated megafunction "separa:princ|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info: Found entity 1: lpm_divide_dkm
Info: Elaborated megafunction instantiation "tecladinho:tec|lpm_divide:Mod1"
Info: Instantiated megafunction "tecladinho:tec|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "19"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pcm.tdf
    Info: Found entity 1: lpm_divide_pcm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info: Found entity 1: sign_div_unsign_enh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf
    Info: Found entity 1: alt_u_div_gaf
Info: Elaborated megafunction instantiation "tecladinho:tec|lpm_divide:Mod7"
Info: Instantiated megafunction "tecladinho:tec|lpm_divide:Mod7" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "19"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "tecladinho:tec|lpm_divide:Mod6"
Info: Instantiated megafunction "tecladinho:tec|lpm_divide:Mod6" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "18"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info: Found entity 1: lpm_divide_ocm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info: Found entity 1: sign_div_unsign_dnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info: Found entity 1: alt_u_div_eaf
Info: Elaborated megafunction instantiation "tecladinho:tec|lpm_divide:Mod0"
Info: Instantiated megafunction "tecladinho:tec|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "18"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning: Latch decot:dig0|leds[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[31]~synth
Warning: Latch decot:dig0|leds[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[32]~synth
Warning: Latch decot:dig0|leds[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[32]~synth
Warning: Latch decot:dig0|leds[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[31]~synth
Warning: Latch decot:dig0|leds[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[32]~synth
Warning: Latch decot:dig0|leds[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[31]~synth
Warning: Latch decot:dig0|leds[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[31]~synth
Warning: Latch decot:dig1|leds[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dig1|leds[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth
Warning: Latch decot:dig1|leds[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dig1|leds[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dig1|leds[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dig1|leds[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dig1|leds[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dig2|leds[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dig2|leds[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_7_result_int[8]~synth
Warning: Latch decot:dig2|leds[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dig2|leds[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dig2|leds[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dig2|leds[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dig2|leds[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dig3|leds[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dig3|leds[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[11]~synth
Warning: Latch decot:dig3|leds[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dig3|leds[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dig3|leds[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dig3|leds[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dig3|leds[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:princ|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dois0|leds[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[31]~synth
Warning: Latch decot:dois0|leds[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[32]~synth
Warning: Latch decot:dois0|leds[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[32]~synth
Warning: Latch decot:dois0|leds[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[31]~synth
Warning: Latch decot:dois0|leds[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[32]~synth
Warning: Latch decot:dois0|leds[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[31]~synth
Warning: Latch decot:dois0|leds[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[31]~synth
Warning: Latch decot:dois1|leds[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dois1|leds[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth
Warning: Latch decot:dois1|leds[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dois1|leds[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dois1|leds[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dois1|leds[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dois1|leds[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth
Warning: Latch decot:dois2|leds[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dois2|leds[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_7_result_int[8]~synth
Warning: Latch decot:dois2|leds[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dois2|leds[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dois2|leds[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dois2|leds[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dois2|leds[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth
Warning: Latch decot:dois3|leds[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dois3|leds[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[11]~synth
Warning: Latch decot:dois3|leds[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dois3|leds[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dois3|leds[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dois3|leds[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Latch decot:dois3|leds[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal separa:dois|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~synth
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "membsai[4]" is stuck at VCC
Info: Timing-Driven Synthesis is running
Info: 120 registers lost all their fanouts during netlist optimizations. The first 120 are displayed below.
    Info: Register "tecladinho:tec|debounce:D3|BTemp2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|BTemp1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|CountFull" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|BTemp2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|BTemp1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|CountFull" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|BTemp2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|BTemp1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|CountFull" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|BTemp2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|BTemp1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|CountFull" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|B_2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[11]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[10]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[6]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[5]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[4]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[3]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[12]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[13]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[14]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[15]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[16]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[17]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[18]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|Count[19]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|B_2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[11]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[10]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[6]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[5]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[4]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[3]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[12]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[13]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[14]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[15]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[16]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[17]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[18]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|Count[19]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|B_2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[11]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[10]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[6]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[5]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[4]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[3]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[12]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[13]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[14]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[15]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[16]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[17]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[18]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|Count[19]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|B_2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[11]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[10]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[6]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[5]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[4]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[3]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[12]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[13]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[14]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[15]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[16]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[17]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[18]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|Count[19]" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|B_1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|EnableCount" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|B_1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|EnableCount" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|B_1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|EnableCount" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|B_1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|EnableCount" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|estado.PARADO" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|estado.FILTRO1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|estado.APERTADO" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D3|estado.FILTRO2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|estado.PARADO" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|estado.FILTRO1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|estado.APERTADO" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D2|estado.FILTRO2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|estado.PARADO" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|estado.FILTRO1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|estado.APERTADO" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D1|estado.FILTRO2" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|estado.PARADO" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|estado.FILTRO1" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|estado.APERTADO" lost all its fanouts during netlist optimizations.
    Info: Register "tecladinho:tec|debounce:D0|estado.FILTRO2" lost all its fanouts during netlist optimizations.
Info: Implemented 3687 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 60 output pins
    Info: Implemented 3618 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 286 megabytes
    Info: Processing ended: Mon Dec 10 15:59:24 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


