{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668382196482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668382196483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 23:29:56 2022 " "Processing started: Sun Nov 13 23:29:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668382196483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668382196483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder_parallel -c decoder_parallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder_parallel -c decoder_parallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668382196483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668382196568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668382196568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_parallel.vhd 6 3 " "Found 6 design units, including 3 entities, in source file decoder_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mbit_decoder-structure " "Found design unit 1: mbit_decoder-structure" {  } { { "decoder_parallel.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201459 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 m3_decoder-structure " "Found design unit 2: m3_decoder-structure" {  } { { "decoder_parallel.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201459 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 decoder_parallel-structure " "Found design unit 3: decoder_parallel-structure" {  } { { "decoder_parallel.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201459 ""} { "Info" "ISGN_ENTITY_NAME" "1 mbit_decoder " "Found entity 1: mbit_decoder" {  } { { "decoder_parallel.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201459 ""} { "Info" "ISGN_ENTITY_NAME" "2 m3_decoder " "Found entity 2: m3_decoder" {  } { { "decoder_parallel.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201459 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_parallel " "Found entity 3: decoder_parallel" {  } { { "decoder_parallel.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668382201459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleLogic.vhd 20 10 " "Found 20 design units, including 10 entities, in source file simpleLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNor4-logicFunction " "Found design unit 4: gateNor4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXor2-logicFunction " "Found design unit 5: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateNot-logicFunction " "Found design unit 6: gateNot-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateAnd4-logicFunction " "Found design unit 7: gateAnd4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 gateOr2-logicFunction " "Found design unit 8: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 parallel_encoder-structure " "Found design unit 9: parallel_encoder-structure" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 gateNor3-logicFunction " "Found design unit 10: gateNor3-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNor4 " "Found entity 4: gateNor4" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXor2 " "Found entity 5: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateNot " "Found entity 6: gateNot" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateAnd4 " "Found entity 7: gateAnd4" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "8 gateOr2 " "Found entity 8: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "9 parallel_encoder " "Found entity 9: parallel_encoder" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""} { "Info" "ISGN_ENTITY_NAME" "10 gateNor3 " "Found entity 10: gateNor3" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/simpleLogic.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668382201460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder_1bit-structure " "Found design unit 1: halfAdder_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullAdder_1bit-structure " "Found design unit 2: fullAdder_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fullAdderCLA_1bit-structure " "Found design unit 3: fullAdderCLA_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fullAdderWoCI_2bit-structure " "Found design unit 4: fullAdderWoCI_2bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fullAdderWoCI_3bit-structure " "Found design unit 5: fullAdderWoCI_3bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fullAdderWoCI_4bit-structure " "Found design unit 6: fullAdderWoCI_4bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fullAdderWoCI_5bit-structure " "Found design unit 7: fullAdderWoCI_5bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder_1bit " "Found entity 1: halfAdder_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_1bit " "Found entity 2: fullAdder_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdderCLA_1bit " "Found entity 3: fullAdderCLA_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdderWoCI_2bit " "Found entity 4: fullAdderWoCI_2bit" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_ENTITY_NAME" "5 fullAdderWoCI_3bit " "Found entity 5: fullAdderWoCI_3bit" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_ENTITY_NAME" "6 fullAdderWoCI_4bit " "Found entity 6: fullAdderWoCI_4bit" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_ENTITY_NAME" "7 fullAdderWoCI_5bit " "Found entity 7: fullAdderWoCI_5bit" {  } { { "arithmetic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668382201461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "popCounter_8bitParallelOpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file popCounter_8bitParallelOpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 popCounter_8bitParallelOpt-structure " "Found design unit 1: popCounter_8bitParallelOpt-structure" {  } { { "popCounter_8bitParallelOpt.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/popCounter_8bitParallelOpt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""} { "Info" "ISGN_ENTITY_NAME" "1 popCounter_8bitParallelOpt " "Found entity 1: popCounter_8bitParallelOpt" {  } { { "popCounter_8bitParallelOpt.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/popCounter_8bitParallelOpt.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668382201461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668382201461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_parallel " "Elaborating entity \"decoder_parallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668382201486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mbit_decoder mbit_decoder:m3 " "Elaborating entity \"mbit_decoder\" for hierarchy \"mbit_decoder:m3\"" {  } { { "decoder_parallel.vhd" "m3" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 mbit_decoder:m3\|gateXor2:mc0 " "Elaborating entity \"gateXor2\" for hierarchy \"mbit_decoder:m3\|gateXor2:mc0\"" {  } { { "decoder_parallel.vhd" "mc0" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 mbit_decoder:m3\|gateAnd2:m_And01 " "Elaborating entity \"gateAnd2\" for hierarchy \"mbit_decoder:m3\|gateAnd2:m_And01\"" {  } { { "decoder_parallel.vhd" "m_And01" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 mbit_decoder:m3\|gateOr2:m_Or01 " "Elaborating entity \"gateOr2\" for hierarchy \"mbit_decoder:m3\|gateOr2:m_Or01\"" {  } { { "decoder_parallel.vhd" "m_Or01" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNot mbit_decoder:m3\|gateNot:m_NAnd01 " "Elaborating entity \"gateNot\" for hierarchy \"mbit_decoder:m3\|gateNot:m_NAnd01\"" {  } { { "decoder_parallel.vhd" "m_NAnd01" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor3 gateNor3:valid " "Elaborating entity \"gateNor3\" for hierarchy \"gateNor3:valid\"" {  } { { "decoder_parallel.vhd" "valid" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3_decoder m3_decoder:m0 " "Elaborating entity \"m3_decoder\" for hierarchy \"m3_decoder:m0\"" {  } { { "decoder_parallel.vhd" "m0" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_encoder m3_decoder:m0\|parallel_encoder:encoderOp " "Elaborating entity \"parallel_encoder\" for hierarchy \"m3_decoder:m0\|parallel_encoder:encoderOp\"" {  } { { "decoder_parallel.vhd" "encoderOp" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "popCounter_8bitParallelOpt m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp " "Elaborating entity \"popCounter_8bitParallelOpt\" for hierarchy \"m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\"" {  } { { "decoder_parallel.vhd" "popCntOp" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/decoder_parallel.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder_1bit m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|halfAdder_1bit:hA00 " "Elaborating entity \"halfAdder_1bit\" for hierarchy \"m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|halfAdder_1bit:hA00\"" {  } { { "popCounter_8bitParallelOpt.vhd" "hA00" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/popCounter_8bitParallelOpt.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderWoCI_2bit m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|fullAdderWoCI_2bit:fA10 " "Elaborating entity \"fullAdderWoCI_2bit\" for hierarchy \"m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|fullAdderWoCI_2bit:fA10\"" {  } { { "popCounter_8bitParallelOpt.vhd" "fA10" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/popCounter_8bitParallelOpt.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderCLA_1bit m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|fullAdderWoCI_2bit:fA10\|fullAdderCLA_1bit:fA0 " "Elaborating entity \"fullAdderCLA_1bit\" for hierarchy \"m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|fullAdderWoCI_2bit:fA10\|fullAdderCLA_1bit:fA0\"" {  } { { "arithmetic.vhd" "fA0" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderWoCI_3bit m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|fullAdderWoCI_3bit:fA20 " "Elaborating entity \"fullAdderWoCI_3bit\" for hierarchy \"m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|fullAdderWoCI_3bit:fA20\"" {  } { { "popCounter_8bitParallelOpt.vhd" "fA20" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/popCounter_8bitParallelOpt.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_1bit m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10 " "Elaborating entity \"fullAdder_1bit\" for hierarchy \"m3_decoder:m0\|popCounter_8bitParallelOpt:popCntOp\|fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10\"" {  } { { "arithmetic.vhd" "fA10" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/decoder_parallel/arithmetic.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382201510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668382201881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668382202123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668382202123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668382202139 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668382202139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668382202139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668382202139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668382202143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 23:30:02 2022 " "Processing ended: Sun Nov 13 23:30:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668382202143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668382202143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668382202143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668382202143 ""}
