// Seed: 3449392034
module module_0 (
    id_1,
    id_2
);
  inout reg id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge id_2) 1 == id_1 / id_2)
  else $clog2(69);
  ;
  assign id_3 = 1;
  always @(posedge id_3 | id_3 == 1 & id_1 or posedge -1'b0 == id_1) id_2 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  module_0 modCall_1 (
      id_1,
      id_3
  );
  output logic [7:0] id_13;
  output wire id_12;
  inout wire _id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout reg id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge (-1)) id_3 = id_7 !=? id_15;
  wire id_17;
  assign id_13[id_11] = id_5[1];
  wire id_18;
  ;
  assign id_18 = $unsigned(7);
  ;
  wire [1 : -1] id_19;
endmodule
