#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\國立臺中科大\大二\二下\數位邏輯實習\Icarus_Verilong\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\國立臺中科大\大二\二下\數位邏輯實習\Icarus_Verilong\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\國立臺中科大\大二\二下\數位邏輯實習\Icarus_Verilong\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\國立臺中科大\大二\二下\數位邏輯實習\Icarus_Verilong\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\國立臺中科大\大二\二下\數位邏輯實習\Icarus_Verilong\iverilog\lib\ivl\va_math.vpi";
S_0000028ee108b860 .scope module, "decoder_3_8_tb" "decoder_3_8_tb" 2 1;
 .timescale 0 0;
v0000028ee10e3f20_0 .var "E_tb", 0 0;
v0000028ee10e37a0_0 .var "In_tb", 2 0;
v0000028ee10e3de0_0 .net "Out_tb", 7 0, L_0000028ee10e3340;  1 drivers
v0000028ee10e4240_0 .var "clka", 0 0;
v0000028ee10e3e80_0 .net "clka_out", 0 0, v0000028ee1078780_0;  1 drivers
v0000028ee10e2ee0_0 .var "clkb", 0 0;
v0000028ee10e3ca0_0 .net "clkb_out", 0 0, v0000028ee10788c0_0;  1 drivers
S_0000028ee108b9f0 .scope module, "clkgen_1" "clkgen" 2 8, 3 21 0, S_0000028ee108b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clka";
    .port_info 1 /INPUT 1 "clkb";
    .port_info 2 /OUTPUT 1 "clka_out";
    .port_info 3 /OUTPUT 1 "clkb_out";
v0000028ee1078500_0 .net "clka", 0 0, v0000028ee10e4240_0;  1 drivers
v0000028ee1078780_0 .var "clka_out", 0 0;
v0000028ee10786e0_0 .net "clkb", 0 0, v0000028ee10e2ee0_0;  1 drivers
v0000028ee10788c0_0 .var "clkb_out", 0 0;
E_0000028ee1077b30 .event anyedge, v0000028ee10786e0_0;
E_0000028ee1077a70 .event anyedge, v0000028ee1078500_0;
S_0000028ee108bb80 .scope module, "decoder_1" "decoder_3_8" 2 7, 3 9 0, S_0000028ee108b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 3 "In";
    .port_info 2 /OUTPUT 8 "Out";
L_0000028ee108acd0 .functor NOT 1, L_0000028ee10e3700, C4<0>, C4<0>, C4<0>;
L_0000028ee108b050 .functor AND 1, v0000028ee10e3f20_0, L_0000028ee10e3480, C4<1>, C4<1>;
L_0000028ee108adb0 .functor AND 1, v0000028ee10e3f20_0, L_0000028ee108acd0, C4<1>, C4<1>;
v0000028ee1078e60_0 .net "E", 0 0, v0000028ee10e3f20_0;  1 drivers
v0000028ee1078b40_0 .net "E1", 0 0, L_0000028ee108acd0;  1 drivers
v0000028ee1078f00_0 .net "G1", 0 0, L_0000028ee108b050;  1 drivers
v0000028ee1078140_0 .net "G2", 0 0, L_0000028ee108adb0;  1 drivers
v0000028ee1078280_0 .net "In", 2 0, v0000028ee10e37a0_0;  1 drivers
v0000028ee1078320_0 .net "Out", 7 0, L_0000028ee10e3340;  alias, 1 drivers
v0000028ee10e32a0_0 .net *"_ivl_1", 0 0, L_0000028ee10e3700;  1 drivers
v0000028ee10e3520_0 .net *"_ivl_3", 0 0, L_0000028ee10e3480;  1 drivers
L_0000028ee10e3700 .part v0000028ee10e37a0_0, 2, 1;
L_0000028ee10e3480 .part v0000028ee10e37a0_0, 2, 1;
L_0000028ee10e3ac0 .part v0000028ee10e37a0_0, 0, 2;
L_0000028ee10e4560 .part v0000028ee10e37a0_0, 0, 2;
L_0000028ee10e3340 .concat8 [ 4 4 0 0], L_0000028ee10e35c0, L_0000028ee10e3a20;
S_0000028ee10895e0 .scope module, "block1" "decoder_2_4" 3 17, 3 1 0, S_0000028ee108bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "In";
    .port_info 2 /OUTPUT 4 "Out";
v0000028ee10785a0_0 .net "E", 0 0, L_0000028ee108b050;  alias, 1 drivers
v0000028ee1078820_0 .net "In", 1 0, L_0000028ee10e3ac0;  1 drivers
v0000028ee1078960_0 .net "Out", 3 0, L_0000028ee10e3a20;  1 drivers
L_0000028ee10e4868 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000028ee1078000_0 .net/2u *"_ivl_0", 3 0, L_0000028ee10e4868;  1 drivers
v0000028ee10783c0_0 .net *"_ivl_2", 3 0, L_0000028ee10e41a0;  1 drivers
L_0000028ee10e48b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000028ee1078640_0 .net/2u *"_ivl_4", 3 0, L_0000028ee10e48b0;  1 drivers
L_0000028ee10e41a0 .shift/l 4, L_0000028ee10e4868, L_0000028ee10e3ac0;
L_0000028ee10e3a20 .functor MUXZ 4, L_0000028ee10e48b0, L_0000028ee10e41a0, L_0000028ee108b050, C4<>;
S_0000028ee1089770 .scope module, "block2" "decoder_2_4" 3 18, 3 1 0, S_0000028ee108bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "In";
    .port_info 2 /OUTPUT 4 "Out";
v0000028ee1078d20_0 .net "E", 0 0, L_0000028ee108adb0;  alias, 1 drivers
v0000028ee1078a00_0 .net "In", 1 0, L_0000028ee10e4560;  1 drivers
v0000028ee1078be0_0 .net "Out", 3 0, L_0000028ee10e35c0;  1 drivers
L_0000028ee10e48f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000028ee1078c80_0 .net/2u *"_ivl_0", 3 0, L_0000028ee10e48f8;  1 drivers
v0000028ee1078aa0_0 .net *"_ivl_2", 3 0, L_0000028ee10e3840;  1 drivers
L_0000028ee10e4940 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000028ee1078460_0 .net/2u *"_ivl_4", 3 0, L_0000028ee10e4940;  1 drivers
L_0000028ee10e3840 .shift/l 4, L_0000028ee10e48f8, L_0000028ee10e4560;
L_0000028ee10e35c0 .functor MUXZ 4, L_0000028ee10e4940, L_0000028ee10e3840, L_0000028ee108adb0, C4<>;
    .scope S_0000028ee108b9f0;
T_0 ;
    %wait E_0000028ee1077a70;
    %load/vec4 v0000028ee1078500_0;
    %store/vec4 v0000028ee1078780_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028ee108b9f0;
T_1 ;
    %wait E_0000028ee1077b30;
    %load/vec4 v0000028ee10786e0_0;
    %store/vec4 v0000028ee10788c0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028ee108b860;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ee10e4240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ee10e2ee0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000028ee108b860;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0000028ee10e4240_0;
    %inv;
    %store/vec4 v0000028ee10e4240_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028ee108b860;
T_4 ;
    %delay 20, 0;
    %load/vec4 v0000028ee10e2ee0_0;
    %inv;
    %store/vec4 v0000028ee10e2ee0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028ee108b860;
T_5 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ee10e3f20_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028ee10e37a0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000028ee108b860;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "test0324.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028ee108bb80 {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028ee108b9f0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test0324_tb.v";
    "test0324.v";
