// Seed: 3515717852
module module_0 (
    input wor id_0
);
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output logic id_2,
    input supply0 id_3,
    output wire id_4,
    output supply0 id_5,
    input logic id_6,
    input tri1 id_7
);
  logic id_9 = id_6;
  module_0(
      id_3
  );
  byte id_10 = 1;
  always
    if (id_0) id_9 <= id_10;
    else if (1)
      #1
      fork
        id_10 <= 1;
        id_10 <= 1;
      join
  id_11(
      .id_0(id_10), .id_1(), .id_2(id_1), .id_3(""), .id_4(1), .id_5(1)
  );
  wire id_12;
  wire id_13;
  always_latch id_2 <= id_6;
  wire id_14;
  if (id_7) begin
    wire id_15;
  end
  wire id_16;
endmodule
