-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
-- Date        : Sat Dec  3 17:27:24 2016
-- Host        : iaea-gft running 64-bit Ubuntu 16.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/raph/zed-design/hdmi/hdmi.srcs/sources_1/bd/system/ip/system_image_filter_0_1/system_image_filter_0_1_sim_netlist.vhdl
-- Design      : system_image_filter_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_AXIvideo2Mat44 is
  port (
    \rdata_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIvideo2Mat44_U0_img_0_data_stream_0_write : out STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    video_in_TVALID : in STD_LOGIC;
    img_0_data_stream_1_full_n : in STD_LOGIC;
    img_0_data_stream_0_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \int_cols_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_rows_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_condition_671 : in STD_LOGIC;
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_AXIvideo2Mat44 : entity is "AXIvideo2Mat44";
end system_image_filter_0_1_AXIvideo2Mat44;

architecture STRUCTURE of system_image_filter_0_1_AXIvideo2Mat44 is
  signal \^axivideo2mat44_u0_c_low_thresh_channel_1_write\ : STD_LOGIC;
  signal \^axivideo2mat44_u0_img_0_data_stream_0_write\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_NS_fsm327_in : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_4_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_5_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_6_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_7_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_reg_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_reg_i_2_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_reg_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_reg_i_2_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_0 : STD_LOGIC;
  signal axi_data_V1_i_i_i_i_reg_514 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V1_i_i_i_i_reg_514[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_i_i_i_reg_514[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_i_i_i_reg_514[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_i_i_i_reg_514[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_i_i_i_reg_514[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_i_i_i_reg_514[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_i_i_i_reg_514[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_i_i_i_reg_514[7]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_1_i_i_i_i_reg_569 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_1_i_i_i_i_reg_569[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_i_i_i_reg_569[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_i_i_i_reg_569[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_i_i_i_reg_569[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_i_i_i_reg_569[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_i_i_i_reg_569[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_i_i_i_reg_569[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_i_i_i_reg_569[7]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_3_i_i_i_i_reg_628 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_last_V1_i_i_i_i_reg_504 : STD_LOGIC;
  signal \axi_last_V1_i_i_i_i_reg_504[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_2_i_i_i_i_phi_fu_585_p4 : STD_LOGIC;
  signal axi_last_V_3_i_i_i_i_reg_616 : STD_LOGIC;
  signal \axi_last_V_3_i_i_i_i_reg_616[0]_i_1_n_0\ : STD_LOGIC;
  signal brmerge_i_i_i_i_fu_692_p2 : STD_LOGIC;
  signal \brmerge_i_i_i_i_reg_767[0]_i_1_n_0\ : STD_LOGIC;
  signal \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\ : STD_LOGIC;
  signal \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_2_i_i_i_i_reg_605[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_2_i_i_i_i_reg_605_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_i_i_i_i_reg_546 : STD_LOGIC;
  signal \eol_i_i_i_i_reg_546_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_reg_558 : STD_LOGIC;
  signal \eol_reg_558[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_reg_558_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_reg_758[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_reg_758_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_672_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_753 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_V_reg_753[10]_i_2_n_0\ : STD_LOGIC;
  signal int_ap_start_i_4_n_0 : STD_LOGIC;
  signal int_ap_start_i_5_n_0 : STD_LOGIC;
  signal int_ap_start_i_6_n_0 : STD_LOGIC;
  signal int_ap_start_i_7_n_0 : STD_LOGIC;
  signal int_ap_start_reg_i_2_n_1 : STD_LOGIC;
  signal int_ap_start_reg_i_2_n_2 : STD_LOGIC;
  signal int_ap_start_reg_i_2_n_3 : STD_LOGIC;
  signal j_V_fu_683_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_32_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_3_i_i_i_i_reg_535 : STD_LOGIC;
  signal p_3_i_i_i_i_reg_5350 : STD_LOGIC;
  signal \p_3_i_i_i_i_reg_535[10]_i_4_n_0\ : STD_LOGIC;
  signal \p_3_i_i_i_i_reg_535_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_49_in : STD_LOGIC;
  signal p_i_i_i_i_reg_524 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sof_1_i_i_i_i_fu_176 : STD_LOGIC;
  signal \sof_1_i_i_i_i_fu_176[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_data_V_reg_729 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_last_V_reg_737 : STD_LOGIC;
  signal \^video_in_tready\ : STD_LOGIC;
  signal video_in_V_data_V_0_ack_in : STD_LOGIC;
  signal video_in_V_data_V_0_ack_out : STD_LOGIC;
  signal video_in_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal video_in_V_data_V_0_load_A : STD_LOGIC;
  signal video_in_V_data_V_0_load_B : STD_LOGIC;
  signal video_in_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal video_in_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal video_in_V_data_V_0_sel : STD_LOGIC;
  signal video_in_V_data_V_0_sel326_out : STD_LOGIC;
  signal video_in_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal video_in_V_data_V_0_sel_wr : STD_LOGIC;
  signal video_in_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \video_in_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_in_V_data_V_0_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \video_in_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal video_in_V_dest_V_0_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \video_in_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_in_V_dest_V_0_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \video_in_V_dest_V_0_state[1]_i_3_n_0\ : STD_LOGIC;
  signal video_in_V_last_V_0_ack_in : STD_LOGIC;
  signal video_in_V_last_V_0_data_out : STD_LOGIC;
  signal video_in_V_last_V_0_payload_A : STD_LOGIC;
  signal \video_in_V_last_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal video_in_V_last_V_0_payload_B : STD_LOGIC;
  signal \video_in_V_last_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal video_in_V_last_V_0_sel : STD_LOGIC;
  signal video_in_V_last_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal video_in_V_last_V_0_sel_wr : STD_LOGIC;
  signal video_in_V_last_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \video_in_V_last_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_in_V_last_V_0_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \video_in_V_last_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal video_in_V_user_V_0_ack_in : STD_LOGIC;
  signal video_in_V_user_V_0_payload_A : STD_LOGIC;
  signal \video_in_V_user_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal video_in_V_user_V_0_payload_B : STD_LOGIC;
  signal \video_in_V_user_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal video_in_V_user_V_0_sel : STD_LOGIC;
  signal video_in_V_user_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal video_in_V_user_V_0_sel_wr : STD_LOGIC;
  signal video_in_V_user_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \video_in_V_user_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_in_V_user_V_0_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \video_in_V_user_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_ap_enable_reg_pp1_iter0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_start_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair13";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_3 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V1_i_i_i_i_reg_514[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V1_i_i_i_i_reg_514[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V1_i_i_i_i_reg_514[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_data_V1_i_i_i_i_reg_514[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_data_V1_i_i_i_i_reg_514[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V1_i_i_i_i_reg_514[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V1_i_i_i_i_reg_514[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_i_i_i_reg_628[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_i_i_i_reg_628[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_i_i_i_reg_628[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_last_V1_i_i_i_i_reg_504[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \brmerge_i_i_i_i_reg_767[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \brmerge_i_i_i_i_reg_767[0]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \eol_reg_558[0]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \exitcond_i_i_i_i_reg_758[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_V_reg_753[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_V_reg_753[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_V_reg_753[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_V_reg_753[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_V_reg_753[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i_V_reg_753[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i_V_reg_753[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_V_reg_753[9]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_3_i_i_i_i_reg_535[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_3_i_i_i_i_reg_535[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_3_i_i_i_i_reg_535[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_3_i_i_i_i_reg_535[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_3_i_i_i_i_reg_535[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_3_i_i_i_i_reg_535[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_3_i_i_i_i_reg_535[8]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_3_i_i_i_i_reg_535[9]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_729[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_729[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_729[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_729[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_729[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_729[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_729[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_729[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_737[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of video_in_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of video_in_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \video_in_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \video_in_V_dest_V_0_state[1]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \video_in_V_dest_V_0_state[1]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of video_in_V_last_V_0_sel_rd_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of video_in_V_last_V_0_sel_wr_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \video_in_V_last_V_0_state[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of video_in_V_user_V_0_sel_wr_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \video_in_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair17";
begin
  AXIvideo2Mat44_U0_c_low_thresh_channel_1_write <= \^axivideo2mat44_u0_c_low_thresh_channel_1_write\;
  AXIvideo2Mat44_U0_img_0_data_stream_0_write <= \^axivideo2mat44_u0_img_0_data_stream_0_write\;
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  video_in_TREADY <= \^video_in_tready\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(0),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_payload_B(0),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(0),
      O => D(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(1),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_payload_B(1),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(2),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_payload_B(2),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(3),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_payload_B(3),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(4),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_payload_B(4),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(5),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_payload_B(5),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(6),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_payload_B(6),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(7),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_payload_B(7),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(7),
      O => D(7)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => ap_condition_671,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02A2AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => video_in_V_user_V_0_payload_A,
      I2 => video_in_V_user_V_0_sel,
      I3 => video_in_V_user_V_0_payload_B,
      I4 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I5 => \^axivideo2mat44_u0_c_low_thresh_channel_1_write\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_condition_671,
      O => \^axivideo2mat44_u0_c_low_thresh_channel_1_write\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_user_V_0_payload_B,
      I3 => video_in_V_user_V_0_sel,
      I4 => video_in_V_user_V_0_payload_A,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0FFFFB0F0B0F0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_NS_fsm327_in,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_NS_fsm327_in,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      I3 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDDDDDDDDDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => \exitcond_i_i_i_i_reg_758_reg_n_0_[0]\,
      I2 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I3 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I4 => img_0_data_stream_1_full_n,
      I5 => img_0_data_stream_0_full_n,
      O => ap_NS_fsm327_in
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8C8C8CCC"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I4 => \eol_2_i_i_i_i_reg_605_reg_n_0_[0]\,
      I5 => ap_CS_fsm_state7,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \eol_2_i_i_i_i_reg_605_reg_n_0_[0]\,
      I1 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp1_iter0_reg_i_2_n_0,
      I5 => p_34_in,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_NS_fsm327_in,
      I1 => ap_CS_fsm_pp1_stage0,
      O => p_34_in
    );
ap_enable_reg_pp1_iter0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(9),
      I1 => \int_cols_reg[10]\(9),
      I2 => \int_cols_reg[10]\(10),
      I3 => \p_3_i_i_i_i_reg_535_reg__0\(10),
      O => ap_enable_reg_pp1_iter0_i_4_n_0
    );
ap_enable_reg_pp1_iter0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(7),
      I1 => \int_cols_reg[10]\(7),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(6),
      I3 => \int_cols_reg[10]\(6),
      I4 => \p_3_i_i_i_i_reg_535_reg__0\(8),
      I5 => \int_cols_reg[10]\(8),
      O => ap_enable_reg_pp1_iter0_i_5_n_0
    );
ap_enable_reg_pp1_iter0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(4),
      I1 => \int_cols_reg[10]\(4),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(3),
      I3 => \int_cols_reg[10]\(3),
      I4 => \p_3_i_i_i_i_reg_535_reg__0\(5),
      I5 => \int_cols_reg[10]\(5),
      O => ap_enable_reg_pp1_iter0_i_6_n_0
    );
ap_enable_reg_pp1_iter0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(1),
      I1 => \int_cols_reg[10]\(1),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(0),
      I3 => \int_cols_reg[10]\(0),
      I4 => \p_3_i_i_i_i_reg_535_reg__0\(2),
      I5 => \int_cols_reg[10]\(2),
      O => ap_enable_reg_pp1_iter0_i_7_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_enable_reg_pp1_iter0_reg_i_2_n_0,
      CO(2) => ap_enable_reg_pp1_iter0_reg_i_2_n_1,
      CO(1) => ap_enable_reg_pp1_iter0_reg_i_2_n_2,
      CO(0) => ap_enable_reg_pp1_iter0_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_enable_reg_pp1_iter0_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => ap_enable_reg_pp1_iter0_i_4_n_0,
      S(2) => ap_enable_reg_pp1_iter0_i_5_n_0,
      S(1) => ap_enable_reg_pp1_iter0_i_6_n_0,
      S(0) => ap_enable_reg_pp1_iter0_i_7_n_0
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A000A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_rst_n,
      I3 => \^co\(0),
      I4 => \^q\(1),
      I5 => p_34_in,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_state7,
      I2 => ap_enable_reg_pp2_iter0_i_2_n_0,
      O => ap_enable_reg_pp2_iter0_i_1_n_0
    );
ap_enable_reg_pp2_iter0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD555DDDD5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I4 => \eol_2_i_i_i_i_reg_605_reg_n_0_[0]\,
      I5 => video_in_V_last_V_0_data_out,
      O => ap_enable_reg_pp2_iter0_i_2_n_0
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_0,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1_reg_n_0,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state7,
      I4 => p_32_in,
      O => ap_enable_reg_pp2_iter1_i_1_n_0
    );
ap_enable_reg_pp2_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter1_reg_n_0,
      I2 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I3 => \eol_2_i_i_i_i_reg_605_reg_n_0_[0]\,
      O => p_32_in
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_0,
      Q => ap_enable_reg_pp2_iter1_reg_n_0,
      R => '0'
    );
\axi_data_V1_i_i_i_i_reg_514[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_729(0),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_i_i_i_reg_628(0),
      O => \axi_data_V1_i_i_i_i_reg_514[0]_i_1_n_0\
    );
\axi_data_V1_i_i_i_i_reg_514[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_729(1),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_i_i_i_reg_628(1),
      O => \axi_data_V1_i_i_i_i_reg_514[1]_i_1_n_0\
    );
\axi_data_V1_i_i_i_i_reg_514[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_729(2),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_i_i_i_reg_628(2),
      O => \axi_data_V1_i_i_i_i_reg_514[2]_i_1_n_0\
    );
\axi_data_V1_i_i_i_i_reg_514[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_729(3),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_i_i_i_reg_628(3),
      O => \axi_data_V1_i_i_i_i_reg_514[3]_i_1_n_0\
    );
\axi_data_V1_i_i_i_i_reg_514[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_729(4),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_i_i_i_reg_628(4),
      O => \axi_data_V1_i_i_i_i_reg_514[4]_i_1_n_0\
    );
\axi_data_V1_i_i_i_i_reg_514[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_729(5),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_i_i_i_reg_628(5),
      O => \axi_data_V1_i_i_i_i_reg_514[5]_i_1_n_0\
    );
\axi_data_V1_i_i_i_i_reg_514[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_729(6),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_i_i_i_reg_628(6),
      O => \axi_data_V1_i_i_i_i_reg_514[6]_i_1_n_0\
    );
\axi_data_V1_i_i_i_i_reg_514[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_729(7),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_i_i_i_reg_628(7),
      O => \axi_data_V1_i_i_i_i_reg_514[7]_i_1_n_0\
    );
\axi_data_V1_i_i_i_i_reg_514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_i_i_i_reg_514[0]_i_1_n_0\,
      Q => axi_data_V1_i_i_i_i_reg_514(0),
      R => '0'
    );
\axi_data_V1_i_i_i_i_reg_514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_i_i_i_reg_514[1]_i_1_n_0\,
      Q => axi_data_V1_i_i_i_i_reg_514(1),
      R => '0'
    );
\axi_data_V1_i_i_i_i_reg_514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_i_i_i_reg_514[2]_i_1_n_0\,
      Q => axi_data_V1_i_i_i_i_reg_514(2),
      R => '0'
    );
\axi_data_V1_i_i_i_i_reg_514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_i_i_i_reg_514[3]_i_1_n_0\,
      Q => axi_data_V1_i_i_i_i_reg_514(3),
      R => '0'
    );
\axi_data_V1_i_i_i_i_reg_514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_i_i_i_reg_514[4]_i_1_n_0\,
      Q => axi_data_V1_i_i_i_i_reg_514(4),
      R => '0'
    );
\axi_data_V1_i_i_i_i_reg_514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_i_i_i_reg_514[5]_i_1_n_0\,
      Q => axi_data_V1_i_i_i_i_reg_514(5),
      R => '0'
    );
\axi_data_V1_i_i_i_i_reg_514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_i_i_i_reg_514[6]_i_1_n_0\,
      Q => axi_data_V1_i_i_i_i_reg_514(6),
      R => '0'
    );
\axi_data_V1_i_i_i_i_reg_514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_i_i_i_reg_514[7]_i_1_n_0\,
      Q => axi_data_V1_i_i_i_i_reg_514(7),
      R => '0'
    );
\axi_data_V_1_i_i_i_i_reg_569[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(0),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_data_out(0),
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_data_V1_i_i_i_i_reg_514(0),
      O => \axi_data_V_1_i_i_i_i_reg_569[0]_i_1_n_0\
    );
\axi_data_V_1_i_i_i_i_reg_569[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(1),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_data_out(1),
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_data_V1_i_i_i_i_reg_514(1),
      O => \axi_data_V_1_i_i_i_i_reg_569[1]_i_1_n_0\
    );
\axi_data_V_1_i_i_i_i_reg_569[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(2),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_data_out(2),
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_data_V1_i_i_i_i_reg_514(2),
      O => \axi_data_V_1_i_i_i_i_reg_569[2]_i_1_n_0\
    );
\axi_data_V_1_i_i_i_i_reg_569[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(3),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_data_out(3),
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_data_V1_i_i_i_i_reg_514(3),
      O => \axi_data_V_1_i_i_i_i_reg_569[3]_i_1_n_0\
    );
\axi_data_V_1_i_i_i_i_reg_569[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(4),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_data_out(4),
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_data_V1_i_i_i_i_reg_514(4),
      O => \axi_data_V_1_i_i_i_i_reg_569[4]_i_1_n_0\
    );
\axi_data_V_1_i_i_i_i_reg_569[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(5),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_data_out(5),
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_data_V1_i_i_i_i_reg_514(5),
      O => \axi_data_V_1_i_i_i_i_reg_569[5]_i_1_n_0\
    );
\axi_data_V_1_i_i_i_i_reg_569[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(6),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_data_out(6),
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_data_V1_i_i_i_i_reg_514(6),
      O => \axi_data_V_1_i_i_i_i_reg_569[6]_i_1_n_0\
    );
\axi_data_V_1_i_i_i_i_reg_569[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(7),
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_data_out(7),
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_data_V1_i_i_i_i_reg_514(7),
      O => \axi_data_V_1_i_i_i_i_reg_569[7]_i_1_n_0\
    );
\axi_data_V_1_i_i_i_i_reg_569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \axi_data_V_1_i_i_i_i_reg_569[0]_i_1_n_0\,
      Q => axi_data_V_1_i_i_i_i_reg_569(0),
      R => '0'
    );
\axi_data_V_1_i_i_i_i_reg_569_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \axi_data_V_1_i_i_i_i_reg_569[1]_i_1_n_0\,
      Q => axi_data_V_1_i_i_i_i_reg_569(1),
      R => '0'
    );
\axi_data_V_1_i_i_i_i_reg_569_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \axi_data_V_1_i_i_i_i_reg_569[2]_i_1_n_0\,
      Q => axi_data_V_1_i_i_i_i_reg_569(2),
      R => '0'
    );
\axi_data_V_1_i_i_i_i_reg_569_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \axi_data_V_1_i_i_i_i_reg_569[3]_i_1_n_0\,
      Q => axi_data_V_1_i_i_i_i_reg_569(3),
      R => '0'
    );
\axi_data_V_1_i_i_i_i_reg_569_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \axi_data_V_1_i_i_i_i_reg_569[4]_i_1_n_0\,
      Q => axi_data_V_1_i_i_i_i_reg_569(4),
      R => '0'
    );
\axi_data_V_1_i_i_i_i_reg_569_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \axi_data_V_1_i_i_i_i_reg_569[5]_i_1_n_0\,
      Q => axi_data_V_1_i_i_i_i_reg_569(5),
      R => '0'
    );
\axi_data_V_1_i_i_i_i_reg_569_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \axi_data_V_1_i_i_i_i_reg_569[6]_i_1_n_0\,
      Q => axi_data_V_1_i_i_i_i_reg_569(6),
      R => '0'
    );
\axi_data_V_1_i_i_i_i_reg_569_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \axi_data_V_1_i_i_i_i_reg_569[7]_i_1_n_0\,
      Q => axi_data_V_1_i_i_i_i_reg_569(7),
      R => '0'
    );
\axi_data_V_3_i_i_i_i_reg_628[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(0),
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_data_V_0_payload_B(0),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(0),
      O => p_1_in(0)
    );
\axi_data_V_3_i_i_i_i_reg_628[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(1),
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_data_V_0_payload_B(1),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(1),
      O => p_1_in(1)
    );
\axi_data_V_3_i_i_i_i_reg_628[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(2),
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_data_V_0_payload_B(2),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(2),
      O => p_1_in(2)
    );
\axi_data_V_3_i_i_i_i_reg_628[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(3),
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_data_V_0_payload_B(3),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(3),
      O => p_1_in(3)
    );
\axi_data_V_3_i_i_i_i_reg_628[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(4),
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_data_V_0_payload_B(4),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(4),
      O => p_1_in(4)
    );
\axi_data_V_3_i_i_i_i_reg_628[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(5),
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_data_V_0_payload_B(5),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(5),
      O => p_1_in(5)
    );
\axi_data_V_3_i_i_i_i_reg_628[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(6),
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_data_V_0_payload_B(6),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(6),
      O => p_1_in(6)
    );
\axi_data_V_3_i_i_i_i_reg_628[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_i_i_i_reg_569(7),
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_data_V_0_payload_B(7),
      I3 => video_in_V_data_V_0_sel,
      I4 => video_in_V_data_V_0_payload_A(7),
      O => p_1_in(7)
    );
\axi_data_V_3_i_i_i_i_reg_628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => p_1_in(0),
      Q => axi_data_V_3_i_i_i_i_reg_628(0),
      R => '0'
    );
\axi_data_V_3_i_i_i_i_reg_628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => p_1_in(1),
      Q => axi_data_V_3_i_i_i_i_reg_628(1),
      R => '0'
    );
\axi_data_V_3_i_i_i_i_reg_628_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => p_1_in(2),
      Q => axi_data_V_3_i_i_i_i_reg_628(2),
      R => '0'
    );
\axi_data_V_3_i_i_i_i_reg_628_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => p_1_in(3),
      Q => axi_data_V_3_i_i_i_i_reg_628(3),
      R => '0'
    );
\axi_data_V_3_i_i_i_i_reg_628_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => p_1_in(4),
      Q => axi_data_V_3_i_i_i_i_reg_628(4),
      R => '0'
    );
\axi_data_V_3_i_i_i_i_reg_628_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => p_1_in(5),
      Q => axi_data_V_3_i_i_i_i_reg_628(5),
      R => '0'
    );
\axi_data_V_3_i_i_i_i_reg_628_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => p_1_in(6),
      Q => axi_data_V_3_i_i_i_i_reg_628(6),
      R => '0'
    );
\axi_data_V_3_i_i_i_i_reg_628_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => p_1_in(7),
      Q => axi_data_V_3_i_i_i_i_reg_628(7),
      R => '0'
    );
\axi_last_V1_i_i_i_i_reg_504[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_737,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_i_i_i_reg_616,
      O => \axi_last_V1_i_i_i_i_reg_504[0]_i_1_n_0\
    );
\axi_last_V1_i_i_i_i_reg_504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_i_i_i_i_reg_504[0]_i_1_n_0\,
      Q => axi_last_V1_i_i_i_i_reg_504,
      R => '0'
    );
\axi_last_V_3_i_i_i_i_reg_616[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_558_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_last_V_0_payload_B,
      I3 => video_in_V_last_V_0_sel,
      I4 => video_in_V_last_V_0_payload_A,
      O => \axi_last_V_3_i_i_i_i_reg_616[0]_i_1_n_0\
    );
\axi_last_V_3_i_i_i_i_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => \axi_last_V_3_i_i_i_i_reg_616[0]_i_1_n_0\,
      Q => axi_last_V_3_i_i_i_i_reg_616,
      R => '0'
    );
\brmerge_i_i_i_i_reg_767[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => brmerge_i_i_i_i_fu_692_p2,
      I1 => p_34_in,
      I2 => ap_enable_reg_pp1_iter0_reg_i_2_n_0,
      I3 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      O => \brmerge_i_i_i_i_reg_767[0]_i_1_n_0\
    );
\brmerge_i_i_i_i_reg_767[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEAEEEEEE"
    )
        port map (
      I0 => sof_1_i_i_i_i_fu_176,
      I1 => \eol_i_i_i_i_reg_546_reg_n_0_[0]\,
      I2 => \exitcond_i_i_i_i_reg_758_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => ap_enable_reg_pp1_iter1_reg_n_0,
      I5 => axi_last_V_2_i_i_i_i_phi_fu_585_p4,
      O => brmerge_i_i_i_i_fu_692_p2
    );
\brmerge_i_i_i_i_reg_767[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_558_reg_n_0_[0]\,
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_last_V_0_payload_B,
      I3 => video_in_V_last_V_0_sel,
      I4 => video_in_V_last_V_0_payload_A,
      O => axi_last_V_2_i_i_i_i_phi_fu_585_p4
    );
\brmerge_i_i_i_i_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \brmerge_i_i_i_i_reg_767[0]_i_1_n_0\,
      Q => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      R => '0'
    );
\eol_2_i_i_i_i_reg_605[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \eol_2_i_i_i_i_reg_605_reg_n_0_[0]\,
      I1 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => ap_CS_fsm_state7,
      O => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\
    );
\eol_2_i_i_i_i_reg_605[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_i_i_i_i_reg_546_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => video_in_V_last_V_0_payload_B,
      I3 => video_in_V_last_V_0_sel,
      I4 => video_in_V_last_V_0_payload_A,
      O => \eol_2_i_i_i_i_reg_605[0]_i_2_n_0\
    );
\eol_2_i_i_i_i_reg_605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_i_i_i_reg_605[0]_i_1_n_0\,
      D => \eol_2_i_i_i_i_reg_605[0]_i_2_n_0\,
      Q => \eol_2_i_i_i_i_reg_605_reg_n_0_[0]\,
      R => '0'
    );
\eol_i_i_i_i_reg_546[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I1 => video_in_V_last_V_0_payload_A,
      I2 => video_in_V_last_V_0_sel,
      I3 => video_in_V_last_V_0_payload_B,
      I4 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I5 => \eol_reg_558_reg_n_0_[0]\,
      O => eol_i_i_i_i_reg_546
    );
\eol_i_i_i_i_reg_546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => eol_i_i_i_i_reg_546,
      Q => \eol_i_i_i_i_reg_546_reg_n_0_[0]\,
      R => '0'
    );
\eol_reg_558[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I1 => \^co\(0),
      I2 => \^q\(1),
      O => eol_reg_558
    );
\eol_reg_558[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \eol_reg_558_reg_n_0_[0]\,
      I1 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      I2 => video_in_V_last_V_0_data_out,
      I3 => \^axivideo2mat44_u0_img_0_data_stream_0_write\,
      I4 => axi_last_V1_i_i_i_i_reg_504,
      O => \eol_reg_558[0]_i_2_n_0\
    );
\eol_reg_558[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_NS_fsm327_in,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \exitcond_i_i_i_i_reg_758_reg_n_0_[0]\,
      O => \^axivideo2mat44_u0_img_0_data_stream_0_write\
    );
\eol_reg_558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_558,
      D => \eol_reg_558[0]_i_2_n_0\,
      Q => \eol_reg_558_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_i_i_i_i_reg_758[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_reg_i_2_n_0,
      I1 => p_34_in,
      I2 => \exitcond_i_i_i_i_reg_758_reg_n_0_[0]\,
      O => \exitcond_i_i_i_i_reg_758[0]_i_1_n_0\
    );
\exitcond_i_i_i_i_reg_758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_i_i_i_reg_758[0]_i_1_n_0\,
      Q => \exitcond_i_i_i_i_reg_758_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_753[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(0),
      O => i_V_fu_672_p2(0)
    );
\i_V_reg_753[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(8),
      I1 => p_i_i_i_i_reg_524(6),
      I2 => \i_V_reg_753[10]_i_2_n_0\,
      I3 => p_i_i_i_i_reg_524(7),
      I4 => p_i_i_i_i_reg_524(9),
      I5 => p_i_i_i_i_reg_524(10),
      O => i_V_fu_672_p2(10)
    );
\i_V_reg_753[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(5),
      I1 => p_i_i_i_i_reg_524(3),
      I2 => p_i_i_i_i_reg_524(1),
      I3 => p_i_i_i_i_reg_524(0),
      I4 => p_i_i_i_i_reg_524(2),
      I5 => p_i_i_i_i_reg_524(4),
      O => \i_V_reg_753[10]_i_2_n_0\
    );
\i_V_reg_753[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(0),
      I1 => p_i_i_i_i_reg_524(1),
      O => i_V_fu_672_p2(1)
    );
\i_V_reg_753[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(0),
      I1 => p_i_i_i_i_reg_524(1),
      I2 => p_i_i_i_i_reg_524(2),
      O => i_V_fu_672_p2(2)
    );
\i_V_reg_753[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(1),
      I1 => p_i_i_i_i_reg_524(0),
      I2 => p_i_i_i_i_reg_524(2),
      I3 => p_i_i_i_i_reg_524(3),
      O => i_V_fu_672_p2(3)
    );
\i_V_reg_753[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(2),
      I1 => p_i_i_i_i_reg_524(0),
      I2 => p_i_i_i_i_reg_524(1),
      I3 => p_i_i_i_i_reg_524(3),
      I4 => p_i_i_i_i_reg_524(4),
      O => i_V_fu_672_p2(4)
    );
\i_V_reg_753[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(3),
      I1 => p_i_i_i_i_reg_524(1),
      I2 => p_i_i_i_i_reg_524(0),
      I3 => p_i_i_i_i_reg_524(2),
      I4 => p_i_i_i_i_reg_524(4),
      I5 => p_i_i_i_i_reg_524(5),
      O => i_V_fu_672_p2(5)
    );
\i_V_reg_753[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_V_reg_753[10]_i_2_n_0\,
      I1 => p_i_i_i_i_reg_524(6),
      O => i_V_fu_672_p2(6)
    );
\i_V_reg_753[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_V_reg_753[10]_i_2_n_0\,
      I1 => p_i_i_i_i_reg_524(6),
      I2 => p_i_i_i_i_reg_524(7),
      O => i_V_fu_672_p2(7)
    );
\i_V_reg_753[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(6),
      I1 => \i_V_reg_753[10]_i_2_n_0\,
      I2 => p_i_i_i_i_reg_524(7),
      I3 => p_i_i_i_i_reg_524(8),
      O => i_V_fu_672_p2(8)
    );
\i_V_reg_753[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(7),
      I1 => \i_V_reg_753[10]_i_2_n_0\,
      I2 => p_i_i_i_i_reg_524(6),
      I3 => p_i_i_i_i_reg_524(8),
      I4 => p_i_i_i_i_reg_524(9),
      O => i_V_fu_672_p2(9)
    );
\i_V_reg_753_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(0),
      Q => i_V_reg_753(0),
      R => '0'
    );
\i_V_reg_753_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(10),
      Q => i_V_reg_753(10),
      R => '0'
    );
\i_V_reg_753_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(1),
      Q => i_V_reg_753(1),
      R => '0'
    );
\i_V_reg_753_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(2),
      Q => i_V_reg_753(2),
      R => '0'
    );
\i_V_reg_753_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(3),
      Q => i_V_reg_753(3),
      R => '0'
    );
\i_V_reg_753_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(4),
      Q => i_V_reg_753(4),
      R => '0'
    );
\i_V_reg_753_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(5),
      Q => i_V_reg_753(5),
      R => '0'
    );
\i_V_reg_753_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(6),
      Q => i_V_reg_753(6),
      R => '0'
    );
\i_V_reg_753_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(7),
      Q => i_V_reg_753(7),
      R => '0'
    );
\i_V_reg_753_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(8),
      Q => i_V_reg_753(8),
      R => '0'
    );
\i_V_reg_753_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_672_p2(9),
      Q => i_V_reg_753(9),
      R => '0'
    );
int_ap_start_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(9),
      I1 => \int_rows_reg[10]\(9),
      I2 => \int_rows_reg[10]\(10),
      I3 => p_i_i_i_i_reg_524(10),
      O => int_ap_start_i_4_n_0
    );
int_ap_start_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(7),
      I1 => \int_rows_reg[10]\(7),
      I2 => p_i_i_i_i_reg_524(6),
      I3 => \int_rows_reg[10]\(6),
      I4 => \int_rows_reg[10]\(8),
      I5 => p_i_i_i_i_reg_524(8),
      O => int_ap_start_i_5_n_0
    );
int_ap_start_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(4),
      I1 => \int_rows_reg[10]\(4),
      I2 => p_i_i_i_i_reg_524(3),
      I3 => \int_rows_reg[10]\(3),
      I4 => \int_rows_reg[10]\(5),
      I5 => p_i_i_i_i_reg_524(5),
      O => int_ap_start_i_6_n_0
    );
int_ap_start_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_i_i_i_reg_524(1),
      I1 => \int_rows_reg[10]\(1),
      I2 => p_i_i_i_i_reg_524(0),
      I3 => \int_rows_reg[10]\(0),
      I4 => \int_rows_reg[10]\(2),
      I5 => p_i_i_i_i_reg_524(2),
      O => int_ap_start_i_7_n_0
    );
int_ap_start_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => int_ap_start_reg_i_2_n_1,
      CO(1) => int_ap_start_reg_i_2_n_2,
      CO(0) => int_ap_start_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_int_ap_start_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => int_ap_start_i_4_n_0,
      S(2) => int_ap_start_i_5_n_0,
      S(1) => int_ap_start_i_6_n_0,
      S(0) => int_ap_start_i_7_n_0
    );
\p_3_i_i_i_i_reg_535[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(0),
      O => j_V_fu_683_p2(0)
    );
\p_3_i_i_i_i_reg_535[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_reg_i_2_n_0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => p_34_in,
      I3 => \^co\(0),
      I4 => \^q\(1),
      O => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_reg_i_2_n_0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => p_34_in,
      O => p_3_i_i_i_i_reg_5350
    );
\p_3_i_i_i_i_reg_535[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(8),
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(6),
      I2 => \p_3_i_i_i_i_reg_535[10]_i_4_n_0\,
      I3 => \p_3_i_i_i_i_reg_535_reg__0\(7),
      I4 => \p_3_i_i_i_i_reg_535_reg__0\(9),
      I5 => \p_3_i_i_i_i_reg_535_reg__0\(10),
      O => j_V_fu_683_p2(10)
    );
\p_3_i_i_i_i_reg_535[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(5),
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(3),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(1),
      I3 => \p_3_i_i_i_i_reg_535_reg__0\(0),
      I4 => \p_3_i_i_i_i_reg_535_reg__0\(2),
      I5 => \p_3_i_i_i_i_reg_535_reg__0\(4),
      O => \p_3_i_i_i_i_reg_535[10]_i_4_n_0\
    );
\p_3_i_i_i_i_reg_535[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(0),
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(1),
      O => j_V_fu_683_p2(1)
    );
\p_3_i_i_i_i_reg_535[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(0),
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(1),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(2),
      O => j_V_fu_683_p2(2)
    );
\p_3_i_i_i_i_reg_535[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(1),
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(0),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(2),
      I3 => \p_3_i_i_i_i_reg_535_reg__0\(3),
      O => j_V_fu_683_p2(3)
    );
\p_3_i_i_i_i_reg_535[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(2),
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(0),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(1),
      I3 => \p_3_i_i_i_i_reg_535_reg__0\(3),
      I4 => \p_3_i_i_i_i_reg_535_reg__0\(4),
      O => j_V_fu_683_p2(4)
    );
\p_3_i_i_i_i_reg_535[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(3),
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(1),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(0),
      I3 => \p_3_i_i_i_i_reg_535_reg__0\(2),
      I4 => \p_3_i_i_i_i_reg_535_reg__0\(4),
      I5 => \p_3_i_i_i_i_reg_535_reg__0\(5),
      O => j_V_fu_683_p2(5)
    );
\p_3_i_i_i_i_reg_535[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535[10]_i_4_n_0\,
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(6),
      O => j_V_fu_683_p2(6)
    );
\p_3_i_i_i_i_reg_535[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535[10]_i_4_n_0\,
      I1 => \p_3_i_i_i_i_reg_535_reg__0\(6),
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(7),
      O => j_V_fu_683_p2(7)
    );
\p_3_i_i_i_i_reg_535[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(6),
      I1 => \p_3_i_i_i_i_reg_535[10]_i_4_n_0\,
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(7),
      I3 => \p_3_i_i_i_i_reg_535_reg__0\(8),
      O => j_V_fu_683_p2(8)
    );
\p_3_i_i_i_i_reg_535[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_3_i_i_i_i_reg_535_reg__0\(7),
      I1 => \p_3_i_i_i_i_reg_535[10]_i_4_n_0\,
      I2 => \p_3_i_i_i_i_reg_535_reg__0\(6),
      I3 => \p_3_i_i_i_i_reg_535_reg__0\(8),
      I4 => \p_3_i_i_i_i_reg_535_reg__0\(9),
      O => j_V_fu_683_p2(9)
    );
\p_3_i_i_i_i_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(0),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(0),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(10),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(10),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(1),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(1),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(2),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(2),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(3),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(3),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(4),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(4),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(5),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(5),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(6),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(6),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(7),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(7),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(8),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(8),
      R => p_3_i_i_i_i_reg_535
    );
\p_3_i_i_i_i_reg_535_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_i_i_i_i_reg_5350,
      D => j_V_fu_683_p2(9),
      Q => \p_3_i_i_i_i_reg_535_reg__0\(9),
      R => p_3_i_i_i_i_reg_535
    );
\p_i_i_i_i_reg_524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(0),
      Q => p_i_i_i_i_reg_524(0),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(10),
      Q => p_i_i_i_i_reg_524(10),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(1),
      Q => p_i_i_i_i_reg_524(1),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(2),
      Q => p_i_i_i_i_reg_524(2),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(3),
      Q => p_i_i_i_i_reg_524(3),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(4),
      Q => p_i_i_i_i_reg_524(4),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(5),
      Q => p_i_i_i_i_reg_524(5),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(6),
      Q => p_i_i_i_i_reg_524(6),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(7),
      Q => p_i_i_i_i_reg_524(7),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(8),
      Q => p_i_i_i_i_reg_524(8),
      R => ap_CS_fsm_state3
    );
\p_i_i_i_i_reg_524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_753(9),
      Q => p_i_i_i_i_reg_524(9),
      R => ap_CS_fsm_state3
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(2),
      I5 => s_axi_CONTROL_BUS_ARADDR(3),
      O => \rdata_reg[3]\
    );
\sof_1_i_i_i_i_fu_176[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_reg_i_2_n_0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => p_34_in,
      I3 => sof_1_i_i_i_i_fu_176,
      I4 => ap_CS_fsm_state3,
      O => \sof_1_i_i_i_i_fu_176[0]_i_1_n_0\
    );
\sof_1_i_i_i_i_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_i_i_i_i_fu_176[0]_i_1_n_0\,
      Q => sof_1_i_i_i_i_fu_176,
      R => '0'
    );
\tmp_data_V_reg_729[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_data_V_0_payload_B(0),
      I1 => video_in_V_data_V_0_sel,
      I2 => video_in_V_data_V_0_payload_A(0),
      O => video_in_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_729[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_data_V_0_payload_B(1),
      I1 => video_in_V_data_V_0_sel,
      I2 => video_in_V_data_V_0_payload_A(1),
      O => video_in_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_729[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_data_V_0_payload_B(2),
      I1 => video_in_V_data_V_0_sel,
      I2 => video_in_V_data_V_0_payload_A(2),
      O => video_in_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_729[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_data_V_0_payload_B(3),
      I1 => video_in_V_data_V_0_sel,
      I2 => video_in_V_data_V_0_payload_A(3),
      O => video_in_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_729[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_data_V_0_payload_B(4),
      I1 => video_in_V_data_V_0_sel,
      I2 => video_in_V_data_V_0_payload_A(4),
      O => video_in_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_729[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_data_V_0_payload_B(5),
      I1 => video_in_V_data_V_0_sel,
      I2 => video_in_V_data_V_0_payload_A(5),
      O => video_in_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_729[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_data_V_0_payload_B(6),
      I1 => video_in_V_data_V_0_sel,
      I2 => video_in_V_data_V_0_payload_A(6),
      O => video_in_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_729[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_data_V_0_payload_B(7),
      I1 => video_in_V_data_V_0_sel,
      I2 => video_in_V_data_V_0_payload_A(7),
      O => video_in_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_data_V_0_data_out(0),
      Q => tmp_data_V_reg_729(0),
      R => '0'
    );
\tmp_data_V_reg_729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_data_V_0_data_out(1),
      Q => tmp_data_V_reg_729(1),
      R => '0'
    );
\tmp_data_V_reg_729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_data_V_0_data_out(2),
      Q => tmp_data_V_reg_729(2),
      R => '0'
    );
\tmp_data_V_reg_729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_data_V_0_data_out(3),
      Q => tmp_data_V_reg_729(3),
      R => '0'
    );
\tmp_data_V_reg_729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_data_V_0_data_out(4),
      Q => tmp_data_V_reg_729(4),
      R => '0'
    );
\tmp_data_V_reg_729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_data_V_0_data_out(5),
      Q => tmp_data_V_reg_729(5),
      R => '0'
    );
\tmp_data_V_reg_729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_data_V_0_data_out(6),
      Q => tmp_data_V_reg_729(6),
      R => '0'
    );
\tmp_data_V_reg_729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_data_V_0_data_out(7),
      Q => tmp_data_V_reg_729(7),
      R => '0'
    );
\tmp_last_V_reg_737[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state2,
      O => video_in_V_data_V_0_sel326_out
    );
\tmp_last_V_reg_737[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_in_V_last_V_0_payload_B,
      I1 => video_in_V_last_V_0_sel,
      I2 => video_in_V_last_V_0_payload_A,
      O => video_in_V_last_V_0_data_out
    );
\tmp_last_V_reg_737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_sel326_out,
      D => video_in_V_last_V_0_data_out,
      Q => tmp_last_V_reg_737,
      R => '0'
    );
\video_in_V_data_V_0_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I1 => video_in_V_data_V_0_ack_in,
      I2 => video_in_V_data_V_0_sel_wr,
      O => video_in_V_data_V_0_load_A
    );
\video_in_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_A,
      D => video_in_TDATA(0),
      Q => video_in_V_data_V_0_payload_A(0),
      R => '0'
    );
\video_in_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_A,
      D => video_in_TDATA(1),
      Q => video_in_V_data_V_0_payload_A(1),
      R => '0'
    );
\video_in_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_A,
      D => video_in_TDATA(2),
      Q => video_in_V_data_V_0_payload_A(2),
      R => '0'
    );
\video_in_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_A,
      D => video_in_TDATA(3),
      Q => video_in_V_data_V_0_payload_A(3),
      R => '0'
    );
\video_in_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_A,
      D => video_in_TDATA(4),
      Q => video_in_V_data_V_0_payload_A(4),
      R => '0'
    );
\video_in_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_A,
      D => video_in_TDATA(5),
      Q => video_in_V_data_V_0_payload_A(5),
      R => '0'
    );
\video_in_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_A,
      D => video_in_TDATA(6),
      Q => video_in_V_data_V_0_payload_A(6),
      R => '0'
    );
\video_in_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_A,
      D => video_in_TDATA(7),
      Q => video_in_V_data_V_0_payload_A(7),
      R => '0'
    );
\video_in_V_data_V_0_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => video_in_V_data_V_0_sel_wr,
      I1 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_ack_in,
      O => video_in_V_data_V_0_load_B
    );
\video_in_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_B,
      D => video_in_TDATA(0),
      Q => video_in_V_data_V_0_payload_B(0),
      R => '0'
    );
\video_in_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_B,
      D => video_in_TDATA(1),
      Q => video_in_V_data_V_0_payload_B(1),
      R => '0'
    );
\video_in_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_B,
      D => video_in_TDATA(2),
      Q => video_in_V_data_V_0_payload_B(2),
      R => '0'
    );
\video_in_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_B,
      D => video_in_TDATA(3),
      Q => video_in_V_data_V_0_payload_B(3),
      R => '0'
    );
\video_in_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_B,
      D => video_in_TDATA(4),
      Q => video_in_V_data_V_0_payload_B(4),
      R => '0'
    );
\video_in_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_B,
      D => video_in_TDATA(5),
      Q => video_in_V_data_V_0_payload_B(5),
      R => '0'
    );
\video_in_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_B,
      D => video_in_TDATA(6),
      Q => video_in_V_data_V_0_payload_B(6),
      R => '0'
    );
\video_in_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_V_data_V_0_load_B,
      D => video_in_TDATA(7),
      Q => video_in_V_data_V_0_payload_B(7),
      R => '0'
    );
video_in_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_V_data_V_0_ack_out,
      I1 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_sel,
      O => video_in_V_data_V_0_sel_rd_i_1_n_0
    );
video_in_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_in_V_data_V_0_sel_rd_i_1_n_0,
      Q => video_in_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
video_in_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => video_in_V_data_V_0_ack_in,
      I2 => video_in_V_data_V_0_sel_wr,
      O => video_in_V_data_V_0_sel_wr_i_1_n_0
    );
video_in_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_in_V_data_V_0_sel_wr_i_1_n_0,
      Q => video_in_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\video_in_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A0AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => video_in_V_data_V_0_ack_out,
      I2 => video_in_TVALID,
      I3 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I4 => video_in_V_data_V_0_ack_in,
      O => \video_in_V_data_V_0_state[0]_i_1_n_0\
    );
\video_in_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF73"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_data_V_0_ack_in,
      I3 => video_in_V_data_V_0_ack_out,
      O => \video_in_V_data_V_0_state[1]_i_1_n_0\
    );
\video_in_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_data_V_0_state[0]_i_1_n_0\,
      Q => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\video_in_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_data_V_0_state[1]_i_1_n_0\,
      Q => video_in_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\video_in_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A0AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => video_in_V_data_V_0_ack_out,
      I2 => video_in_TVALID,
      I3 => video_in_V_dest_V_0_state(0),
      I4 => \^video_in_tready\,
      O => \video_in_V_dest_V_0_state[0]_i_1_n_0\
    );
\video_in_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFCF"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => video_in_V_data_V_0_ack_out,
      I2 => video_in_V_dest_V_0_state(0),
      I3 => \^video_in_tready\,
      O => \video_in_V_dest_V_0_state[1]_i_1_n_0\
    );
\video_in_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FFF8F8F8"
    )
        port map (
      I0 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => \video_in_V_dest_V_0_state[1]_i_3_n_0\,
      I3 => ap_NS_fsm327_in,
      I4 => p_49_in,
      I5 => \brmerge_i_i_i_i_reg_767_reg_n_0_[0]\,
      O => video_in_V_data_V_0_ack_out
    );
\video_in_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter1_reg_n_0,
      I2 => \video_in_V_data_V_0_state_reg_n_0_[0]\,
      I3 => \eol_2_i_i_i_i_reg_605_reg_n_0_[0]\,
      O => \video_in_V_dest_V_0_state[1]_i_3_n_0\
    );
\video_in_V_dest_V_0_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_i_i_i_i_reg_758_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      O => p_49_in
    );
\video_in_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_dest_V_0_state[0]_i_1_n_0\,
      Q => video_in_V_dest_V_0_state(0),
      R => '0'
    );
\video_in_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_dest_V_0_state[1]_i_1_n_0\,
      Q => \^video_in_tready\,
      R => ap_rst_n_inv
    );
\video_in_V_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => \video_in_V_last_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_last_V_0_ack_in,
      I3 => video_in_V_last_V_0_sel_wr,
      I4 => video_in_V_last_V_0_payload_A,
      O => \video_in_V_last_V_0_payload_A[0]_i_1_n_0\
    );
\video_in_V_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_last_V_0_payload_A[0]_i_1_n_0\,
      Q => video_in_V_last_V_0_payload_A,
      R => '0'
    );
\video_in_V_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => video_in_V_last_V_0_sel_wr,
      I2 => \video_in_V_last_V_0_state_reg_n_0_[0]\,
      I3 => video_in_V_last_V_0_ack_in,
      I4 => video_in_V_last_V_0_payload_B,
      O => \video_in_V_last_V_0_payload_B[0]_i_1_n_0\
    );
\video_in_V_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_last_V_0_payload_B[0]_i_1_n_0\,
      Q => video_in_V_last_V_0_payload_B,
      R => '0'
    );
video_in_V_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_V_data_V_0_ack_out,
      I1 => \video_in_V_last_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_last_V_0_sel,
      O => video_in_V_last_V_0_sel_rd_i_1_n_0
    );
video_in_V_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_in_V_last_V_0_sel_rd_i_1_n_0,
      Q => video_in_V_last_V_0_sel,
      R => ap_rst_n_inv
    );
video_in_V_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => video_in_V_last_V_0_ack_in,
      I2 => video_in_V_last_V_0_sel_wr,
      O => video_in_V_last_V_0_sel_wr_i_1_n_0
    );
video_in_V_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_in_V_last_V_0_sel_wr_i_1_n_0,
      Q => video_in_V_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\video_in_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \video_in_V_last_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_last_V_0_ack_in,
      I3 => video_in_V_data_V_0_ack_out,
      I4 => video_in_TVALID,
      O => \video_in_V_last_V_0_state[0]_i_1_n_0\
    );
\video_in_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF73"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => \video_in_V_last_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_last_V_0_ack_in,
      I3 => video_in_V_data_V_0_ack_out,
      O => \video_in_V_last_V_0_state[1]_i_1_n_0\
    );
\video_in_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_last_V_0_state[0]_i_1_n_0\,
      Q => \video_in_V_last_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\video_in_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_last_V_0_state[1]_i_1_n_0\,
      Q => video_in_V_last_V_0_ack_in,
      R => ap_rst_n_inv
    );
\video_in_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => \video_in_V_user_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_user_V_0_ack_in,
      I3 => video_in_V_user_V_0_sel_wr,
      I4 => video_in_V_user_V_0_payload_A,
      O => \video_in_V_user_V_0_payload_A[0]_i_1_n_0\
    );
\video_in_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_user_V_0_payload_A[0]_i_1_n_0\,
      Q => video_in_V_user_V_0_payload_A,
      R => '0'
    );
\video_in_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => video_in_V_user_V_0_sel_wr,
      I2 => \video_in_V_user_V_0_state_reg_n_0_[0]\,
      I3 => video_in_V_user_V_0_ack_in,
      I4 => video_in_V_user_V_0_payload_B,
      O => \video_in_V_user_V_0_payload_B[0]_i_1_n_0\
    );
\video_in_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_user_V_0_payload_B[0]_i_1_n_0\,
      Q => video_in_V_user_V_0_payload_B,
      R => '0'
    );
video_in_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_V_data_V_0_ack_out,
      I1 => \video_in_V_user_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_user_V_0_sel,
      O => video_in_V_user_V_0_sel_rd_i_1_n_0
    );
video_in_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_in_V_user_V_0_sel_rd_i_1_n_0,
      Q => video_in_V_user_V_0_sel,
      R => ap_rst_n_inv
    );
video_in_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => video_in_V_user_V_0_ack_in,
      I2 => video_in_V_user_V_0_sel_wr,
      O => video_in_V_user_V_0_sel_wr_i_1_n_0
    );
video_in_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_in_V_user_V_0_sel_wr_i_1_n_0,
      Q => video_in_V_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\video_in_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \video_in_V_user_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_user_V_0_ack_in,
      I3 => video_in_V_data_V_0_ack_out,
      I4 => video_in_TVALID,
      O => \video_in_V_user_V_0_state[0]_i_1_n_0\
    );
\video_in_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF73"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => \video_in_V_user_V_0_state_reg_n_0_[0]\,
      I2 => video_in_V_user_V_0_ack_in,
      I3 => video_in_V_data_V_0_ack_out,
      O => \video_in_V_user_V_0_state[1]_i_1_n_0\
    );
\video_in_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_user_V_0_state[0]_i_1_n_0\,
      Q => \video_in_V_user_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\video_in_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_in_V_user_V_0_state[1]_i_1_n_0\,
      Q => video_in_V_user_V_0_ack_in,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_Mat2AXIvideo is
  port (
    \rdata_reg[2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_V_reg_2630 : out STD_LOGIC;
    Mat2AXIvideo_U0_ap_done : out STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    Mat2AXIvideo_U0_img_1_data_stream_1_read : out STD_LOGIC;
    \p_1_i_i_reg_162_reg[10]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2Mat44_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_CONTROL_BUS_ARADDR[5]\ : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TREADY : in STD_LOGIC;
    img_1_data_stream_1_empty_n : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    \int_cols_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_rows_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_cols_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \int_cols_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_Mat2AXIvideo : entity is "Mat2AXIvideo";
end system_image_filter_0_1_Mat2AXIvideo;

architecture STRUCTURE of system_image_filter_0_1_Mat2AXIvideo is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mat2axivideo_u0_img_1_data_stream_1_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm2 : STD_LOGIC;
  signal ap_NS_fsm3 : STD_LOGIC;
  signal ap_NS_fsm6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_3_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_4_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_5_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_7_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_i_2_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_i_2_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_reg_277 : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_i_reg_268[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_i_reg_268_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_197_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_263 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^i_v_reg_2630\ : STD_LOGIC;
  signal \i_V_reg_263[10]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_263[10]_i_4_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_5_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_6_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_7_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_8_n_0\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal j_V_fu_208_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_i_i_reg_162 : STD_LOGIC;
  signal p_1_i_i_reg_1620 : STD_LOGIC;
  signal \p_1_i_i_reg_162[10]_i_4_n_0\ : STD_LOGIC;
  signal \^p_1_i_i_reg_162_reg[10]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_1_i_i_reg_162_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_i_i_reg_151 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_user_V_fu_94 : STD_LOGIC;
  signal \tmp_user_V_fu_94[0]_i_1_n_0\ : STD_LOGIC;
  signal \^video_out_tvalid\ : STD_LOGIC;
  signal video_out_V_data_V_1_ack_in : STD_LOGIC;
  signal video_out_V_data_V_1_load_A : STD_LOGIC;
  signal video_out_V_data_V_1_load_B : STD_LOGIC;
  signal video_out_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal video_out_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal video_out_V_data_V_1_sel : STD_LOGIC;
  signal video_out_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal video_out_V_data_V_1_sel_wr : STD_LOGIC;
  signal video_out_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal video_out_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \video_out_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_out_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal video_out_V_dest_V_1_ack_in : STD_LOGIC;
  signal video_out_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \video_out_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal video_out_V_id_V_1_ack_in : STD_LOGIC;
  signal video_out_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \video_out_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_out_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal video_out_V_keep_V_1_ack_in : STD_LOGIC;
  signal video_out_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \video_out_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_out_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal video_out_V_last_V_1_ack_in : STD_LOGIC;
  signal video_out_V_last_V_1_payload_A : STD_LOGIC;
  signal \video_out_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal video_out_V_last_V_1_payload_B : STD_LOGIC;
  signal \video_out_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal video_out_V_last_V_1_sel : STD_LOGIC;
  signal video_out_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal video_out_V_last_V_1_sel_wr : STD_LOGIC;
  signal video_out_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal video_out_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \video_out_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_out_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal video_out_V_strb_V_1_ack_in : STD_LOGIC;
  signal video_out_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \video_out_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_out_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal video_out_V_user_V_1_ack_in : STD_LOGIC;
  signal video_out_V_user_V_1_payload_A : STD_LOGIC;
  signal \video_out_V_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal video_out_V_user_V_1_payload_B : STD_LOGIC;
  signal \video_out_V_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal video_out_V_user_V_1_sel : STD_LOGIC;
  signal video_out_V_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal video_out_V_user_V_1_sel_wr : STD_LOGIC;
  signal video_out_V_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal video_out_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \video_out_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_out_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_ap_enable_reg_pp0_iter0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_int_isr_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair36";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_3 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \axi_last_V_reg_277[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \exitcond_i_i_reg_268[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_V_reg_263[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_V_reg_263[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_V_reg_263[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_V_reg_263[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_V_reg_263[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \i_V_reg_263[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \i_V_reg_263[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_V_reg_263[9]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_1_i_i_reg_162[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p_1_i_i_reg_162[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p_1_i_i_reg_162[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_1_i_i_reg_162[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_1_i_i_reg_162[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_1_i_i_reg_162[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_1_i_i_reg_162[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p_1_i_i_reg_162[9]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \video_out_TDATA[0]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \video_out_TDATA[1]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \video_out_TDATA[2]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \video_out_TDATA[3]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \video_out_TDATA[4]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \video_out_TDATA[5]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \video_out_TDATA[6]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \video_out_TDATA[7]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of video_out_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of video_out_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \video_out_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \video_out_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of video_out_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \video_out_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of video_out_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of video_out_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \video_out_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair38";
begin
  CO(0) <= \^co\(0);
  Mat2AXIvideo_U0_img_1_data_stream_1_read <= \^mat2axivideo_u0_img_1_data_stream_1_read\;
  Q(0) <= \^q\(0);
  i_V_reg_2630 <= \^i_v_reg_2630\;
  \p_1_i_i_reg_162_reg[10]_0\(7 downto 0) <= \^p_1_i_i_reg_162_reg[10]_0\(7 downto 0);
  video_out_TVALID <= \^video_out_tvalid\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^i_v_reg_2630\,
      I2 => AXIvideo2Mat44_U0_ap_start,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^q\(0),
      I2 => AXIvideo2Mat44_U0_ap_start,
      I3 => ap_NS_fsm2,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \i_V_reg_263[10]_i_3_n_0\,
      I1 => video_out_V_dest_V_1_ack_in,
      I2 => video_out_V_id_V_1_ack_in,
      I3 => video_out_V_strb_V_1_ack_in,
      O => ap_NS_fsm2
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54550000"
    )
        port map (
      I0 => ap_NS_fsm3,
      I1 => ap_NS_fsm6,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => p_0_in(1),
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter00,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      I3 => ap_NS_fsm6,
      O => ap_NS_fsm3
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_v_reg_2630\,
      I1 => \^co\(0),
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C080808"
    )
        port map (
      I0 => p_0_in(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      I5 => ap_NS_fsm6,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510FF10FF10FF10"
    )
        port map (
      I0 => video_out_V_data_V_1_ack_in,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \ap_CS_fsm[3]_i_3_n_0\,
      I4 => img_1_data_stream_1_empty_n,
      I5 => img_1_data_stream_0_empty_n,
      O => ap_NS_fsm6
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \exitcond_i_i_reg_268_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_3_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^i_v_reg_2630\,
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      I5 => ap_enable_reg_pp0_iter0_i_3_n_0,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_NS_fsm6,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_3_n_0
    );
ap_enable_reg_pp0_iter0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_1_i_i_reg_162_reg[10]_0\(6),
      I1 => \int_cols_reg[10]\(6),
      I2 => \^p_1_i_i_reg_162_reg[10]_0\(7),
      I3 => \int_cols_reg[10]\(7),
      O => ap_enable_reg_pp0_iter0_i_4_n_0
    );
ap_enable_reg_pp0_iter0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^p_1_i_i_reg_162_reg[10]_0\(3),
      I1 => \int_cols_reg[10]\(3),
      I2 => \int_cols_reg[10]\(4),
      I3 => \^p_1_i_i_reg_162_reg[10]_0\(4),
      I4 => \^p_1_i_i_reg_162_reg[10]_0\(5),
      I5 => \int_cols_reg[10]\(5),
      O => ap_enable_reg_pp0_iter0_i_5_n_0
    );
ap_enable_reg_pp0_iter0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_1_i_i_reg_162_reg__0\(0),
      I1 => \int_cols_reg[10]\(0),
      I2 => \int_cols_reg[10]\(1),
      I3 => \p_1_i_i_reg_162_reg__0\(1),
      I4 => \p_1_i_i_reg_162_reg__0\(2),
      I5 => \int_cols_reg[10]\(2),
      O => ap_enable_reg_pp0_iter0_i_7_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      CO(2) => ap_enable_reg_pp0_iter0_reg_i_2_n_1,
      CO(1) => ap_enable_reg_pp0_iter0_reg_i_2_n_2,
      CO(0) => ap_enable_reg_pp0_iter0_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_enable_reg_pp0_iter0_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => ap_enable_reg_pp0_iter0_i_4_n_0,
      S(2) => ap_enable_reg_pp0_iter0_i_5_n_0,
      S(1) => \int_cols_reg[4]\(0),
      S(0) => ap_enable_reg_pp0_iter0_i_7_n_0
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF550055"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      I1 => \^co\(0),
      I2 => \^i_v_reg_2630\,
      I3 => ap_enable_reg_pp0_iter0_i_3_n_0,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0C0A0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => p_0_in(1),
      I2 => ap_rst_n,
      I3 => \^co\(0),
      I4 => \^i_v_reg_2630\,
      I5 => ap_NS_fsm6,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \exitcond_i_i_reg_268_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter0_i_3_n_0,
      I2 => p_0_in(0),
      O => \ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268[0]_i_1_n_0\
    );
\ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268[0]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\axi_last_V_reg_277[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => axi_last_V_reg_277,
      I1 => ap_enable_reg_pp0_iter0_i_3_n_0,
      I2 => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      I3 => \int_cols_reg[9]\(0),
      O => \axi_last_V_reg_277[0]_i_1_n_0\
    );
\axi_last_V_reg_277[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100822800"
    )
        port map (
      I0 => \p_1_i_i_reg_162_reg__0\(0),
      I1 => \int_cols_reg[10]\(2),
      I2 => \p_1_i_i_reg_162_reg__0\(2),
      I3 => \p_1_i_i_reg_162_reg__0\(1),
      I4 => \int_cols_reg[10]\(1),
      I5 => \int_cols_reg[10]\(0),
      O => S(0)
    );
\axi_last_V_reg_277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_277[0]_i_1_n_0\,
      Q => axi_last_V_reg_277,
      R => '0'
    );
\exitcond_i_i_reg_268[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      I1 => ap_enable_reg_pp0_iter0_i_3_n_0,
      I2 => \exitcond_i_i_reg_268_reg_n_0_[0]\,
      O => \exitcond_i_i_reg_268[0]_i_1_n_0\
    );
\exitcond_i_i_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_i_reg_268[0]_i_1_n_0\,
      Q => \exitcond_i_i_reg_268_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_263[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_i_i_reg_151(0),
      O => i_V_fu_197_p2(0)
    );
\i_V_reg_263[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => video_out_V_strb_V_1_ack_in,
      I2 => video_out_V_id_V_1_ack_in,
      I3 => video_out_V_dest_V_1_ack_in,
      I4 => \i_V_reg_263[10]_i_3_n_0\,
      O => \^i_v_reg_2630\
    );
\i_V_reg_263[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => p_i_i_reg_151(9),
      I1 => p_i_i_reg_151(7),
      I2 => p_i_i_reg_151(6),
      I3 => \i_V_reg_263[10]_i_4_n_0\,
      I4 => p_i_i_reg_151(8),
      I5 => p_i_i_reg_151(10),
      O => i_V_fu_197_p2(10)
    );
\i_V_reg_263[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => video_out_V_data_V_1_ack_in,
      I1 => video_out_V_user_V_1_ack_in,
      I2 => video_out_V_last_V_1_ack_in,
      I3 => video_out_V_keep_V_1_ack_in,
      O => \i_V_reg_263[10]_i_3_n_0\
    );
\i_V_reg_263[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_i_i_reg_151(2),
      I1 => p_i_i_reg_151(1),
      I2 => p_i_i_reg_151(0),
      I3 => p_i_i_reg_151(3),
      I4 => p_i_i_reg_151(4),
      I5 => p_i_i_reg_151(5),
      O => \i_V_reg_263[10]_i_4_n_0\
    );
\i_V_reg_263[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_i_reg_151(0),
      I1 => p_i_i_reg_151(1),
      O => i_V_fu_197_p2(1)
    );
\i_V_reg_263[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_i_i_reg_151(0),
      I1 => p_i_i_reg_151(1),
      I2 => p_i_i_reg_151(2),
      O => i_V_fu_197_p2(2)
    );
\i_V_reg_263[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_i_i_reg_151(2),
      I1 => p_i_i_reg_151(1),
      I2 => p_i_i_reg_151(0),
      I3 => p_i_i_reg_151(3),
      O => i_V_fu_197_p2(3)
    );
\i_V_reg_263[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_i_i_reg_151(3),
      I1 => p_i_i_reg_151(0),
      I2 => p_i_i_reg_151(1),
      I3 => p_i_i_reg_151(2),
      I4 => p_i_i_reg_151(4),
      O => i_V_fu_197_p2(4)
    );
\i_V_reg_263[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_i_i_reg_151(2),
      I1 => p_i_i_reg_151(1),
      I2 => p_i_i_reg_151(0),
      I3 => p_i_i_reg_151(3),
      I4 => p_i_i_reg_151(4),
      I5 => p_i_i_reg_151(5),
      O => i_V_fu_197_p2(5)
    );
\i_V_reg_263[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_V_reg_263[10]_i_4_n_0\,
      I1 => p_i_i_reg_151(6),
      O => i_V_fu_197_p2(6)
    );
\i_V_reg_263[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_V_reg_263[10]_i_4_n_0\,
      I1 => p_i_i_reg_151(6),
      I2 => p_i_i_reg_151(7),
      O => i_V_fu_197_p2(7)
    );
\i_V_reg_263[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => p_i_i_reg_151(7),
      I1 => p_i_i_reg_151(6),
      I2 => \i_V_reg_263[10]_i_4_n_0\,
      I3 => p_i_i_reg_151(8),
      O => i_V_fu_197_p2(8)
    );
\i_V_reg_263[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => p_i_i_reg_151(8),
      I1 => \i_V_reg_263[10]_i_4_n_0\,
      I2 => p_i_i_reg_151(6),
      I3 => p_i_i_reg_151(7),
      I4 => p_i_i_reg_151(9),
      O => i_V_fu_197_p2(9)
    );
\i_V_reg_263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(0),
      Q => i_V_reg_263(0),
      R => '0'
    );
\i_V_reg_263_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(10),
      Q => i_V_reg_263(10),
      R => '0'
    );
\i_V_reg_263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(1),
      Q => i_V_reg_263(1),
      R => '0'
    );
\i_V_reg_263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(2),
      Q => i_V_reg_263(2),
      R => '0'
    );
\i_V_reg_263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(3),
      Q => i_V_reg_263(3),
      R => '0'
    );
\i_V_reg_263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(4),
      Q => i_V_reg_263(4),
      R => '0'
    );
\i_V_reg_263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(5),
      Q => i_V_reg_263(5),
      R => '0'
    );
\i_V_reg_263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(6),
      Q => i_V_reg_263(6),
      R => '0'
    );
\i_V_reg_263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(7),
      Q => i_V_reg_263(7),
      R => '0'
    );
\i_V_reg_263_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(8),
      Q => i_V_reg_263(8),
      R => '0'
    );
\i_V_reg_263_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_reg_2630\,
      D => i_V_fu_197_p2(9),
      Q => i_V_reg_263(9),
      R => '0'
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^i_v_reg_2630\,
      I1 => \^co\(0),
      O => Mat2AXIvideo_U0_ap_done
    );
\int_isr[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_i_i_reg_151(9),
      I1 => \int_rows_reg[10]\(9),
      I2 => \int_rows_reg[10]\(10),
      I3 => p_i_i_reg_151(10),
      O => \int_isr[0]_i_5_n_0\
    );
\int_isr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_i_reg_151(6),
      I1 => \int_rows_reg[10]\(6),
      I2 => p_i_i_reg_151(7),
      I3 => \int_rows_reg[10]\(7),
      I4 => \int_rows_reg[10]\(8),
      I5 => p_i_i_reg_151(8),
      O => \int_isr[0]_i_6_n_0\
    );
\int_isr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_i_reg_151(3),
      I1 => \int_rows_reg[10]\(3),
      I2 => p_i_i_reg_151(4),
      I3 => \int_rows_reg[10]\(4),
      I4 => \int_rows_reg[10]\(5),
      I5 => p_i_i_reg_151(5),
      O => \int_isr[0]_i_7_n_0\
    );
\int_isr[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_i_reg_151(0),
      I1 => \int_rows_reg[10]\(0),
      I2 => p_i_i_reg_151(1),
      I3 => \int_rows_reg[10]\(1),
      I4 => \int_rows_reg[10]\(2),
      I5 => p_i_i_reg_151(2),
      O => \int_isr[0]_i_8_n_0\
    );
\int_isr_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \int_isr_reg[0]_i_3_n_1\,
      CO(1) => \int_isr_reg[0]_i_3_n_2\,
      CO(0) => \int_isr_reg[0]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_int_isr_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \int_isr[0]_i_5_n_0\,
      S(2) => \int_isr[0]_i_6_n_0\,
      S(1) => \int_isr[0]_i_7_n_0\,
      S(0) => \int_isr[0]_i_8_n_0\
    );
\p_1_i_i_reg_162[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_1_i_i_reg_162_reg__0\(0),
      O => j_V_fu_208_p2(0)
    );
\p_1_i_i_reg_162[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter0_i_3_n_0,
      I2 => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      I3 => \^co\(0),
      I4 => \^i_v_reg_2630\,
      O => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter0_i_3_n_0,
      I2 => ap_enable_reg_pp0_iter0_reg_i_2_n_0,
      O => p_1_i_i_reg_1620
    );
\p_1_i_i_reg_162[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^p_1_i_i_reg_162_reg[10]_0\(6),
      I1 => \^p_1_i_i_reg_162_reg[10]_0\(3),
      I2 => \p_1_i_i_reg_162[10]_i_4_n_0\,
      I3 => \^p_1_i_i_reg_162_reg[10]_0\(4),
      I4 => \^p_1_i_i_reg_162_reg[10]_0\(5),
      I5 => \^p_1_i_i_reg_162_reg[10]_0\(7),
      O => j_V_fu_208_p2(10)
    );
\p_1_i_i_reg_162[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^p_1_i_i_reg_162_reg[10]_0\(2),
      I1 => \p_1_i_i_reg_162_reg__0\(2),
      I2 => \p_1_i_i_reg_162_reg__0\(1),
      I3 => \p_1_i_i_reg_162_reg__0\(0),
      I4 => \^p_1_i_i_reg_162_reg[10]_0\(0),
      I5 => \^p_1_i_i_reg_162_reg[10]_0\(1),
      O => \p_1_i_i_reg_162[10]_i_4_n_0\
    );
\p_1_i_i_reg_162[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_i_i_reg_162_reg__0\(0),
      I1 => \p_1_i_i_reg_162_reg__0\(1),
      O => j_V_fu_208_p2(1)
    );
\p_1_i_i_reg_162[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_1_i_i_reg_162_reg__0\(0),
      I1 => \p_1_i_i_reg_162_reg__0\(1),
      I2 => \p_1_i_i_reg_162_reg__0\(2),
      O => j_V_fu_208_p2(2)
    );
\p_1_i_i_reg_162[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_1_i_i_reg_162_reg__0\(2),
      I1 => \p_1_i_i_reg_162_reg__0\(1),
      I2 => \p_1_i_i_reg_162_reg__0\(0),
      I3 => \^p_1_i_i_reg_162_reg[10]_0\(0),
      O => j_V_fu_208_p2(3)
    );
\p_1_i_i_reg_162[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^p_1_i_i_reg_162_reg[10]_0\(0),
      I1 => \p_1_i_i_reg_162_reg__0\(0),
      I2 => \p_1_i_i_reg_162_reg__0\(1),
      I3 => \p_1_i_i_reg_162_reg__0\(2),
      I4 => \^p_1_i_i_reg_162_reg[10]_0\(1),
      O => j_V_fu_208_p2(4)
    );
\p_1_i_i_reg_162[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_1_i_i_reg_162_reg__0\(2),
      I1 => \p_1_i_i_reg_162_reg__0\(1),
      I2 => \p_1_i_i_reg_162_reg__0\(0),
      I3 => \^p_1_i_i_reg_162_reg[10]_0\(0),
      I4 => \^p_1_i_i_reg_162_reg[10]_0\(1),
      I5 => \^p_1_i_i_reg_162_reg[10]_0\(2),
      O => j_V_fu_208_p2(5)
    );
\p_1_i_i_reg_162[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_1_i_i_reg_162[10]_i_4_n_0\,
      I1 => \^p_1_i_i_reg_162_reg[10]_0\(3),
      O => j_V_fu_208_p2(6)
    );
\p_1_i_i_reg_162[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \p_1_i_i_reg_162[10]_i_4_n_0\,
      I1 => \^p_1_i_i_reg_162_reg[10]_0\(3),
      I2 => \^p_1_i_i_reg_162_reg[10]_0\(4),
      O => j_V_fu_208_p2(7)
    );
\p_1_i_i_reg_162[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^p_1_i_i_reg_162_reg[10]_0\(3),
      I1 => \p_1_i_i_reg_162[10]_i_4_n_0\,
      I2 => \^p_1_i_i_reg_162_reg[10]_0\(4),
      I3 => \^p_1_i_i_reg_162_reg[10]_0\(5),
      O => j_V_fu_208_p2(8)
    );
\p_1_i_i_reg_162[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \^p_1_i_i_reg_162_reg[10]_0\(5),
      I1 => \^p_1_i_i_reg_162_reg[10]_0\(4),
      I2 => \p_1_i_i_reg_162[10]_i_4_n_0\,
      I3 => \^p_1_i_i_reg_162_reg[10]_0\(3),
      I4 => \^p_1_i_i_reg_162_reg[10]_0\(6),
      O => j_V_fu_208_p2(9)
    );
\p_1_i_i_reg_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(0),
      Q => \p_1_i_i_reg_162_reg__0\(0),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(10),
      Q => \^p_1_i_i_reg_162_reg[10]_0\(7),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(1),
      Q => \p_1_i_i_reg_162_reg__0\(1),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(2),
      Q => \p_1_i_i_reg_162_reg__0\(2),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(3),
      Q => \^p_1_i_i_reg_162_reg[10]_0\(0),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(4),
      Q => \^p_1_i_i_reg_162_reg[10]_0\(1),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(5),
      Q => \^p_1_i_i_reg_162_reg[10]_0\(2),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(6),
      Q => \^p_1_i_i_reg_162_reg[10]_0\(3),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(7),
      Q => \^p_1_i_i_reg_162_reg[10]_0\(4),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(8),
      Q => \^p_1_i_i_reg_162_reg[10]_0\(5),
      R => p_1_i_i_reg_162
    );
\p_1_i_i_reg_162_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_i_i_reg_1620,
      D => j_V_fu_208_p2(9),
      Q => \^p_1_i_i_reg_162_reg[10]_0\(6),
      R => p_1_i_i_reg_162
    );
\p_i_i_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(0),
      Q => p_i_i_reg_151(0),
      R => SR(0)
    );
\p_i_i_reg_151_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(10),
      Q => p_i_i_reg_151(10),
      R => SR(0)
    );
\p_i_i_reg_151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(1),
      Q => p_i_i_reg_151(1),
      R => SR(0)
    );
\p_i_i_reg_151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(2),
      Q => p_i_i_reg_151(2),
      R => SR(0)
    );
\p_i_i_reg_151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(3),
      Q => p_i_i_reg_151(3),
      R => SR(0)
    );
\p_i_i_reg_151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(4),
      Q => p_i_i_reg_151(4),
      R => SR(0)
    );
\p_i_i_reg_151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(5),
      Q => p_i_i_reg_151(5),
      R => SR(0)
    );
\p_i_i_reg_151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(6),
      Q => p_i_i_reg_151(6),
      R => SR(0)
    );
\p_i_i_reg_151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(7),
      Q => p_i_i_reg_151(7),
      R => SR(0)
    );
\p_i_i_reg_151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(8),
      Q => p_i_i_reg_151(8),
      R => SR(0)
    );
\p_i_i_reg_151_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_263(9),
      Q => p_i_i_reg_151(9),
      R => SR(0)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[0]_0\(0),
      I2 => AXIvideo2Mat44_U0_ap_start,
      I3 => \ap_CS_fsm_reg[0]_1\(0),
      I4 => \s_axi_CONTROL_BUS_ARADDR[5]\,
      I5 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata_reg[2]\
    );
\tmp_user_V_fu_94[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => tmp_user_V_fu_94,
      I1 => AXIvideo2Mat44_U0_ap_start,
      I2 => \^q\(0),
      I3 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      O => \tmp_user_V_fu_94[0]_i_1_n_0\
    );
\tmp_user_V_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_94[0]_i_1_n_0\,
      Q => tmp_user_V_fu_94,
      R => '0'
    );
\video_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => video_out_V_data_V_1_payload_B(0),
      I1 => video_out_V_data_V_1_payload_A(0),
      I2 => video_out_V_data_V_1_sel,
      O => video_out_TDATA(0)
    );
\video_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => video_out_V_data_V_1_payload_B(1),
      I1 => video_out_V_data_V_1_payload_A(1),
      I2 => video_out_V_data_V_1_sel,
      O => video_out_TDATA(1)
    );
\video_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => video_out_V_data_V_1_payload_B(2),
      I1 => video_out_V_data_V_1_payload_A(2),
      I2 => video_out_V_data_V_1_sel,
      O => video_out_TDATA(2)
    );
\video_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => video_out_V_data_V_1_payload_B(3),
      I1 => video_out_V_data_V_1_payload_A(3),
      I2 => video_out_V_data_V_1_sel,
      O => video_out_TDATA(3)
    );
\video_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => video_out_V_data_V_1_payload_B(4),
      I1 => video_out_V_data_V_1_payload_A(4),
      I2 => video_out_V_data_V_1_sel,
      O => video_out_TDATA(4)
    );
\video_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => video_out_V_data_V_1_payload_B(5),
      I1 => video_out_V_data_V_1_payload_A(5),
      I2 => video_out_V_data_V_1_sel,
      O => video_out_TDATA(5)
    );
\video_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => video_out_V_data_V_1_payload_B(6),
      I1 => video_out_V_data_V_1_payload_A(6),
      I2 => video_out_V_data_V_1_sel,
      O => video_out_TDATA(6)
    );
\video_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => video_out_V_data_V_1_payload_B(7),
      I1 => video_out_V_data_V_1_payload_A(7),
      I2 => video_out_V_data_V_1_sel,
      O => video_out_TDATA(7)
    );
\video_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_out_V_last_V_1_payload_B,
      I1 => video_out_V_last_V_1_sel,
      I2 => video_out_V_last_V_1_payload_A,
      O => video_out_TLAST(0)
    );
\video_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => video_out_V_user_V_1_payload_B,
      I1 => video_out_V_user_V_1_sel,
      I2 => video_out_V_user_V_1_payload_A,
      O => video_out_TUSER(0)
    );
\video_out_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \video_out_V_data_V_1_state_reg_n_0_[0]\,
      I1 => video_out_V_data_V_1_ack_in,
      I2 => video_out_V_data_V_1_sel_wr,
      O => video_out_V_data_V_1_load_A
    );
\video_out_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_A,
      D => D(0),
      Q => video_out_V_data_V_1_payload_A(0),
      R => '0'
    );
\video_out_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_A,
      D => D(1),
      Q => video_out_V_data_V_1_payload_A(1),
      R => '0'
    );
\video_out_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_A,
      D => D(2),
      Q => video_out_V_data_V_1_payload_A(2),
      R => '0'
    );
\video_out_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_A,
      D => D(3),
      Q => video_out_V_data_V_1_payload_A(3),
      R => '0'
    );
\video_out_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_A,
      D => D(4),
      Q => video_out_V_data_V_1_payload_A(4),
      R => '0'
    );
\video_out_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_A,
      D => D(5),
      Q => video_out_V_data_V_1_payload_A(5),
      R => '0'
    );
\video_out_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_A,
      D => D(6),
      Q => video_out_V_data_V_1_payload_A(6),
      R => '0'
    );
\video_out_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_A,
      D => D(7),
      Q => video_out_V_data_V_1_payload_A(7),
      R => '0'
    );
\video_out_V_data_V_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \video_out_V_data_V_1_state_reg_n_0_[0]\,
      I1 => video_out_V_data_V_1_ack_in,
      I2 => video_out_V_data_V_1_sel_wr,
      O => video_out_V_data_V_1_load_B
    );
\video_out_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_B,
      D => D(0),
      Q => video_out_V_data_V_1_payload_B(0),
      R => '0'
    );
\video_out_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_B,
      D => D(1),
      Q => video_out_V_data_V_1_payload_B(1),
      R => '0'
    );
\video_out_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_B,
      D => D(2),
      Q => video_out_V_data_V_1_payload_B(2),
      R => '0'
    );
\video_out_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_B,
      D => D(3),
      Q => video_out_V_data_V_1_payload_B(3),
      R => '0'
    );
\video_out_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_B,
      D => D(4),
      Q => video_out_V_data_V_1_payload_B(4),
      R => '0'
    );
\video_out_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_B,
      D => D(5),
      Q => video_out_V_data_V_1_payload_B(5),
      R => '0'
    );
\video_out_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_B,
      D => D(6),
      Q => video_out_V_data_V_1_payload_B(6),
      R => '0'
    );
\video_out_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_out_V_data_V_1_load_B,
      D => D(7),
      Q => video_out_V_data_V_1_payload_B(7),
      R => '0'
    );
video_out_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \video_out_V_data_V_1_state_reg_n_0_[0]\,
      I2 => video_out_V_data_V_1_sel,
      O => video_out_V_data_V_1_sel_rd_i_1_n_0
    );
video_out_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_data_V_1_sel_rd_i_1_n_0,
      Q => video_out_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
video_out_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_V_data_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I2 => video_out_V_data_V_1_sel_wr,
      O => video_out_V_data_V_1_sel_wr_i_1_n_0
    );
video_out_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_data_V_1_sel_wr_i_1_n_0,
      Q => video_out_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\video_out_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4EC0000"
    )
        port map (
      I0 => video_out_V_data_V_1_ack_in,
      I1 => \video_out_V_data_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I3 => video_out_TREADY,
      I4 => ap_rst_n,
      O => \video_out_V_data_V_1_state[0]_i_1_n_0\
    );
\video_out_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \video_out_V_data_V_1_state_reg_n_0_[0]\,
      I1 => video_out_V_data_V_1_ack_in,
      I2 => video_out_TREADY,
      I3 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      O => video_out_V_data_V_1_state(1)
    );
\video_out_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_data_V_1_state[0]_i_1_n_0\,
      Q => \video_out_V_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\video_out_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_data_V_1_state(1),
      Q => video_out_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\video_out_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4EC0000"
    )
        port map (
      I0 => video_out_V_dest_V_1_ack_in,
      I1 => \^video_out_tvalid\,
      I2 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I3 => video_out_TREADY,
      I4 => ap_rst_n,
      O => \video_out_V_dest_V_1_state[0]_i_1_n_0\
    );
\video_out_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_i_i_reg_268_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_NS_fsm6,
      O => \^mat2axivideo_u0_img_1_data_stream_1_read\
    );
\video_out_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^video_out_tvalid\,
      I1 => video_out_V_dest_V_1_ack_in,
      I2 => video_out_TREADY,
      I3 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      O => video_out_V_dest_V_1_state(1)
    );
\video_out_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^video_out_tvalid\,
      R => '0'
    );
\video_out_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_dest_V_1_state(1),
      Q => video_out_V_dest_V_1_ack_in,
      R => ap_rst_n_inv
    );
\video_out_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4EC0000"
    )
        port map (
      I0 => video_out_V_id_V_1_ack_in,
      I1 => \video_out_V_id_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I3 => video_out_TREADY,
      I4 => ap_rst_n,
      O => \video_out_V_id_V_1_state[0]_i_1_n_0\
    );
\video_out_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \video_out_V_id_V_1_state_reg_n_0_[0]\,
      I1 => video_out_V_id_V_1_ack_in,
      I2 => video_out_TREADY,
      I3 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      O => video_out_V_id_V_1_state(1)
    );
\video_out_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_id_V_1_state[0]_i_1_n_0\,
      Q => \video_out_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\video_out_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_id_V_1_state(1),
      Q => video_out_V_id_V_1_ack_in,
      R => ap_rst_n_inv
    );
\video_out_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4EC0000"
    )
        port map (
      I0 => video_out_V_keep_V_1_ack_in,
      I1 => \video_out_V_keep_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I3 => video_out_TREADY,
      I4 => ap_rst_n,
      O => \video_out_V_keep_V_1_state[0]_i_1_n_0\
    );
\video_out_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \video_out_V_keep_V_1_state_reg_n_0_[0]\,
      I1 => video_out_V_keep_V_1_ack_in,
      I2 => video_out_TREADY,
      I3 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      O => video_out_V_keep_V_1_state(1)
    );
\video_out_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \video_out_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\video_out_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_keep_V_1_state(1),
      Q => video_out_V_keep_V_1_ack_in,
      R => ap_rst_n_inv
    );
\video_out_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_V_reg_277,
      I1 => \video_out_V_last_V_1_state_reg_n_0_[0]\,
      I2 => video_out_V_last_V_1_ack_in,
      I3 => video_out_V_last_V_1_sel_wr,
      I4 => video_out_V_last_V_1_payload_A,
      O => \video_out_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\video_out_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => video_out_V_last_V_1_payload_A,
      R => '0'
    );
\video_out_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => axi_last_V_reg_277,
      I1 => \video_out_V_last_V_1_state_reg_n_0_[0]\,
      I2 => video_out_V_last_V_1_ack_in,
      I3 => video_out_V_last_V_1_sel_wr,
      I4 => video_out_V_last_V_1_payload_B,
      O => \video_out_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\video_out_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => video_out_V_last_V_1_payload_B,
      R => '0'
    );
video_out_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \video_out_V_last_V_1_state_reg_n_0_[0]\,
      I2 => video_out_V_last_V_1_sel,
      O => video_out_V_last_V_1_sel_rd_i_1_n_0
    );
video_out_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_last_V_1_sel_rd_i_1_n_0,
      Q => video_out_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
video_out_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_V_last_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I2 => video_out_V_last_V_1_sel_wr,
      O => video_out_V_last_V_1_sel_wr_i_1_n_0
    );
video_out_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_last_V_1_sel_wr_i_1_n_0,
      Q => video_out_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\video_out_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4EC0000"
    )
        port map (
      I0 => video_out_V_last_V_1_ack_in,
      I1 => \video_out_V_last_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I3 => video_out_TREADY,
      I4 => ap_rst_n,
      O => \video_out_V_last_V_1_state[0]_i_1_n_0\
    );
\video_out_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \video_out_V_last_V_1_state_reg_n_0_[0]\,
      I1 => video_out_V_last_V_1_ack_in,
      I2 => video_out_TREADY,
      I3 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      O => video_out_V_last_V_1_state(1)
    );
\video_out_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_last_V_1_state[0]_i_1_n_0\,
      Q => \video_out_V_last_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\video_out_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_last_V_1_state(1),
      Q => video_out_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\video_out_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4EC0000"
    )
        port map (
      I0 => video_out_V_strb_V_1_ack_in,
      I1 => \video_out_V_strb_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I3 => video_out_TREADY,
      I4 => ap_rst_n,
      O => \video_out_V_strb_V_1_state[0]_i_1_n_0\
    );
\video_out_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \video_out_V_strb_V_1_state_reg_n_0_[0]\,
      I1 => video_out_V_strb_V_1_ack_in,
      I2 => video_out_TREADY,
      I3 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      O => video_out_V_strb_V_1_state(1)
    );
\video_out_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \video_out_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\video_out_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_strb_V_1_state(1),
      Q => video_out_V_strb_V_1_ack_in,
      R => ap_rst_n_inv
    );
\video_out_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_user_V_fu_94,
      I1 => \video_out_V_user_V_1_state_reg_n_0_[0]\,
      I2 => video_out_V_user_V_1_ack_in,
      I3 => video_out_V_user_V_1_sel_wr,
      I4 => video_out_V_user_V_1_payload_A,
      O => \video_out_V_user_V_1_payload_A[0]_i_1_n_0\
    );
\video_out_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_user_V_1_payload_A[0]_i_1_n_0\,
      Q => video_out_V_user_V_1_payload_A,
      R => '0'
    );
\video_out_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_user_V_fu_94,
      I1 => \video_out_V_user_V_1_state_reg_n_0_[0]\,
      I2 => video_out_V_user_V_1_ack_in,
      I3 => video_out_V_user_V_1_sel_wr,
      I4 => video_out_V_user_V_1_payload_B,
      O => \video_out_V_user_V_1_payload_B[0]_i_1_n_0\
    );
\video_out_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_user_V_1_payload_B[0]_i_1_n_0\,
      Q => video_out_V_user_V_1_payload_B,
      R => '0'
    );
video_out_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \video_out_V_user_V_1_state_reg_n_0_[0]\,
      I1 => video_out_TREADY,
      I2 => video_out_V_user_V_1_sel,
      O => video_out_V_user_V_1_sel_rd_i_1_n_0
    );
video_out_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_user_V_1_sel_rd_i_1_n_0,
      Q => video_out_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
video_out_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_V_user_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I2 => video_out_V_user_V_1_sel_wr,
      O => video_out_V_user_V_1_sel_wr_i_1_n_0
    );
video_out_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_user_V_1_sel_wr_i_1_n_0,
      Q => video_out_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\video_out_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4EC0000"
    )
        port map (
      I0 => video_out_V_user_V_1_ack_in,
      I1 => \video_out_V_user_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      I3 => video_out_TREADY,
      I4 => ap_rst_n,
      O => \video_out_V_user_V_1_state[0]_i_1_n_0\
    );
\video_out_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \video_out_V_user_V_1_state_reg_n_0_[0]\,
      I1 => video_out_V_user_V_1_ack_in,
      I2 => video_out_TREADY,
      I3 => \^mat2axivideo_u0_img_1_data_stream_1_read\,
      O => video_out_V_user_V_1_state(1)
    );
\video_out_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \video_out_V_user_V_1_state[0]_i_1_n_0\,
      Q => \video_out_V_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\video_out_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => video_out_V_user_V_1_state(1),
      Q => video_out_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_CONTROL_BUS_s_axi is
  port (
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    \rdata_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXIvideo2Mat44_U0_ap_start : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \int_rows_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_cols_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_9\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_10\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_11\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_12\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_13\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_14\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_15\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    p : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond_i_reg_1314_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    \tmp_45_i_i_i_reg_1350_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_i_i_i_reg_1350_reg[0]_0\ : out STD_LOGIC;
    \tmp_45_i_i_i_reg_1350_reg[0]_1\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_37_i_i_i_reg_1309_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_i_i_reg_268_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_reg_277_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[0]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_done : in STD_LOGIC;
    C_XR1C2_channel_full_n : in STD_LOGIC;
    C_XR2C0_channel_full_n : in STD_LOGIC;
    c_low_thresh_channel_1_full_n : in STD_LOGIC;
    c_high_thresh_channe_1_full_n : in STD_LOGIC;
    C_XR1C2_channel_empty_n : in STD_LOGIC;
    C_XR2C0_channel_empty_n : in STD_LOGIC;
    c_low_thresh_channel_1_empty_n : in STD_LOGIC;
    c_high_thresh_channe_1_empty_n : in STD_LOGIC;
    \col_assign_i_reg_391_reg[6]\ : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \row_i_i_i_reg_380_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \row_i_i_i_reg_380_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \col_assign_i_reg_391_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \col_assign_i_reg_391_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_reg_1318_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \col_reg_1318_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_i_i_i_reg_380_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_1_i_i_reg_162_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_1_i_i_reg_162_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_reg_1318_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \col_assign_i_reg_391_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_i_i_i_i_reg_524_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_V_reg_2630 : in STD_LOGIC;
    \p_i_i_reg_151_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_CONTROL_BUS_s_axi : entity is "image_filter_CONTROL_BUS_s_axi";
end system_image_filter_0_1_image_filter_CONTROL_BUS_s_axi;

architecture STRUCTURE of system_image_filter_0_1_image_filter_CONTROL_BUS_s_axi is
  signal \^axivideo2mat44_u0_ap_start\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^srl_sig_reg[0][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^srl_sig_reg[0][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^srl_sig_reg[0][7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_277[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_277_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \axi_last_V_reg_277_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_277_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \col_assign_i_reg_391[11]_i_10_n_0\ : STD_LOGIC;
  signal \col_assign_i_reg_391[11]_i_11_n_0\ : STD_LOGIC;
  signal \col_assign_i_reg_391[11]_i_12_n_0\ : STD_LOGIC;
  signal \col_assign_i_reg_391[11]_i_9_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_1314[0]_i_10_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_1314[0]_i_11_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_1314[0]_i_12_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_1314[0]_i_9_n_0\ : STD_LOGIC;
  signal int_C_XR0C00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR0C0[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_XR0C10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR0C1[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_XR0C20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR0C2[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_XR1C00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR1C0[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_XR1C10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR1C1[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_XR1C20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR1C2[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_XR2C00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR2C0[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_XR2C10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR2C1[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_XR2C20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR2C2[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR0C00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR0C0[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR0C10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR0C1[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR0C20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR0C2[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR1C00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR1C0[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR1C10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR1C1[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR1C20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR1C2[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR2C00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR2C0[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR2C10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR2C1[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[9]\ : STD_LOGIC;
  signal int_C_YR2C20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_YR2C2[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[9]\ : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_ap_start_i_8_n_0 : STD_LOGIC;
  signal int_ap_start_i_9_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_2_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal int_c_high_thresh0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_c_high_thresh[31]_i_1_n_0\ : STD_LOGIC;
  signal int_c_invert0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_c_invert[31]_i_1_n_0\ : STD_LOGIC;
  signal int_c_low_thresh0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_c_low_thresh[31]_i_1_n_0\ : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_cols_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \int_cols_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[31]\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_4_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_3_n_0\ : STD_LOGIC;
  signal \^int_rows_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \int_rows_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[31]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_0\ : STD_LOGIC;
  signal \^rdata_reg[0]_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rstate[0]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axi_control_bus_rvalid\ : STD_LOGIC;
  signal \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \sobel_filter_core_U0/tmp_3_i_fu_439_p2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sobel_filter_core_U0/tmp_6_i_fu_445_p2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_34_i_i_i_reg_1294[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350[0]_i_28_n_0\ : STD_LOGIC;
  signal \^tmp_45_i_i_i_reg_1350_reg[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tmp_45_i_i_i_reg_1350_reg[0]_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_axi_last_V_reg_277_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_last_V_reg_277[0]_i_10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_last_V_reg_277[0]_i_11\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_last_V_reg_277[0]_i_8\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \axi_last_V_reg_277[0]_i_9\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \col_assign_i_reg_391[11]_i_10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \col_assign_i_reg_391[11]_i_11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \col_assign_i_reg_391[11]_i_12\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \col_assign_i_reg_391[11]_i_8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \exitcond_i_reg_1314[0]_i_10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \exitcond_i_reg_1314[0]_i_11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \exitcond_i_reg_1314[0]_i_12\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \exitcond_i_reg_1314[0]_i_8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_C_XR0C0[0]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \int_C_XR0C0[10]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \int_C_XR0C0[11]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \int_C_XR0C0[12]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \int_C_XR0C0[13]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \int_C_XR0C0[14]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \int_C_XR0C0[15]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \int_C_XR0C0[16]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \int_C_XR0C0[17]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \int_C_XR0C0[18]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \int_C_XR0C0[19]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \int_C_XR0C0[1]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \int_C_XR0C0[20]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \int_C_XR0C0[21]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \int_C_XR0C0[22]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \int_C_XR0C0[23]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \int_C_XR0C0[24]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \int_C_XR0C0[25]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \int_C_XR0C0[26]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \int_C_XR0C0[27]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \int_C_XR0C0[28]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \int_C_XR0C0[29]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \int_C_XR0C0[2]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \int_C_XR0C0[30]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \int_C_XR0C0[31]_i_2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \int_C_XR0C0[3]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \int_C_XR0C0[4]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \int_C_XR0C0[5]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \int_C_XR0C0[6]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \int_C_XR0C0[7]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \int_C_XR0C0[8]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \int_C_XR0C0[9]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \int_C_XR0C1[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_C_XR0C1[11]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_C_XR0C1[12]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_C_XR0C1[13]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_C_XR0C1[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_C_XR0C1[15]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_C_XR0C1[16]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_C_XR0C1[17]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_C_XR0C1[18]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_C_XR0C1[19]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_C_XR0C1[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_C_XR0C1[20]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_C_XR0C1[21]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_C_XR0C1[22]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_C_XR0C1[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_C_XR0C1[24]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_C_XR0C1[25]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_C_XR0C1[26]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_C_XR0C1[27]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_C_XR0C1[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_C_XR0C1[29]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_C_XR0C1[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_C_XR0C1[30]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_C_XR0C1[31]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_C_XR0C1[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_C_XR0C1[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_C_XR0C1[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_C_XR0C1[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_C_XR0C1[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_C_XR0C1[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_C_XR0C1[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_C_XR0C2[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_C_XR0C2[10]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_C_XR0C2[11]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_C_XR0C2[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_C_XR0C2[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_C_XR0C2[14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_C_XR0C2[15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_C_XR0C2[16]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_C_XR0C2[17]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_C_XR0C2[18]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_C_XR0C2[19]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_C_XR0C2[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_C_XR0C2[20]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_C_XR0C2[21]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_C_XR0C2[22]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_C_XR0C2[23]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_C_XR0C2[24]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_C_XR0C2[25]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_C_XR0C2[26]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_C_XR0C2[27]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_C_XR0C2[28]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_C_XR0C2[29]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_C_XR0C2[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_C_XR0C2[30]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_C_XR0C2[31]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_C_XR0C2[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_C_XR0C2[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_C_XR0C2[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_C_XR0C2[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_C_XR0C2[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_C_XR0C2[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_C_XR0C2[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_C_XR1C0[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_C_XR1C0[10]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_C_XR1C0[11]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_C_XR1C0[12]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_C_XR1C0[13]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_C_XR1C0[14]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_C_XR1C0[15]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_C_XR1C0[16]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_C_XR1C0[17]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_C_XR1C0[18]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_C_XR1C0[19]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_C_XR1C0[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_C_XR1C0[20]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_C_XR1C0[21]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_C_XR1C0[22]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_C_XR1C0[23]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_C_XR1C0[24]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_C_XR1C0[25]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_C_XR1C0[26]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_C_XR1C0[27]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_C_XR1C0[28]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_C_XR1C0[29]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_C_XR1C0[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_C_XR1C0[30]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_C_XR1C0[31]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_C_XR1C0[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_C_XR1C0[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_C_XR1C0[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_C_XR1C0[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_C_XR1C0[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_C_XR1C0[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_C_XR1C0[9]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_C_XR1C1[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_C_XR1C1[10]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_C_XR1C1[11]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_C_XR1C1[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_C_XR1C1[13]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_C_XR1C1[14]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_C_XR1C1[15]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_C_XR1C1[16]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_C_XR1C1[17]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_C_XR1C1[18]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_C_XR1C1[19]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_C_XR1C1[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_C_XR1C1[20]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_C_XR1C1[21]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_C_XR1C1[22]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_C_XR1C1[23]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_C_XR1C1[24]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_C_XR1C1[25]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_C_XR1C1[26]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_C_XR1C1[27]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_C_XR1C1[28]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_C_XR1C1[29]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_C_XR1C1[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_C_XR1C1[30]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_C_XR1C1[31]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_C_XR1C1[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_C_XR1C1[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_C_XR1C1[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_C_XR1C1[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_C_XR1C1[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_C_XR1C1[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_C_XR1C1[9]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_C_XR1C2[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_C_XR1C2[10]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_C_XR1C2[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_C_XR1C2[12]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_C_XR1C2[13]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_C_XR1C2[14]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_C_XR1C2[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_C_XR1C2[16]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_C_XR1C2[17]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_C_XR1C2[18]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_C_XR1C2[19]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_C_XR1C2[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_C_XR1C2[20]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_C_XR1C2[21]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_C_XR1C2[22]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_C_XR1C2[23]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_C_XR1C2[24]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_C_XR1C2[25]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_C_XR1C2[26]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_C_XR1C2[27]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_C_XR1C2[28]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_C_XR1C2[29]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_C_XR1C2[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_C_XR1C2[30]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_C_XR1C2[31]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_C_XR1C2[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_C_XR1C2[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_C_XR1C2[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_C_XR1C2[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_C_XR1C2[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_C_XR1C2[8]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_C_XR1C2[9]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_C_XR2C0[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_C_XR2C0[10]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_C_XR2C0[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_C_XR2C0[12]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_C_XR2C0[13]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_C_XR2C0[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_C_XR2C0[15]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_C_XR2C0[16]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_C_XR2C0[17]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_C_XR2C0[18]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_C_XR2C0[19]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_C_XR2C0[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_C_XR2C0[20]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_C_XR2C0[21]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_C_XR2C0[22]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_C_XR2C0[23]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_C_XR2C0[24]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_C_XR2C0[25]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_C_XR2C0[26]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_C_XR2C0[27]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_C_XR2C0[28]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_C_XR2C0[29]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_C_XR2C0[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_C_XR2C0[30]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_C_XR2C0[31]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_C_XR2C0[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_C_XR2C0[4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_C_XR2C0[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_C_XR2C0[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_C_XR2C0[7]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_C_XR2C0[8]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_C_XR2C0[9]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_C_XR2C1[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_C_XR2C1[10]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_C_XR2C1[11]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_C_XR2C1[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_C_XR2C1[13]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_C_XR2C1[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_C_XR2C1[15]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_C_XR2C1[16]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_C_XR2C1[17]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_C_XR2C1[18]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_C_XR2C1[19]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_C_XR2C1[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_C_XR2C1[20]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_C_XR2C1[21]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_C_XR2C1[22]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_C_XR2C1[23]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_C_XR2C1[24]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_C_XR2C1[25]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_C_XR2C1[26]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_C_XR2C1[27]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_C_XR2C1[28]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_C_XR2C1[29]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_C_XR2C1[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_C_XR2C1[30]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_C_XR2C1[31]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_C_XR2C1[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_C_XR2C1[4]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_C_XR2C1[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_C_XR2C1[6]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_C_XR2C1[7]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_C_XR2C1[8]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_C_XR2C1[9]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_C_XR2C2[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_C_XR2C2[10]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_C_XR2C2[11]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_C_XR2C2[12]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_C_XR2C2[13]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_C_XR2C2[14]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_C_XR2C2[15]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_C_XR2C2[16]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_C_XR2C2[17]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_C_XR2C2[18]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_C_XR2C2[19]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_C_XR2C2[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_C_XR2C2[20]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_C_XR2C2[21]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_C_XR2C2[22]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_C_XR2C2[23]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_C_XR2C2[24]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_C_XR2C2[25]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_C_XR2C2[26]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_C_XR2C2[27]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_C_XR2C2[28]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_C_XR2C2[29]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_C_XR2C2[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_C_XR2C2[30]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_C_XR2C2[31]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_C_XR2C2[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_C_XR2C2[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_C_XR2C2[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_C_XR2C2[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_C_XR2C2[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_C_XR2C2[8]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_C_XR2C2[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_C_YR0C0[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_C_YR0C0[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_C_YR0C0[11]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_C_YR0C0[12]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_C_YR0C0[13]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_C_YR0C0[14]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_C_YR0C0[15]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_C_YR0C0[16]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_C_YR0C0[17]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_C_YR0C0[18]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_C_YR0C0[19]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_C_YR0C0[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_C_YR0C0[20]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_C_YR0C0[21]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_C_YR0C0[22]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_C_YR0C0[23]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_C_YR0C0[24]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_C_YR0C0[25]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_C_YR0C0[26]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_C_YR0C0[27]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_C_YR0C0[28]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_C_YR0C0[29]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_C_YR0C0[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_C_YR0C0[30]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_C_YR0C0[31]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_C_YR0C0[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_C_YR0C0[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_C_YR0C0[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_C_YR0C0[6]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_C_YR0C0[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_C_YR0C0[8]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_C_YR0C0[9]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_C_YR0C1[0]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_C_YR0C1[10]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_C_YR0C1[11]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_C_YR0C1[12]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_C_YR0C1[13]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_C_YR0C1[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_C_YR0C1[15]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_C_YR0C1[16]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_C_YR0C1[17]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_C_YR0C1[18]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_C_YR0C1[19]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_C_YR0C1[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_C_YR0C1[20]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_C_YR0C1[21]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_C_YR0C1[22]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_C_YR0C1[23]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_C_YR0C1[24]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_C_YR0C1[25]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_C_YR0C1[26]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_C_YR0C1[27]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_C_YR0C1[28]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_C_YR0C1[29]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_C_YR0C1[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_C_YR0C1[30]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_C_YR0C1[31]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_C_YR0C1[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_C_YR0C1[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_C_YR0C1[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_C_YR0C1[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_C_YR0C1[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_C_YR0C1[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_C_YR0C1[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_C_YR0C2[0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_C_YR0C2[10]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_C_YR0C2[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_C_YR0C2[12]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_C_YR0C2[13]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_C_YR0C2[14]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_C_YR0C2[15]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_C_YR0C2[16]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_C_YR0C2[17]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_C_YR0C2[18]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_C_YR0C2[19]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_C_YR0C2[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_C_YR0C2[20]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_C_YR0C2[21]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_C_YR0C2[22]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_C_YR0C2[23]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_C_YR0C2[24]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_C_YR0C2[25]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_C_YR0C2[26]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_C_YR0C2[27]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_C_YR0C2[28]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_C_YR0C2[29]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_C_YR0C2[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_C_YR0C2[30]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_C_YR0C2[31]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_C_YR0C2[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_C_YR0C2[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_C_YR0C2[5]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_C_YR0C2[6]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_C_YR0C2[7]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_C_YR0C2[8]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_C_YR0C2[9]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_C_YR1C0[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_C_YR1C0[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_C_YR1C0[11]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_C_YR1C0[12]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_C_YR1C0[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_C_YR1C0[14]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_C_YR1C0[15]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_C_YR1C0[16]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_C_YR1C0[17]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_C_YR1C0[18]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_C_YR1C0[19]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_C_YR1C0[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_C_YR1C0[20]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_C_YR1C0[21]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_C_YR1C0[22]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_C_YR1C0[23]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_C_YR1C0[24]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_C_YR1C0[25]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_C_YR1C0[26]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_C_YR1C0[27]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_C_YR1C0[28]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_C_YR1C0[29]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_C_YR1C0[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_C_YR1C0[30]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_C_YR1C0[31]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_C_YR1C0[3]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_C_YR1C0[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_C_YR1C0[5]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_C_YR1C0[6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_C_YR1C0[7]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_C_YR1C0[8]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_C_YR1C0[9]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_C_YR1C1[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_C_YR1C1[10]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_C_YR1C1[11]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_C_YR1C1[12]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_C_YR1C1[13]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_C_YR1C1[14]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_C_YR1C1[15]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_C_YR1C1[16]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_C_YR1C1[17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_C_YR1C1[18]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_C_YR1C1[19]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_C_YR1C1[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_C_YR1C1[20]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_C_YR1C1[21]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_C_YR1C1[22]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_C_YR1C1[23]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_C_YR1C1[24]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_C_YR1C1[25]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_C_YR1C1[26]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_C_YR1C1[27]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_C_YR1C1[28]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_C_YR1C1[29]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_C_YR1C1[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_C_YR1C1[30]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_C_YR1C1[31]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_C_YR1C1[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_C_YR1C1[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_C_YR1C1[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_C_YR1C1[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_C_YR1C1[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_C_YR1C1[8]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_C_YR1C1[9]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_C_YR1C2[0]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_C_YR1C2[10]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_C_YR1C2[11]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_C_YR1C2[12]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_C_YR1C2[13]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_C_YR1C2[14]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_C_YR1C2[15]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_C_YR1C2[16]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_C_YR1C2[17]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_C_YR1C2[18]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_C_YR1C2[19]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_C_YR1C2[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_C_YR1C2[20]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_C_YR1C2[21]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_C_YR1C2[22]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_C_YR1C2[23]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_C_YR1C2[24]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_C_YR1C2[25]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_C_YR1C2[26]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_C_YR1C2[27]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_C_YR1C2[28]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_C_YR1C2[29]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_C_YR1C2[2]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_C_YR1C2[30]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_C_YR1C2[31]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_C_YR1C2[3]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_C_YR1C2[4]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_C_YR1C2[5]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_C_YR1C2[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_C_YR1C2[7]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_C_YR1C2[8]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_C_YR1C2[9]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_C_YR2C0[0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_C_YR2C0[10]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_C_YR2C0[11]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_C_YR2C0[12]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_C_YR2C0[13]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_C_YR2C0[14]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_C_YR2C0[15]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_C_YR2C0[16]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_C_YR2C0[17]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_C_YR2C0[18]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_C_YR2C0[19]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_C_YR2C0[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_C_YR2C0[20]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_C_YR2C0[21]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_C_YR2C0[22]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_C_YR2C0[23]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_C_YR2C0[24]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_C_YR2C0[25]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_C_YR2C0[26]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_C_YR2C0[27]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_C_YR2C0[28]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_C_YR2C0[29]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_C_YR2C0[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_C_YR2C0[30]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_C_YR2C0[31]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_C_YR2C0[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_C_YR2C0[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_C_YR2C0[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_C_YR2C0[6]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_C_YR2C0[7]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_C_YR2C0[8]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_C_YR2C0[9]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_C_YR2C1[0]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_C_YR2C1[10]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_C_YR2C1[11]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_C_YR2C1[12]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_C_YR2C1[13]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_C_YR2C1[14]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_C_YR2C1[15]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_C_YR2C1[16]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_C_YR2C1[17]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_C_YR2C1[18]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_C_YR2C1[19]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_C_YR2C1[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_C_YR2C1[20]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_C_YR2C1[21]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_C_YR2C1[22]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_C_YR2C1[23]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_C_YR2C1[24]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_C_YR2C1[25]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_C_YR2C1[26]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_C_YR2C1[27]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_C_YR2C1[28]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_C_YR2C1[29]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_C_YR2C1[2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_C_YR2C1[30]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_C_YR2C1[31]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_C_YR2C1[3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_C_YR2C1[4]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_C_YR2C1[5]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_C_YR2C1[6]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_C_YR2C1[7]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_C_YR2C1[8]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_C_YR2C1[9]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_C_YR2C2[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_C_YR2C2[10]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_C_YR2C2[11]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_C_YR2C2[12]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_C_YR2C2[13]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_C_YR2C2[14]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_C_YR2C2[15]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_C_YR2C2[16]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_C_YR2C2[17]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_C_YR2C2[18]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_C_YR2C2[19]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_C_YR2C2[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_C_YR2C2[20]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_C_YR2C2[21]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_C_YR2C2[22]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_C_YR2C2[23]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_C_YR2C2[24]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_C_YR2C2[25]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_C_YR2C2[26]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_C_YR2C2[27]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_C_YR2C2[28]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_C_YR2C2[29]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_C_YR2C2[2]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_C_YR2C2[30]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_C_YR2C2[31]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_C_YR2C2[3]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_C_YR2C2[4]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_C_YR2C2[5]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_C_YR2C2[6]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_C_YR2C2[7]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_C_YR2C2[8]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_C_YR2C2[9]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of int_ap_start_i_9 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_c_high_thresh[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_c_high_thresh[10]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_c_high_thresh[11]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_c_high_thresh[12]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_c_high_thresh[13]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_c_high_thresh[14]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_c_high_thresh[15]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_c_high_thresh[16]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_c_high_thresh[17]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_c_high_thresh[18]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_c_high_thresh[19]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_c_high_thresh[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_c_high_thresh[20]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_c_high_thresh[21]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_c_high_thresh[22]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_c_high_thresh[23]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_c_high_thresh[24]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_c_high_thresh[25]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_c_high_thresh[26]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_c_high_thresh[27]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_c_high_thresh[28]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_c_high_thresh[29]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_c_high_thresh[2]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_c_high_thresh[30]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_c_high_thresh[31]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_c_high_thresh[3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_c_high_thresh[4]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_c_high_thresh[5]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_c_high_thresh[6]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_c_high_thresh[7]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_c_high_thresh[8]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_c_high_thresh[9]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_c_invert[0]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_c_invert[10]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_c_invert[11]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_c_invert[12]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_c_invert[13]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_c_invert[14]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_c_invert[15]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_c_invert[16]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_c_invert[17]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_c_invert[18]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_c_invert[19]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_c_invert[1]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_c_invert[20]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_c_invert[21]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_c_invert[22]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_c_invert[23]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_c_invert[24]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_c_invert[25]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_c_invert[26]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_c_invert[27]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_c_invert[28]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_c_invert[29]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_c_invert[2]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_c_invert[30]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_c_invert[31]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_c_invert[3]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_c_invert[4]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_c_invert[5]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_c_invert[6]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_c_invert[7]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_c_invert[8]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_c_invert[9]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_c_low_thresh[0]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_c_low_thresh[10]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_c_low_thresh[11]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_c_low_thresh[12]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_c_low_thresh[13]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_c_low_thresh[14]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_c_low_thresh[15]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_c_low_thresh[16]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_c_low_thresh[17]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_c_low_thresh[18]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_c_low_thresh[19]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_c_low_thresh[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_c_low_thresh[20]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_c_low_thresh[21]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_c_low_thresh[22]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_c_low_thresh[23]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_c_low_thresh[24]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_c_low_thresh[25]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_c_low_thresh[26]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_c_low_thresh[27]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_c_low_thresh[28]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_c_low_thresh[29]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_c_low_thresh[2]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_c_low_thresh[30]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_c_low_thresh[31]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_c_low_thresh[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_c_low_thresh[4]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_c_low_thresh[5]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_c_low_thresh[6]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_c_low_thresh[7]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_c_low_thresh[8]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_c_low_thresh[9]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_isr[0]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rdata[15]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rdata[2]_i_8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rdata[31]_i_6\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rdata[3]_i_8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rstate[0]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_ARREADY_INST_0 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_AWREADY_INST_0 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_BVALID_INST_0 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_WREADY_INST_0 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair61";
begin
  AXIvideo2Mat44_U0_ap_start <= \^axivideo2mat44_u0_ap_start\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  \SRL_SIG_reg[0][31]\(31 downto 0) <= \^srl_sig_reg[0][31]\(31 downto 0);
  \SRL_SIG_reg[0][31]_0\(31 downto 0) <= \^srl_sig_reg[0][31]_0\(31 downto 0);
  \SRL_SIG_reg[0][7]\(7 downto 0) <= \^srl_sig_reg[0][7]\(7 downto 0);
  \SRL_SIG_reg[0][7]_0\(7 downto 0) <= \^srl_sig_reg[0][7]_0\(7 downto 0);
  \SRL_SIG_reg[0][7]_1\(7 downto 0) <= \^srl_sig_reg[0][7]_1\(7 downto 0);
  \SRL_SIG_reg[0][7]_10\(7 downto 0) <= \^srl_sig_reg[0][7]_10\(7 downto 0);
  \SRL_SIG_reg[0][7]_11\(7 downto 0) <= \^srl_sig_reg[0][7]_11\(7 downto 0);
  \SRL_SIG_reg[0][7]_12\(7 downto 0) <= \^srl_sig_reg[0][7]_12\(7 downto 0);
  \SRL_SIG_reg[0][7]_13\(7 downto 0) <= \^srl_sig_reg[0][7]_13\(7 downto 0);
  \SRL_SIG_reg[0][7]_14\(7 downto 0) <= \^srl_sig_reg[0][7]_14\(7 downto 0);
  \SRL_SIG_reg[0][7]_15\(7 downto 0) <= \^srl_sig_reg[0][7]_15\(7 downto 0);
  \SRL_SIG_reg[0][7]_2\(7 downto 0) <= \^srl_sig_reg[0][7]_2\(7 downto 0);
  \SRL_SIG_reg[0][7]_3\(7 downto 0) <= \^srl_sig_reg[0][7]_3\(7 downto 0);
  \SRL_SIG_reg[0][7]_4\(7 downto 0) <= \^srl_sig_reg[0][7]_4\(7 downto 0);
  \SRL_SIG_reg[0][7]_5\(7 downto 0) <= \^srl_sig_reg[0][7]_5\(7 downto 0);
  \SRL_SIG_reg[0][7]_6\(7 downto 0) <= \^srl_sig_reg[0][7]_6\(7 downto 0);
  \SRL_SIG_reg[0][7]_7\(7 downto 0) <= \^srl_sig_reg[0][7]_7\(7 downto 0);
  \SRL_SIG_reg[0][7]_8\(7 downto 0) <= \^srl_sig_reg[0][7]_8\(7 downto 0);
  \SRL_SIG_reg[0][7]_9\(7 downto 0) <= \^srl_sig_reg[0][7]_9\(7 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \int_cols_reg[10]_0\(10 downto 0) <= \^int_cols_reg[10]_0\(10 downto 0);
  \int_rows_reg[10]_0\(10 downto 0) <= \^int_rows_reg[10]_0\(10 downto 0);
  \rdata_reg[0]_0\ <= \^rdata_reg[0]_0\;
  s_axi_CONTROL_BUS_RVALID <= \^s_axi_control_bus_rvalid\;
  \tmp_45_i_i_i_reg_1350_reg[0]\(1 downto 0) <= \^tmp_45_i_i_i_reg_1350_reg[0]\(1 downto 0);
  \tmp_45_i_i_i_reg_1350_reg[0]_0\ <= \^tmp_45_i_i_i_reg_1350_reg[0]_0\;
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^axivideo2mat44_u0_ap_start\,
      I1 => C_XR1C2_channel_full_n,
      I2 => C_XR2C0_channel_full_n,
      I3 => c_low_thresh_channel_1_full_n,
      I4 => c_high_thresh_channe_1_full_n,
      O => \ap_CS_fsm_reg[0]\
    );
\ap_CS_fsm[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^axivideo2mat44_u0_ap_start\,
      I1 => C_XR1C2_channel_empty_n,
      I2 => C_XR2C0_channel_empty_n,
      I3 => c_low_thresh_channel_1_empty_n,
      I4 => c_high_thresh_channe_1_empty_n,
      O => p
    );
ap_enable_reg_pp0_iter0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(4),
      I1 => \p_1_i_i_reg_162_reg[10]\(1),
      I2 => \^int_cols_reg[10]_0\(5),
      I3 => \p_1_i_i_reg_162_reg[10]\(2),
      I4 => \p_1_i_i_reg_162_reg[10]\(0),
      I5 => \^int_cols_reg[10]_0\(3),
      O => \exitcond_i_i_reg_268_reg[0]\(0)
    );
\axi_last_V_reg_277[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(0),
      I1 => \^int_cols_reg[10]_0\(1),
      I2 => \^int_cols_reg[10]_0\(2),
      I3 => \^int_cols_reg[10]_0\(3),
      I4 => \p_1_i_i_reg_162_reg[10]\(0),
      O => \axi_last_V_reg_277[0]_i_10_n_0\
    );
\axi_last_V_reg_277[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(2),
      I1 => \^int_cols_reg[10]_0\(1),
      I2 => \^int_cols_reg[10]_0\(0),
      I3 => \^int_cols_reg[10]_0\(3),
      O => \axi_last_V_reg_277[0]_i_11_n_0\
    );
\axi_last_V_reg_277[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"86101086"
    )
        port map (
      I0 => \axi_last_V_reg_277[0]_i_7_n_0\,
      I1 => \^int_cols_reg[10]_0\(9),
      I2 => \p_1_i_i_reg_162_reg[10]\(6),
      I3 => \p_1_i_i_reg_162_reg[10]\(7),
      I4 => \^int_cols_reg[10]_0\(10),
      O => \axi_last_V_reg_277[0]_i_3_n_0\
    );
\axi_last_V_reg_277[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \axi_last_V_reg_277[0]_i_8_n_0\,
      I1 => \^int_cols_reg[10]_0\(8),
      I2 => \p_1_i_i_reg_162_reg[10]\(5),
      I3 => \p_1_i_i_reg_162_reg[10]\(4),
      I4 => \^int_cols_reg[10]_0\(7),
      I5 => \axi_last_V_reg_277[0]_i_9_n_0\,
      O => \axi_last_V_reg_277[0]_i_4_n_0\
    );
\axi_last_V_reg_277[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8440000800088440"
    )
        port map (
      I0 => \p_1_i_i_reg_162_reg[10]\(1),
      I1 => \axi_last_V_reg_277[0]_i_10_n_0\,
      I2 => \^int_cols_reg[10]_0\(4),
      I3 => \axi_last_V_reg_277[0]_i_11_n_0\,
      I4 => \^int_cols_reg[10]_0\(5),
      I5 => \p_1_i_i_reg_162_reg[10]\(2),
      O => \axi_last_V_reg_277[0]_i_5_n_0\
    );
\axi_last_V_reg_277[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(7),
      I1 => \^int_cols_reg[10]_0\(5),
      I2 => \axi_last_V_reg_277[0]_i_11_n_0\,
      I3 => \^int_cols_reg[10]_0\(4),
      I4 => \^int_cols_reg[10]_0\(6),
      I5 => \^int_cols_reg[10]_0\(8),
      O => \axi_last_V_reg_277[0]_i_7_n_0\
    );
\axi_last_V_reg_277[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(6),
      I1 => \^int_cols_reg[10]_0\(4),
      I2 => \axi_last_V_reg_277[0]_i_11_n_0\,
      I3 => \^int_cols_reg[10]_0\(5),
      I4 => \p_1_i_i_reg_162_reg[10]\(3),
      O => \axi_last_V_reg_277[0]_i_8_n_0\
    );
\axi_last_V_reg_277[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(5),
      I1 => \axi_last_V_reg_277[0]_i_11_n_0\,
      I2 => \^int_cols_reg[10]_0\(4),
      I3 => \^int_cols_reg[10]_0\(6),
      O => \axi_last_V_reg_277[0]_i_9_n_0\
    );
\axi_last_V_reg_277_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_last_V_reg_277_reg[0]\(0),
      CO(2) => \axi_last_V_reg_277_reg[0]_i_2_n_1\,
      CO(1) => \axi_last_V_reg_277_reg[0]_i_2_n_2\,
      CO(0) => \axi_last_V_reg_277_reg[0]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_277_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_277[0]_i_3_n_0\,
      S(2) => \axi_last_V_reg_277[0]_i_4_n_0\,
      S(1) => \axi_last_V_reg_277[0]_i_5_n_0\,
      S(0) => \p_1_i_i_reg_162_reg[0]\(0)
    );
\col_assign_i_reg_391[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(8),
      I1 => \^int_rows_reg[10]_0\(7),
      I2 => \col_assign_i_reg_391[11]_i_9_n_0\,
      I3 => \^int_rows_reg[10]_0\(6),
      I4 => \row_i_i_i_reg_380_reg[11]\(8),
      O => \col_assign_i_reg_391[11]_i_10_n_0\
    );
\col_assign_i_reg_391[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(3),
      I1 => \^int_rows_reg[10]_0\(2),
      I2 => \^int_rows_reg[10]_0\(0),
      I3 => \^int_rows_reg[10]_0\(1),
      I4 => \row_i_i_i_reg_380_reg[11]\(3),
      O => \col_assign_i_reg_391[11]_i_11_n_0\
    );
\col_assign_i_reg_391[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(3),
      I1 => \^int_rows_reg[10]_0\(1),
      I2 => \^int_rows_reg[10]_0\(0),
      I3 => \^int_rows_reg[10]_0\(2),
      O => \col_assign_i_reg_391[11]_i_12_n_0\
    );
\col_assign_i_reg_391[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6108086100000000"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(6),
      I1 => \col_assign_i_reg_391[11]_i_9_n_0\,
      I2 => \row_i_i_i_reg_380_reg[11]\(6),
      I3 => \^int_rows_reg[10]_0\(7),
      I4 => \row_i_i_i_reg_380_reg[11]\(7),
      I5 => \col_assign_i_reg_391[11]_i_10_n_0\,
      O => \ap_CS_fsm_reg[0]_0\(1)
    );
\col_assign_i_reg_391[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280802020080802"
    )
        port map (
      I0 => \col_assign_i_reg_391[11]_i_11_n_0\,
      I1 => \row_i_i_i_reg_380_reg[11]\(4),
      I2 => \row_i_i_i_reg_380_reg[11]\(5),
      I3 => \col_assign_i_reg_391[11]_i_12_n_0\,
      I4 => \^int_rows_reg[10]_0\(4),
      I5 => \^int_rows_reg[10]_0\(5),
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\col_assign_i_reg_391[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(8),
      I1 => \^int_rows_reg[10]_0\(6),
      I2 => \col_assign_i_reg_391[11]_i_9_n_0\,
      I3 => \^int_rows_reg[10]_0\(7),
      O => \ap_CS_fsm_reg[0]_1\
    );
\col_assign_i_reg_391[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(5),
      I1 => \^int_rows_reg[10]_0\(3),
      I2 => \^int_rows_reg[10]_0\(1),
      I3 => \^int_rows_reg[10]_0\(0),
      I4 => \^int_rows_reg[10]_0\(2),
      I5 => \^int_rows_reg[10]_0\(4),
      O => \col_assign_i_reg_391[11]_i_9_n_0\
    );
\exitcond_i_reg_1314[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(8),
      I1 => \^int_cols_reg[10]_0\(7),
      I2 => \exitcond_i_reg_1314[0]_i_9_n_0\,
      I3 => \^int_cols_reg[10]_0\(6),
      I4 => ADDRBWRADDR(4),
      O => \exitcond_i_reg_1314[0]_i_10_n_0\
    );
\exitcond_i_reg_1314[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(3),
      I1 => \^int_cols_reg[10]_0\(2),
      I2 => \^int_cols_reg[10]_0\(0),
      I3 => \^int_cols_reg[10]_0\(1),
      I4 => ADDRBWRADDR(0),
      O => \exitcond_i_reg_1314[0]_i_11_n_0\
    );
\exitcond_i_reg_1314[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(3),
      I1 => \^int_cols_reg[10]_0\(1),
      I2 => \^int_cols_reg[10]_0\(0),
      I3 => \^int_cols_reg[10]_0\(2),
      O => \exitcond_i_reg_1314[0]_i_12_n_0\
    );
\exitcond_i_reg_1314[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6108086100000000"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(6),
      I1 => \exitcond_i_reg_1314[0]_i_9_n_0\,
      I2 => \col_assign_i_reg_391_reg[6]\,
      I3 => \^int_cols_reg[10]_0\(7),
      I4 => ADDRBWRADDR(3),
      I5 => \exitcond_i_reg_1314[0]_i_10_n_0\,
      O => S(1)
    );
\exitcond_i_reg_1314[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280802020080802"
    )
        port map (
      I0 => \exitcond_i_reg_1314[0]_i_11_n_0\,
      I1 => ADDRBWRADDR(1),
      I2 => ADDRBWRADDR(2),
      I3 => \exitcond_i_reg_1314[0]_i_12_n_0\,
      I4 => \^int_cols_reg[10]_0\(4),
      I5 => \^int_cols_reg[10]_0\(5),
      O => S(0)
    );
\exitcond_i_reg_1314[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(8),
      I1 => \^int_cols_reg[10]_0\(6),
      I2 => \exitcond_i_reg_1314[0]_i_9_n_0\,
      I3 => \^int_cols_reg[10]_0\(7),
      O => \exitcond_i_reg_1314_reg[0]\
    );
\exitcond_i_reg_1314[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(5),
      I1 => \^int_cols_reg[10]_0\(3),
      I2 => \^int_cols_reg[10]_0\(1),
      I3 => \^int_cols_reg[10]_0\(0),
      I4 => \^int_cols_reg[10]_0\(2),
      I5 => \^int_cols_reg[10]_0\(4),
      O => \exitcond_i_reg_1314[0]_i_9_n_0\
    );
\int_C_XR0C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]\(0),
      O => int_C_XR0C00(0)
    );
\int_C_XR0C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[10]\,
      O => int_C_XR0C00(10)
    );
\int_C_XR0C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[11]\,
      O => int_C_XR0C00(11)
    );
\int_C_XR0C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[12]\,
      O => int_C_XR0C00(12)
    );
\int_C_XR0C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[13]\,
      O => int_C_XR0C00(13)
    );
\int_C_XR0C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[14]\,
      O => int_C_XR0C00(14)
    );
\int_C_XR0C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[15]\,
      O => int_C_XR0C00(15)
    );
\int_C_XR0C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[16]\,
      O => int_C_XR0C00(16)
    );
\int_C_XR0C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[17]\,
      O => int_C_XR0C00(17)
    );
\int_C_XR0C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[18]\,
      O => int_C_XR0C00(18)
    );
\int_C_XR0C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[19]\,
      O => int_C_XR0C00(19)
    );
\int_C_XR0C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]\(1),
      O => int_C_XR0C00(1)
    );
\int_C_XR0C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[20]\,
      O => int_C_XR0C00(20)
    );
\int_C_XR0C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[21]\,
      O => int_C_XR0C00(21)
    );
\int_C_XR0C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[22]\,
      O => int_C_XR0C00(22)
    );
\int_C_XR0C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[23]\,
      O => int_C_XR0C00(23)
    );
\int_C_XR0C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[24]\,
      O => int_C_XR0C00(24)
    );
\int_C_XR0C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[25]\,
      O => int_C_XR0C00(25)
    );
\int_C_XR0C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[26]\,
      O => int_C_XR0C00(26)
    );
\int_C_XR0C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[27]\,
      O => int_C_XR0C00(27)
    );
\int_C_XR0C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[28]\,
      O => int_C_XR0C00(28)
    );
\int_C_XR0C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[29]\,
      O => int_C_XR0C00(29)
    );
\int_C_XR0C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]\(2),
      O => int_C_XR0C00(2)
    );
\int_C_XR0C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[30]\,
      O => int_C_XR0C00(30)
    );
\int_C_XR0C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR0C0[31]_i_1_n_0\
    );
\int_C_XR0C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[31]\,
      O => int_C_XR0C00(31)
    );
\int_C_XR0C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]\(3),
      O => int_C_XR0C00(3)
    );
\int_C_XR0C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]\(4),
      O => int_C_XR0C00(4)
    );
\int_C_XR0C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]\(5),
      O => int_C_XR0C00(5)
    );
\int_C_XR0C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]\(6),
      O => int_C_XR0C00(6)
    );
\int_C_XR0C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]\(7),
      O => int_C_XR0C00(7)
    );
\int_C_XR0C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[8]\,
      O => int_C_XR0C00(8)
    );
\int_C_XR0C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[9]\,
      O => int_C_XR0C00(9)
    );
\int_C_XR0C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(0),
      Q => \^srl_sig_reg[0][7]\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(10),
      Q => \int_C_XR0C0_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(11),
      Q => \int_C_XR0C0_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(12),
      Q => \int_C_XR0C0_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(13),
      Q => \int_C_XR0C0_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(14),
      Q => \int_C_XR0C0_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(15),
      Q => \int_C_XR0C0_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(16),
      Q => \int_C_XR0C0_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(17),
      Q => \int_C_XR0C0_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(18),
      Q => \int_C_XR0C0_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(19),
      Q => \int_C_XR0C0_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(1),
      Q => \^srl_sig_reg[0][7]\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(20),
      Q => \int_C_XR0C0_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(21),
      Q => \int_C_XR0C0_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(22),
      Q => \int_C_XR0C0_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(23),
      Q => \int_C_XR0C0_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(24),
      Q => \int_C_XR0C0_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(25),
      Q => \int_C_XR0C0_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(26),
      Q => \int_C_XR0C0_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(27),
      Q => \int_C_XR0C0_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(28),
      Q => \int_C_XR0C0_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(29),
      Q => \int_C_XR0C0_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(2),
      Q => \^srl_sig_reg[0][7]\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(30),
      Q => \int_C_XR0C0_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(31),
      Q => \int_C_XR0C0_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(3),
      Q => \^srl_sig_reg[0][7]\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(4),
      Q => \^srl_sig_reg[0][7]\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(5),
      Q => \^srl_sig_reg[0][7]\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(6),
      Q => \^srl_sig_reg[0][7]\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(7),
      Q => \^srl_sig_reg[0][7]\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(8),
      Q => \int_C_XR0C0_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C0[31]_i_1_n_0\,
      D => int_C_XR0C00(9),
      Q => \int_C_XR0C0_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_0\(0),
      O => int_C_XR0C10(0)
    );
\int_C_XR0C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[10]\,
      O => int_C_XR0C10(10)
    );
\int_C_XR0C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[11]\,
      O => int_C_XR0C10(11)
    );
\int_C_XR0C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[12]\,
      O => int_C_XR0C10(12)
    );
\int_C_XR0C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[13]\,
      O => int_C_XR0C10(13)
    );
\int_C_XR0C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[14]\,
      O => int_C_XR0C10(14)
    );
\int_C_XR0C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[15]\,
      O => int_C_XR0C10(15)
    );
\int_C_XR0C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[16]\,
      O => int_C_XR0C10(16)
    );
\int_C_XR0C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[17]\,
      O => int_C_XR0C10(17)
    );
\int_C_XR0C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[18]\,
      O => int_C_XR0C10(18)
    );
\int_C_XR0C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[19]\,
      O => int_C_XR0C10(19)
    );
\int_C_XR0C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_0\(1),
      O => int_C_XR0C10(1)
    );
\int_C_XR0C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[20]\,
      O => int_C_XR0C10(20)
    );
\int_C_XR0C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[21]\,
      O => int_C_XR0C10(21)
    );
\int_C_XR0C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[22]\,
      O => int_C_XR0C10(22)
    );
\int_C_XR0C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[23]\,
      O => int_C_XR0C10(23)
    );
\int_C_XR0C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[24]\,
      O => int_C_XR0C10(24)
    );
\int_C_XR0C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[25]\,
      O => int_C_XR0C10(25)
    );
\int_C_XR0C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[26]\,
      O => int_C_XR0C10(26)
    );
\int_C_XR0C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[27]\,
      O => int_C_XR0C10(27)
    );
\int_C_XR0C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[28]\,
      O => int_C_XR0C10(28)
    );
\int_C_XR0C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[29]\,
      O => int_C_XR0C10(29)
    );
\int_C_XR0C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_0\(2),
      O => int_C_XR0C10(2)
    );
\int_C_XR0C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[30]\,
      O => int_C_XR0C10(30)
    );
\int_C_XR0C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR0C1[31]_i_1_n_0\
    );
\int_C_XR0C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[31]\,
      O => int_C_XR0C10(31)
    );
\int_C_XR0C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_0\(3),
      O => int_C_XR0C10(3)
    );
\int_C_XR0C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_0\(4),
      O => int_C_XR0C10(4)
    );
\int_C_XR0C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_0\(5),
      O => int_C_XR0C10(5)
    );
\int_C_XR0C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_0\(6),
      O => int_C_XR0C10(6)
    );
\int_C_XR0C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_0\(7),
      O => int_C_XR0C10(7)
    );
\int_C_XR0C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[8]\,
      O => int_C_XR0C10(8)
    );
\int_C_XR0C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[9]\,
      O => int_C_XR0C10(9)
    );
\int_C_XR0C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(0),
      Q => \^srl_sig_reg[0][7]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(10),
      Q => \int_C_XR0C1_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(11),
      Q => \int_C_XR0C1_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(12),
      Q => \int_C_XR0C1_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(13),
      Q => \int_C_XR0C1_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(14),
      Q => \int_C_XR0C1_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(15),
      Q => \int_C_XR0C1_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(16),
      Q => \int_C_XR0C1_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(17),
      Q => \int_C_XR0C1_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(18),
      Q => \int_C_XR0C1_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(19),
      Q => \int_C_XR0C1_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(1),
      Q => \^srl_sig_reg[0][7]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(20),
      Q => \int_C_XR0C1_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(21),
      Q => \int_C_XR0C1_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(22),
      Q => \int_C_XR0C1_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(23),
      Q => \int_C_XR0C1_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(24),
      Q => \int_C_XR0C1_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(25),
      Q => \int_C_XR0C1_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(26),
      Q => \int_C_XR0C1_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(27),
      Q => \int_C_XR0C1_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(28),
      Q => \int_C_XR0C1_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(29),
      Q => \int_C_XR0C1_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(2),
      Q => \^srl_sig_reg[0][7]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(30),
      Q => \int_C_XR0C1_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(31),
      Q => \int_C_XR0C1_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(3),
      Q => \^srl_sig_reg[0][7]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(4),
      Q => \^srl_sig_reg[0][7]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(5),
      Q => \^srl_sig_reg[0][7]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(6),
      Q => \^srl_sig_reg[0][7]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(7),
      Q => \^srl_sig_reg[0][7]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(8),
      Q => \int_C_XR0C1_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C1[31]_i_1_n_0\,
      D => int_C_XR0C10(9),
      Q => \int_C_XR0C1_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_1\(0),
      O => int_C_XR0C20(0)
    );
\int_C_XR0C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[10]\,
      O => int_C_XR0C20(10)
    );
\int_C_XR0C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[11]\,
      O => int_C_XR0C20(11)
    );
\int_C_XR0C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[12]\,
      O => int_C_XR0C20(12)
    );
\int_C_XR0C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[13]\,
      O => int_C_XR0C20(13)
    );
\int_C_XR0C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[14]\,
      O => int_C_XR0C20(14)
    );
\int_C_XR0C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[15]\,
      O => int_C_XR0C20(15)
    );
\int_C_XR0C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[16]\,
      O => int_C_XR0C20(16)
    );
\int_C_XR0C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[17]\,
      O => int_C_XR0C20(17)
    );
\int_C_XR0C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[18]\,
      O => int_C_XR0C20(18)
    );
\int_C_XR0C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[19]\,
      O => int_C_XR0C20(19)
    );
\int_C_XR0C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_1\(1),
      O => int_C_XR0C20(1)
    );
\int_C_XR0C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[20]\,
      O => int_C_XR0C20(20)
    );
\int_C_XR0C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[21]\,
      O => int_C_XR0C20(21)
    );
\int_C_XR0C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[22]\,
      O => int_C_XR0C20(22)
    );
\int_C_XR0C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[23]\,
      O => int_C_XR0C20(23)
    );
\int_C_XR0C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[24]\,
      O => int_C_XR0C20(24)
    );
\int_C_XR0C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[25]\,
      O => int_C_XR0C20(25)
    );
\int_C_XR0C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[26]\,
      O => int_C_XR0C20(26)
    );
\int_C_XR0C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[27]\,
      O => int_C_XR0C20(27)
    );
\int_C_XR0C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[28]\,
      O => int_C_XR0C20(28)
    );
\int_C_XR0C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[29]\,
      O => int_C_XR0C20(29)
    );
\int_C_XR0C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_1\(2),
      O => int_C_XR0C20(2)
    );
\int_C_XR0C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[30]\,
      O => int_C_XR0C20(30)
    );
\int_C_XR0C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR0C2[31]_i_1_n_0\
    );
\int_C_XR0C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[31]\,
      O => int_C_XR0C20(31)
    );
\int_C_XR0C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_1\(3),
      O => int_C_XR0C20(3)
    );
\int_C_XR0C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_1\(4),
      O => int_C_XR0C20(4)
    );
\int_C_XR0C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_1\(5),
      O => int_C_XR0C20(5)
    );
\int_C_XR0C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_1\(6),
      O => int_C_XR0C20(6)
    );
\int_C_XR0C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_1\(7),
      O => int_C_XR0C20(7)
    );
\int_C_XR0C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[8]\,
      O => int_C_XR0C20(8)
    );
\int_C_XR0C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[9]\,
      O => int_C_XR0C20(9)
    );
\int_C_XR0C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(0),
      Q => \^srl_sig_reg[0][7]_1\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(10),
      Q => \int_C_XR0C2_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(11),
      Q => \int_C_XR0C2_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(12),
      Q => \int_C_XR0C2_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(13),
      Q => \int_C_XR0C2_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(14),
      Q => \int_C_XR0C2_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(15),
      Q => \int_C_XR0C2_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(16),
      Q => \int_C_XR0C2_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(17),
      Q => \int_C_XR0C2_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(18),
      Q => \int_C_XR0C2_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(19),
      Q => \int_C_XR0C2_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(1),
      Q => \^srl_sig_reg[0][7]_1\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(20),
      Q => \int_C_XR0C2_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(21),
      Q => \int_C_XR0C2_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(22),
      Q => \int_C_XR0C2_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(23),
      Q => \int_C_XR0C2_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(24),
      Q => \int_C_XR0C2_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(25),
      Q => \int_C_XR0C2_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(26),
      Q => \int_C_XR0C2_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(27),
      Q => \int_C_XR0C2_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(28),
      Q => \int_C_XR0C2_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(29),
      Q => \int_C_XR0C2_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(2),
      Q => \^srl_sig_reg[0][7]_1\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(30),
      Q => \int_C_XR0C2_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(31),
      Q => \int_C_XR0C2_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(3),
      Q => \^srl_sig_reg[0][7]_1\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(4),
      Q => \^srl_sig_reg[0][7]_1\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(5),
      Q => \^srl_sig_reg[0][7]_1\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(6),
      Q => \^srl_sig_reg[0][7]_1\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(7),
      Q => \^srl_sig_reg[0][7]_1\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(8),
      Q => \int_C_XR0C2_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR0C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR0C2[31]_i_1_n_0\,
      D => int_C_XR0C20(9),
      Q => \int_C_XR0C2_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_2\(0),
      O => int_C_XR1C00(0)
    );
\int_C_XR1C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[10]\,
      O => int_C_XR1C00(10)
    );
\int_C_XR1C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[11]\,
      O => int_C_XR1C00(11)
    );
\int_C_XR1C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[12]\,
      O => int_C_XR1C00(12)
    );
\int_C_XR1C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[13]\,
      O => int_C_XR1C00(13)
    );
\int_C_XR1C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[14]\,
      O => int_C_XR1C00(14)
    );
\int_C_XR1C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[15]\,
      O => int_C_XR1C00(15)
    );
\int_C_XR1C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[16]\,
      O => int_C_XR1C00(16)
    );
\int_C_XR1C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[17]\,
      O => int_C_XR1C00(17)
    );
\int_C_XR1C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[18]\,
      O => int_C_XR1C00(18)
    );
\int_C_XR1C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[19]\,
      O => int_C_XR1C00(19)
    );
\int_C_XR1C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_2\(1),
      O => int_C_XR1C00(1)
    );
\int_C_XR1C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[20]\,
      O => int_C_XR1C00(20)
    );
\int_C_XR1C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[21]\,
      O => int_C_XR1C00(21)
    );
\int_C_XR1C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[22]\,
      O => int_C_XR1C00(22)
    );
\int_C_XR1C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[23]\,
      O => int_C_XR1C00(23)
    );
\int_C_XR1C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[24]\,
      O => int_C_XR1C00(24)
    );
\int_C_XR1C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[25]\,
      O => int_C_XR1C00(25)
    );
\int_C_XR1C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[26]\,
      O => int_C_XR1C00(26)
    );
\int_C_XR1C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[27]\,
      O => int_C_XR1C00(27)
    );
\int_C_XR1C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[28]\,
      O => int_C_XR1C00(28)
    );
\int_C_XR1C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[29]\,
      O => int_C_XR1C00(29)
    );
\int_C_XR1C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_2\(2),
      O => int_C_XR1C00(2)
    );
\int_C_XR1C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[30]\,
      O => int_C_XR1C00(30)
    );
\int_C_XR1C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR1C0[31]_i_1_n_0\
    );
\int_C_XR1C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[31]\,
      O => int_C_XR1C00(31)
    );
\int_C_XR1C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_2\(3),
      O => int_C_XR1C00(3)
    );
\int_C_XR1C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_2\(4),
      O => int_C_XR1C00(4)
    );
\int_C_XR1C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_2\(5),
      O => int_C_XR1C00(5)
    );
\int_C_XR1C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_2\(6),
      O => int_C_XR1C00(6)
    );
\int_C_XR1C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_2\(7),
      O => int_C_XR1C00(7)
    );
\int_C_XR1C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[8]\,
      O => int_C_XR1C00(8)
    );
\int_C_XR1C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[9]\,
      O => int_C_XR1C00(9)
    );
\int_C_XR1C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(0),
      Q => \^srl_sig_reg[0][7]_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(10),
      Q => \int_C_XR1C0_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(11),
      Q => \int_C_XR1C0_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(12),
      Q => \int_C_XR1C0_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(13),
      Q => \int_C_XR1C0_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(14),
      Q => \int_C_XR1C0_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(15),
      Q => \int_C_XR1C0_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(16),
      Q => \int_C_XR1C0_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(17),
      Q => \int_C_XR1C0_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(18),
      Q => \int_C_XR1C0_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(19),
      Q => \int_C_XR1C0_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(1),
      Q => \^srl_sig_reg[0][7]_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(20),
      Q => \int_C_XR1C0_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(21),
      Q => \int_C_XR1C0_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(22),
      Q => \int_C_XR1C0_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(23),
      Q => \int_C_XR1C0_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(24),
      Q => \int_C_XR1C0_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(25),
      Q => \int_C_XR1C0_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(26),
      Q => \int_C_XR1C0_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(27),
      Q => \int_C_XR1C0_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(28),
      Q => \int_C_XR1C0_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(29),
      Q => \int_C_XR1C0_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(2),
      Q => \^srl_sig_reg[0][7]_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(30),
      Q => \int_C_XR1C0_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(31),
      Q => \int_C_XR1C0_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(3),
      Q => \^srl_sig_reg[0][7]_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(4),
      Q => \^srl_sig_reg[0][7]_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(5),
      Q => \^srl_sig_reg[0][7]_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(6),
      Q => \^srl_sig_reg[0][7]_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(7),
      Q => \^srl_sig_reg[0][7]_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(8),
      Q => \int_C_XR1C0_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C0[31]_i_1_n_0\,
      D => int_C_XR1C00(9),
      Q => \int_C_XR1C0_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_3\(0),
      O => int_C_XR1C10(0)
    );
\int_C_XR1C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[10]\,
      O => int_C_XR1C10(10)
    );
\int_C_XR1C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[11]\,
      O => int_C_XR1C10(11)
    );
\int_C_XR1C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[12]\,
      O => int_C_XR1C10(12)
    );
\int_C_XR1C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[13]\,
      O => int_C_XR1C10(13)
    );
\int_C_XR1C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[14]\,
      O => int_C_XR1C10(14)
    );
\int_C_XR1C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[15]\,
      O => int_C_XR1C10(15)
    );
\int_C_XR1C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[16]\,
      O => int_C_XR1C10(16)
    );
\int_C_XR1C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[17]\,
      O => int_C_XR1C10(17)
    );
\int_C_XR1C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[18]\,
      O => int_C_XR1C10(18)
    );
\int_C_XR1C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[19]\,
      O => int_C_XR1C10(19)
    );
\int_C_XR1C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_3\(1),
      O => int_C_XR1C10(1)
    );
\int_C_XR1C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[20]\,
      O => int_C_XR1C10(20)
    );
\int_C_XR1C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[21]\,
      O => int_C_XR1C10(21)
    );
\int_C_XR1C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[22]\,
      O => int_C_XR1C10(22)
    );
\int_C_XR1C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[23]\,
      O => int_C_XR1C10(23)
    );
\int_C_XR1C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[24]\,
      O => int_C_XR1C10(24)
    );
\int_C_XR1C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[25]\,
      O => int_C_XR1C10(25)
    );
\int_C_XR1C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[26]\,
      O => int_C_XR1C10(26)
    );
\int_C_XR1C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[27]\,
      O => int_C_XR1C10(27)
    );
\int_C_XR1C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[28]\,
      O => int_C_XR1C10(28)
    );
\int_C_XR1C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[29]\,
      O => int_C_XR1C10(29)
    );
\int_C_XR1C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_3\(2),
      O => int_C_XR1C10(2)
    );
\int_C_XR1C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[30]\,
      O => int_C_XR1C10(30)
    );
\int_C_XR1C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR1C1[31]_i_1_n_0\
    );
\int_C_XR1C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[31]\,
      O => int_C_XR1C10(31)
    );
\int_C_XR1C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_3\(3),
      O => int_C_XR1C10(3)
    );
\int_C_XR1C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_3\(4),
      O => int_C_XR1C10(4)
    );
\int_C_XR1C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_3\(5),
      O => int_C_XR1C10(5)
    );
\int_C_XR1C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_3\(6),
      O => int_C_XR1C10(6)
    );
\int_C_XR1C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_3\(7),
      O => int_C_XR1C10(7)
    );
\int_C_XR1C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[8]\,
      O => int_C_XR1C10(8)
    );
\int_C_XR1C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[9]\,
      O => int_C_XR1C10(9)
    );
\int_C_XR1C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(0),
      Q => \^srl_sig_reg[0][7]_3\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(10),
      Q => \int_C_XR1C1_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(11),
      Q => \int_C_XR1C1_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(12),
      Q => \int_C_XR1C1_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(13),
      Q => \int_C_XR1C1_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(14),
      Q => \int_C_XR1C1_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(15),
      Q => \int_C_XR1C1_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(16),
      Q => \int_C_XR1C1_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(17),
      Q => \int_C_XR1C1_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(18),
      Q => \int_C_XR1C1_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(19),
      Q => \int_C_XR1C1_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(1),
      Q => \^srl_sig_reg[0][7]_3\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(20),
      Q => \int_C_XR1C1_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(21),
      Q => \int_C_XR1C1_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(22),
      Q => \int_C_XR1C1_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(23),
      Q => \int_C_XR1C1_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(24),
      Q => \int_C_XR1C1_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(25),
      Q => \int_C_XR1C1_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(26),
      Q => \int_C_XR1C1_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(27),
      Q => \int_C_XR1C1_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(28),
      Q => \int_C_XR1C1_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(29),
      Q => \int_C_XR1C1_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(2),
      Q => \^srl_sig_reg[0][7]_3\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(30),
      Q => \int_C_XR1C1_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(31),
      Q => \int_C_XR1C1_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(3),
      Q => \^srl_sig_reg[0][7]_3\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(4),
      Q => \^srl_sig_reg[0][7]_3\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(5),
      Q => \^srl_sig_reg[0][7]_3\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(6),
      Q => \^srl_sig_reg[0][7]_3\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(7),
      Q => \^srl_sig_reg[0][7]_3\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(8),
      Q => \int_C_XR1C1_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C1[31]_i_1_n_0\,
      D => int_C_XR1C10(9),
      Q => \int_C_XR1C1_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_4\(0),
      O => int_C_XR1C20(0)
    );
\int_C_XR1C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[10]\,
      O => int_C_XR1C20(10)
    );
\int_C_XR1C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[11]\,
      O => int_C_XR1C20(11)
    );
\int_C_XR1C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[12]\,
      O => int_C_XR1C20(12)
    );
\int_C_XR1C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[13]\,
      O => int_C_XR1C20(13)
    );
\int_C_XR1C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[14]\,
      O => int_C_XR1C20(14)
    );
\int_C_XR1C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[15]\,
      O => int_C_XR1C20(15)
    );
\int_C_XR1C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[16]\,
      O => int_C_XR1C20(16)
    );
\int_C_XR1C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[17]\,
      O => int_C_XR1C20(17)
    );
\int_C_XR1C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[18]\,
      O => int_C_XR1C20(18)
    );
\int_C_XR1C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[19]\,
      O => int_C_XR1C20(19)
    );
\int_C_XR1C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_4\(1),
      O => int_C_XR1C20(1)
    );
\int_C_XR1C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[20]\,
      O => int_C_XR1C20(20)
    );
\int_C_XR1C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[21]\,
      O => int_C_XR1C20(21)
    );
\int_C_XR1C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[22]\,
      O => int_C_XR1C20(22)
    );
\int_C_XR1C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[23]\,
      O => int_C_XR1C20(23)
    );
\int_C_XR1C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[24]\,
      O => int_C_XR1C20(24)
    );
\int_C_XR1C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[25]\,
      O => int_C_XR1C20(25)
    );
\int_C_XR1C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[26]\,
      O => int_C_XR1C20(26)
    );
\int_C_XR1C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[27]\,
      O => int_C_XR1C20(27)
    );
\int_C_XR1C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[28]\,
      O => int_C_XR1C20(28)
    );
\int_C_XR1C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[29]\,
      O => int_C_XR1C20(29)
    );
\int_C_XR1C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_4\(2),
      O => int_C_XR1C20(2)
    );
\int_C_XR1C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[30]\,
      O => int_C_XR1C20(30)
    );
\int_C_XR1C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR1C2[31]_i_1_n_0\
    );
\int_C_XR1C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[31]\,
      O => int_C_XR1C20(31)
    );
\int_C_XR1C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_4\(3),
      O => int_C_XR1C20(3)
    );
\int_C_XR1C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_4\(4),
      O => int_C_XR1C20(4)
    );
\int_C_XR1C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_4\(5),
      O => int_C_XR1C20(5)
    );
\int_C_XR1C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_4\(6),
      O => int_C_XR1C20(6)
    );
\int_C_XR1C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_4\(7),
      O => int_C_XR1C20(7)
    );
\int_C_XR1C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[8]\,
      O => int_C_XR1C20(8)
    );
\int_C_XR1C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[9]\,
      O => int_C_XR1C20(9)
    );
\int_C_XR1C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(0),
      Q => \^srl_sig_reg[0][7]_4\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(10),
      Q => \int_C_XR1C2_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(11),
      Q => \int_C_XR1C2_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(12),
      Q => \int_C_XR1C2_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(13),
      Q => \int_C_XR1C2_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(14),
      Q => \int_C_XR1C2_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(15),
      Q => \int_C_XR1C2_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(16),
      Q => \int_C_XR1C2_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(17),
      Q => \int_C_XR1C2_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(18),
      Q => \int_C_XR1C2_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(19),
      Q => \int_C_XR1C2_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(1),
      Q => \^srl_sig_reg[0][7]_4\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(20),
      Q => \int_C_XR1C2_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(21),
      Q => \int_C_XR1C2_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(22),
      Q => \int_C_XR1C2_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(23),
      Q => \int_C_XR1C2_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(24),
      Q => \int_C_XR1C2_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(25),
      Q => \int_C_XR1C2_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(26),
      Q => \int_C_XR1C2_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(27),
      Q => \int_C_XR1C2_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(28),
      Q => \int_C_XR1C2_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(29),
      Q => \int_C_XR1C2_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(2),
      Q => \^srl_sig_reg[0][7]_4\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(30),
      Q => \int_C_XR1C2_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(31),
      Q => \int_C_XR1C2_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(3),
      Q => \^srl_sig_reg[0][7]_4\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(4),
      Q => \^srl_sig_reg[0][7]_4\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(5),
      Q => \^srl_sig_reg[0][7]_4\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(6),
      Q => \^srl_sig_reg[0][7]_4\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(7),
      Q => \^srl_sig_reg[0][7]_4\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(8),
      Q => \int_C_XR1C2_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR1C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR1C2[31]_i_1_n_0\,
      D => int_C_XR1C20(9),
      Q => \int_C_XR1C2_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_5\(0),
      O => int_C_XR2C00(0)
    );
\int_C_XR2C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[10]\,
      O => int_C_XR2C00(10)
    );
\int_C_XR2C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[11]\,
      O => int_C_XR2C00(11)
    );
\int_C_XR2C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[12]\,
      O => int_C_XR2C00(12)
    );
\int_C_XR2C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[13]\,
      O => int_C_XR2C00(13)
    );
\int_C_XR2C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[14]\,
      O => int_C_XR2C00(14)
    );
\int_C_XR2C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[15]\,
      O => int_C_XR2C00(15)
    );
\int_C_XR2C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[16]\,
      O => int_C_XR2C00(16)
    );
\int_C_XR2C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[17]\,
      O => int_C_XR2C00(17)
    );
\int_C_XR2C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[18]\,
      O => int_C_XR2C00(18)
    );
\int_C_XR2C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[19]\,
      O => int_C_XR2C00(19)
    );
\int_C_XR2C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_5\(1),
      O => int_C_XR2C00(1)
    );
\int_C_XR2C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[20]\,
      O => int_C_XR2C00(20)
    );
\int_C_XR2C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[21]\,
      O => int_C_XR2C00(21)
    );
\int_C_XR2C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[22]\,
      O => int_C_XR2C00(22)
    );
\int_C_XR2C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[23]\,
      O => int_C_XR2C00(23)
    );
\int_C_XR2C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[24]\,
      O => int_C_XR2C00(24)
    );
\int_C_XR2C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[25]\,
      O => int_C_XR2C00(25)
    );
\int_C_XR2C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[26]\,
      O => int_C_XR2C00(26)
    );
\int_C_XR2C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[27]\,
      O => int_C_XR2C00(27)
    );
\int_C_XR2C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[28]\,
      O => int_C_XR2C00(28)
    );
\int_C_XR2C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[29]\,
      O => int_C_XR2C00(29)
    );
\int_C_XR2C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_5\(2),
      O => int_C_XR2C00(2)
    );
\int_C_XR2C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[30]\,
      O => int_C_XR2C00(30)
    );
\int_C_XR2C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR2C0[31]_i_1_n_0\
    );
\int_C_XR2C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[31]\,
      O => int_C_XR2C00(31)
    );
\int_C_XR2C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_5\(3),
      O => int_C_XR2C00(3)
    );
\int_C_XR2C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_5\(4),
      O => int_C_XR2C00(4)
    );
\int_C_XR2C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_5\(5),
      O => int_C_XR2C00(5)
    );
\int_C_XR2C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_5\(6),
      O => int_C_XR2C00(6)
    );
\int_C_XR2C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_5\(7),
      O => int_C_XR2C00(7)
    );
\int_C_XR2C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[8]\,
      O => int_C_XR2C00(8)
    );
\int_C_XR2C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[9]\,
      O => int_C_XR2C00(9)
    );
\int_C_XR2C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(0),
      Q => \^srl_sig_reg[0][7]_5\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(10),
      Q => \int_C_XR2C0_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(11),
      Q => \int_C_XR2C0_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(12),
      Q => \int_C_XR2C0_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(13),
      Q => \int_C_XR2C0_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(14),
      Q => \int_C_XR2C0_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(15),
      Q => \int_C_XR2C0_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(16),
      Q => \int_C_XR2C0_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(17),
      Q => \int_C_XR2C0_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(18),
      Q => \int_C_XR2C0_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(19),
      Q => \int_C_XR2C0_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(1),
      Q => \^srl_sig_reg[0][7]_5\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(20),
      Q => \int_C_XR2C0_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(21),
      Q => \int_C_XR2C0_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(22),
      Q => \int_C_XR2C0_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(23),
      Q => \int_C_XR2C0_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(24),
      Q => \int_C_XR2C0_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(25),
      Q => \int_C_XR2C0_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(26),
      Q => \int_C_XR2C0_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(27),
      Q => \int_C_XR2C0_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(28),
      Q => \int_C_XR2C0_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(29),
      Q => \int_C_XR2C0_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(2),
      Q => \^srl_sig_reg[0][7]_5\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(30),
      Q => \int_C_XR2C0_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(31),
      Q => \int_C_XR2C0_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(3),
      Q => \^srl_sig_reg[0][7]_5\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(4),
      Q => \^srl_sig_reg[0][7]_5\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(5),
      Q => \^srl_sig_reg[0][7]_5\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(6),
      Q => \^srl_sig_reg[0][7]_5\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(7),
      Q => \^srl_sig_reg[0][7]_5\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(8),
      Q => \int_C_XR2C0_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C0[31]_i_1_n_0\,
      D => int_C_XR2C00(9),
      Q => \int_C_XR2C0_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_6\(0),
      O => int_C_XR2C10(0)
    );
\int_C_XR2C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[10]\,
      O => int_C_XR2C10(10)
    );
\int_C_XR2C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[11]\,
      O => int_C_XR2C10(11)
    );
\int_C_XR2C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[12]\,
      O => int_C_XR2C10(12)
    );
\int_C_XR2C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[13]\,
      O => int_C_XR2C10(13)
    );
\int_C_XR2C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[14]\,
      O => int_C_XR2C10(14)
    );
\int_C_XR2C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[15]\,
      O => int_C_XR2C10(15)
    );
\int_C_XR2C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[16]\,
      O => int_C_XR2C10(16)
    );
\int_C_XR2C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[17]\,
      O => int_C_XR2C10(17)
    );
\int_C_XR2C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[18]\,
      O => int_C_XR2C10(18)
    );
\int_C_XR2C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[19]\,
      O => int_C_XR2C10(19)
    );
\int_C_XR2C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_6\(1),
      O => int_C_XR2C10(1)
    );
\int_C_XR2C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[20]\,
      O => int_C_XR2C10(20)
    );
\int_C_XR2C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[21]\,
      O => int_C_XR2C10(21)
    );
\int_C_XR2C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[22]\,
      O => int_C_XR2C10(22)
    );
\int_C_XR2C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[23]\,
      O => int_C_XR2C10(23)
    );
\int_C_XR2C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[24]\,
      O => int_C_XR2C10(24)
    );
\int_C_XR2C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[25]\,
      O => int_C_XR2C10(25)
    );
\int_C_XR2C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[26]\,
      O => int_C_XR2C10(26)
    );
\int_C_XR2C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[27]\,
      O => int_C_XR2C10(27)
    );
\int_C_XR2C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[28]\,
      O => int_C_XR2C10(28)
    );
\int_C_XR2C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[29]\,
      O => int_C_XR2C10(29)
    );
\int_C_XR2C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_6\(2),
      O => int_C_XR2C10(2)
    );
\int_C_XR2C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[30]\,
      O => int_C_XR2C10(30)
    );
\int_C_XR2C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR2C1[31]_i_1_n_0\
    );
\int_C_XR2C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[31]\,
      O => int_C_XR2C10(31)
    );
\int_C_XR2C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_6\(3),
      O => int_C_XR2C10(3)
    );
\int_C_XR2C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_6\(4),
      O => int_C_XR2C10(4)
    );
\int_C_XR2C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_6\(5),
      O => int_C_XR2C10(5)
    );
\int_C_XR2C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_6\(6),
      O => int_C_XR2C10(6)
    );
\int_C_XR2C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_6\(7),
      O => int_C_XR2C10(7)
    );
\int_C_XR2C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[8]\,
      O => int_C_XR2C10(8)
    );
\int_C_XR2C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[9]\,
      O => int_C_XR2C10(9)
    );
\int_C_XR2C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(0),
      Q => \^srl_sig_reg[0][7]_6\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(10),
      Q => \int_C_XR2C1_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(11),
      Q => \int_C_XR2C1_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(12),
      Q => \int_C_XR2C1_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(13),
      Q => \int_C_XR2C1_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(14),
      Q => \int_C_XR2C1_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(15),
      Q => \int_C_XR2C1_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(16),
      Q => \int_C_XR2C1_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(17),
      Q => \int_C_XR2C1_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(18),
      Q => \int_C_XR2C1_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(19),
      Q => \int_C_XR2C1_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(1),
      Q => \^srl_sig_reg[0][7]_6\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(20),
      Q => \int_C_XR2C1_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(21),
      Q => \int_C_XR2C1_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(22),
      Q => \int_C_XR2C1_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(23),
      Q => \int_C_XR2C1_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(24),
      Q => \int_C_XR2C1_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(25),
      Q => \int_C_XR2C1_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(26),
      Q => \int_C_XR2C1_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(27),
      Q => \int_C_XR2C1_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(28),
      Q => \int_C_XR2C1_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(29),
      Q => \int_C_XR2C1_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(2),
      Q => \^srl_sig_reg[0][7]_6\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(30),
      Q => \int_C_XR2C1_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(31),
      Q => \int_C_XR2C1_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(3),
      Q => \^srl_sig_reg[0][7]_6\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(4),
      Q => \^srl_sig_reg[0][7]_6\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(5),
      Q => \^srl_sig_reg[0][7]_6\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(6),
      Q => \^srl_sig_reg[0][7]_6\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(7),
      Q => \^srl_sig_reg[0][7]_6\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(8),
      Q => \int_C_XR2C1_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C1[31]_i_1_n_0\,
      D => int_C_XR2C10(9),
      Q => \int_C_XR2C1_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_7\(0),
      O => int_C_XR2C20(0)
    );
\int_C_XR2C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[10]\,
      O => int_C_XR2C20(10)
    );
\int_C_XR2C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[11]\,
      O => int_C_XR2C20(11)
    );
\int_C_XR2C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[12]\,
      O => int_C_XR2C20(12)
    );
\int_C_XR2C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[13]\,
      O => int_C_XR2C20(13)
    );
\int_C_XR2C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[14]\,
      O => int_C_XR2C20(14)
    );
\int_C_XR2C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[15]\,
      O => int_C_XR2C20(15)
    );
\int_C_XR2C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[16]\,
      O => int_C_XR2C20(16)
    );
\int_C_XR2C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[17]\,
      O => int_C_XR2C20(17)
    );
\int_C_XR2C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[18]\,
      O => int_C_XR2C20(18)
    );
\int_C_XR2C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[19]\,
      O => int_C_XR2C20(19)
    );
\int_C_XR2C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_7\(1),
      O => int_C_XR2C20(1)
    );
\int_C_XR2C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[20]\,
      O => int_C_XR2C20(20)
    );
\int_C_XR2C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[21]\,
      O => int_C_XR2C20(21)
    );
\int_C_XR2C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[22]\,
      O => int_C_XR2C20(22)
    );
\int_C_XR2C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[23]\,
      O => int_C_XR2C20(23)
    );
\int_C_XR2C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[24]\,
      O => int_C_XR2C20(24)
    );
\int_C_XR2C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[25]\,
      O => int_C_XR2C20(25)
    );
\int_C_XR2C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[26]\,
      O => int_C_XR2C20(26)
    );
\int_C_XR2C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[27]\,
      O => int_C_XR2C20(27)
    );
\int_C_XR2C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[28]\,
      O => int_C_XR2C20(28)
    );
\int_C_XR2C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[29]\,
      O => int_C_XR2C20(29)
    );
\int_C_XR2C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_7\(2),
      O => int_C_XR2C20(2)
    );
\int_C_XR2C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[30]\,
      O => int_C_XR2C20(30)
    );
\int_C_XR2C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR2C2[31]_i_1_n_0\
    );
\int_C_XR2C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[31]\,
      O => int_C_XR2C20(31)
    );
\int_C_XR2C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_7\(3),
      O => int_C_XR2C20(3)
    );
\int_C_XR2C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_7\(4),
      O => int_C_XR2C20(4)
    );
\int_C_XR2C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_7\(5),
      O => int_C_XR2C20(5)
    );
\int_C_XR2C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_7\(6),
      O => int_C_XR2C20(6)
    );
\int_C_XR2C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_7\(7),
      O => int_C_XR2C20(7)
    );
\int_C_XR2C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[8]\,
      O => int_C_XR2C20(8)
    );
\int_C_XR2C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[9]\,
      O => int_C_XR2C20(9)
    );
\int_C_XR2C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(0),
      Q => \^srl_sig_reg[0][7]_7\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(10),
      Q => \int_C_XR2C2_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(11),
      Q => \int_C_XR2C2_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(12),
      Q => \int_C_XR2C2_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(13),
      Q => \int_C_XR2C2_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(14),
      Q => \int_C_XR2C2_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(15),
      Q => \int_C_XR2C2_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(16),
      Q => \int_C_XR2C2_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(17),
      Q => \int_C_XR2C2_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(18),
      Q => \int_C_XR2C2_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(19),
      Q => \int_C_XR2C2_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(1),
      Q => \^srl_sig_reg[0][7]_7\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(20),
      Q => \int_C_XR2C2_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(21),
      Q => \int_C_XR2C2_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(22),
      Q => \int_C_XR2C2_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(23),
      Q => \int_C_XR2C2_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(24),
      Q => \int_C_XR2C2_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(25),
      Q => \int_C_XR2C2_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(26),
      Q => \int_C_XR2C2_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(27),
      Q => \int_C_XR2C2_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(28),
      Q => \int_C_XR2C2_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(29),
      Q => \int_C_XR2C2_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(2),
      Q => \^srl_sig_reg[0][7]_7\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(30),
      Q => \int_C_XR2C2_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(31),
      Q => \int_C_XR2C2_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(3),
      Q => \^srl_sig_reg[0][7]_7\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(4),
      Q => \^srl_sig_reg[0][7]_7\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(5),
      Q => \^srl_sig_reg[0][7]_7\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(6),
      Q => \^srl_sig_reg[0][7]_7\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(7),
      Q => \^srl_sig_reg[0][7]_7\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(8),
      Q => \int_C_XR2C2_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_XR2C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_XR2C2[31]_i_1_n_0\,
      D => int_C_XR2C20(9),
      Q => \int_C_XR2C2_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_8\(0),
      O => int_C_YR0C00(0)
    );
\int_C_YR0C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[10]\,
      O => int_C_YR0C00(10)
    );
\int_C_YR0C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[11]\,
      O => int_C_YR0C00(11)
    );
\int_C_YR0C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[12]\,
      O => int_C_YR0C00(12)
    );
\int_C_YR0C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[13]\,
      O => int_C_YR0C00(13)
    );
\int_C_YR0C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[14]\,
      O => int_C_YR0C00(14)
    );
\int_C_YR0C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[15]\,
      O => int_C_YR0C00(15)
    );
\int_C_YR0C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[16]\,
      O => int_C_YR0C00(16)
    );
\int_C_YR0C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[17]\,
      O => int_C_YR0C00(17)
    );
\int_C_YR0C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[18]\,
      O => int_C_YR0C00(18)
    );
\int_C_YR0C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[19]\,
      O => int_C_YR0C00(19)
    );
\int_C_YR0C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_8\(1),
      O => int_C_YR0C00(1)
    );
\int_C_YR0C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[20]\,
      O => int_C_YR0C00(20)
    );
\int_C_YR0C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[21]\,
      O => int_C_YR0C00(21)
    );
\int_C_YR0C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[22]\,
      O => int_C_YR0C00(22)
    );
\int_C_YR0C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[23]\,
      O => int_C_YR0C00(23)
    );
\int_C_YR0C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[24]\,
      O => int_C_YR0C00(24)
    );
\int_C_YR0C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[25]\,
      O => int_C_YR0C00(25)
    );
\int_C_YR0C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[26]\,
      O => int_C_YR0C00(26)
    );
\int_C_YR0C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[27]\,
      O => int_C_YR0C00(27)
    );
\int_C_YR0C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[28]\,
      O => int_C_YR0C00(28)
    );
\int_C_YR0C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[29]\,
      O => int_C_YR0C00(29)
    );
\int_C_YR0C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_8\(2),
      O => int_C_YR0C00(2)
    );
\int_C_YR0C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[30]\,
      O => int_C_YR0C00(30)
    );
\int_C_YR0C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR0C0[31]_i_1_n_0\
    );
\int_C_YR0C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[31]\,
      O => int_C_YR0C00(31)
    );
\int_C_YR0C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_8\(3),
      O => int_C_YR0C00(3)
    );
\int_C_YR0C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_8\(4),
      O => int_C_YR0C00(4)
    );
\int_C_YR0C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_8\(5),
      O => int_C_YR0C00(5)
    );
\int_C_YR0C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_8\(6),
      O => int_C_YR0C00(6)
    );
\int_C_YR0C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_8\(7),
      O => int_C_YR0C00(7)
    );
\int_C_YR0C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[8]\,
      O => int_C_YR0C00(8)
    );
\int_C_YR0C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[9]\,
      O => int_C_YR0C00(9)
    );
\int_C_YR0C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(0),
      Q => \^srl_sig_reg[0][7]_8\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(10),
      Q => \int_C_YR0C0_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(11),
      Q => \int_C_YR0C0_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(12),
      Q => \int_C_YR0C0_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(13),
      Q => \int_C_YR0C0_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(14),
      Q => \int_C_YR0C0_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(15),
      Q => \int_C_YR0C0_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(16),
      Q => \int_C_YR0C0_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(17),
      Q => \int_C_YR0C0_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(18),
      Q => \int_C_YR0C0_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(19),
      Q => \int_C_YR0C0_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(1),
      Q => \^srl_sig_reg[0][7]_8\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(20),
      Q => \int_C_YR0C0_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(21),
      Q => \int_C_YR0C0_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(22),
      Q => \int_C_YR0C0_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(23),
      Q => \int_C_YR0C0_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(24),
      Q => \int_C_YR0C0_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(25),
      Q => \int_C_YR0C0_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(26),
      Q => \int_C_YR0C0_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(27),
      Q => \int_C_YR0C0_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(28),
      Q => \int_C_YR0C0_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(29),
      Q => \int_C_YR0C0_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(2),
      Q => \^srl_sig_reg[0][7]_8\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(30),
      Q => \int_C_YR0C0_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(31),
      Q => \int_C_YR0C0_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(3),
      Q => \^srl_sig_reg[0][7]_8\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(4),
      Q => \^srl_sig_reg[0][7]_8\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(5),
      Q => \^srl_sig_reg[0][7]_8\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(6),
      Q => \^srl_sig_reg[0][7]_8\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(7),
      Q => \^srl_sig_reg[0][7]_8\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(8),
      Q => \int_C_YR0C0_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C0[31]_i_1_n_0\,
      D => int_C_YR0C00(9),
      Q => \int_C_YR0C0_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_9\(0),
      O => int_C_YR0C10(0)
    );
\int_C_YR0C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[10]\,
      O => int_C_YR0C10(10)
    );
\int_C_YR0C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[11]\,
      O => int_C_YR0C10(11)
    );
\int_C_YR0C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[12]\,
      O => int_C_YR0C10(12)
    );
\int_C_YR0C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[13]\,
      O => int_C_YR0C10(13)
    );
\int_C_YR0C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[14]\,
      O => int_C_YR0C10(14)
    );
\int_C_YR0C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[15]\,
      O => int_C_YR0C10(15)
    );
\int_C_YR0C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[16]\,
      O => int_C_YR0C10(16)
    );
\int_C_YR0C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[17]\,
      O => int_C_YR0C10(17)
    );
\int_C_YR0C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[18]\,
      O => int_C_YR0C10(18)
    );
\int_C_YR0C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[19]\,
      O => int_C_YR0C10(19)
    );
\int_C_YR0C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_9\(1),
      O => int_C_YR0C10(1)
    );
\int_C_YR0C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[20]\,
      O => int_C_YR0C10(20)
    );
\int_C_YR0C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[21]\,
      O => int_C_YR0C10(21)
    );
\int_C_YR0C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[22]\,
      O => int_C_YR0C10(22)
    );
\int_C_YR0C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[23]\,
      O => int_C_YR0C10(23)
    );
\int_C_YR0C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[24]\,
      O => int_C_YR0C10(24)
    );
\int_C_YR0C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[25]\,
      O => int_C_YR0C10(25)
    );
\int_C_YR0C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[26]\,
      O => int_C_YR0C10(26)
    );
\int_C_YR0C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[27]\,
      O => int_C_YR0C10(27)
    );
\int_C_YR0C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[28]\,
      O => int_C_YR0C10(28)
    );
\int_C_YR0C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[29]\,
      O => int_C_YR0C10(29)
    );
\int_C_YR0C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_9\(2),
      O => int_C_YR0C10(2)
    );
\int_C_YR0C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[30]\,
      O => int_C_YR0C10(30)
    );
\int_C_YR0C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR0C1[31]_i_1_n_0\
    );
\int_C_YR0C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[31]\,
      O => int_C_YR0C10(31)
    );
\int_C_YR0C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_9\(3),
      O => int_C_YR0C10(3)
    );
\int_C_YR0C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_9\(4),
      O => int_C_YR0C10(4)
    );
\int_C_YR0C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_9\(5),
      O => int_C_YR0C10(5)
    );
\int_C_YR0C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_9\(6),
      O => int_C_YR0C10(6)
    );
\int_C_YR0C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_9\(7),
      O => int_C_YR0C10(7)
    );
\int_C_YR0C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[8]\,
      O => int_C_YR0C10(8)
    );
\int_C_YR0C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[9]\,
      O => int_C_YR0C10(9)
    );
\int_C_YR0C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(0),
      Q => \^srl_sig_reg[0][7]_9\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(10),
      Q => \int_C_YR0C1_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(11),
      Q => \int_C_YR0C1_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(12),
      Q => \int_C_YR0C1_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(13),
      Q => \int_C_YR0C1_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(14),
      Q => \int_C_YR0C1_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(15),
      Q => \int_C_YR0C1_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(16),
      Q => \int_C_YR0C1_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(17),
      Q => \int_C_YR0C1_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(18),
      Q => \int_C_YR0C1_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(19),
      Q => \int_C_YR0C1_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(1),
      Q => \^srl_sig_reg[0][7]_9\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(20),
      Q => \int_C_YR0C1_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(21),
      Q => \int_C_YR0C1_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(22),
      Q => \int_C_YR0C1_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(23),
      Q => \int_C_YR0C1_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(24),
      Q => \int_C_YR0C1_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(25),
      Q => \int_C_YR0C1_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(26),
      Q => \int_C_YR0C1_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(27),
      Q => \int_C_YR0C1_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(28),
      Q => \int_C_YR0C1_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(29),
      Q => \int_C_YR0C1_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(2),
      Q => \^srl_sig_reg[0][7]_9\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(30),
      Q => \int_C_YR0C1_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(31),
      Q => \int_C_YR0C1_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(3),
      Q => \^srl_sig_reg[0][7]_9\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(4),
      Q => \^srl_sig_reg[0][7]_9\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(5),
      Q => \^srl_sig_reg[0][7]_9\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(6),
      Q => \^srl_sig_reg[0][7]_9\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(7),
      Q => \^srl_sig_reg[0][7]_9\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(8),
      Q => \int_C_YR0C1_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C1[31]_i_1_n_0\,
      D => int_C_YR0C10(9),
      Q => \int_C_YR0C1_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_10\(0),
      O => int_C_YR0C20(0)
    );
\int_C_YR0C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[10]\,
      O => int_C_YR0C20(10)
    );
\int_C_YR0C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[11]\,
      O => int_C_YR0C20(11)
    );
\int_C_YR0C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[12]\,
      O => int_C_YR0C20(12)
    );
\int_C_YR0C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[13]\,
      O => int_C_YR0C20(13)
    );
\int_C_YR0C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[14]\,
      O => int_C_YR0C20(14)
    );
\int_C_YR0C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[15]\,
      O => int_C_YR0C20(15)
    );
\int_C_YR0C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[16]\,
      O => int_C_YR0C20(16)
    );
\int_C_YR0C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[17]\,
      O => int_C_YR0C20(17)
    );
\int_C_YR0C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[18]\,
      O => int_C_YR0C20(18)
    );
\int_C_YR0C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[19]\,
      O => int_C_YR0C20(19)
    );
\int_C_YR0C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_10\(1),
      O => int_C_YR0C20(1)
    );
\int_C_YR0C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[20]\,
      O => int_C_YR0C20(20)
    );
\int_C_YR0C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[21]\,
      O => int_C_YR0C20(21)
    );
\int_C_YR0C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[22]\,
      O => int_C_YR0C20(22)
    );
\int_C_YR0C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[23]\,
      O => int_C_YR0C20(23)
    );
\int_C_YR0C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[24]\,
      O => int_C_YR0C20(24)
    );
\int_C_YR0C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[25]\,
      O => int_C_YR0C20(25)
    );
\int_C_YR0C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[26]\,
      O => int_C_YR0C20(26)
    );
\int_C_YR0C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[27]\,
      O => int_C_YR0C20(27)
    );
\int_C_YR0C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[28]\,
      O => int_C_YR0C20(28)
    );
\int_C_YR0C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[29]\,
      O => int_C_YR0C20(29)
    );
\int_C_YR0C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_10\(2),
      O => int_C_YR0C20(2)
    );
\int_C_YR0C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[30]\,
      O => int_C_YR0C20(30)
    );
\int_C_YR0C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR0C2[31]_i_1_n_0\
    );
\int_C_YR0C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[31]\,
      O => int_C_YR0C20(31)
    );
\int_C_YR0C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_10\(3),
      O => int_C_YR0C20(3)
    );
\int_C_YR0C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_10\(4),
      O => int_C_YR0C20(4)
    );
\int_C_YR0C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_10\(5),
      O => int_C_YR0C20(5)
    );
\int_C_YR0C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_10\(6),
      O => int_C_YR0C20(6)
    );
\int_C_YR0C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_10\(7),
      O => int_C_YR0C20(7)
    );
\int_C_YR0C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[8]\,
      O => int_C_YR0C20(8)
    );
\int_C_YR0C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[9]\,
      O => int_C_YR0C20(9)
    );
\int_C_YR0C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(0),
      Q => \^srl_sig_reg[0][7]_10\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(10),
      Q => \int_C_YR0C2_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(11),
      Q => \int_C_YR0C2_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(12),
      Q => \int_C_YR0C2_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(13),
      Q => \int_C_YR0C2_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(14),
      Q => \int_C_YR0C2_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(15),
      Q => \int_C_YR0C2_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(16),
      Q => \int_C_YR0C2_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(17),
      Q => \int_C_YR0C2_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(18),
      Q => \int_C_YR0C2_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(19),
      Q => \int_C_YR0C2_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(1),
      Q => \^srl_sig_reg[0][7]_10\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(20),
      Q => \int_C_YR0C2_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(21),
      Q => \int_C_YR0C2_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(22),
      Q => \int_C_YR0C2_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(23),
      Q => \int_C_YR0C2_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(24),
      Q => \int_C_YR0C2_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(25),
      Q => \int_C_YR0C2_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(26),
      Q => \int_C_YR0C2_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(27),
      Q => \int_C_YR0C2_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(28),
      Q => \int_C_YR0C2_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(29),
      Q => \int_C_YR0C2_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(2),
      Q => \^srl_sig_reg[0][7]_10\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(30),
      Q => \int_C_YR0C2_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(31),
      Q => \int_C_YR0C2_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(3),
      Q => \^srl_sig_reg[0][7]_10\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(4),
      Q => \^srl_sig_reg[0][7]_10\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(5),
      Q => \^srl_sig_reg[0][7]_10\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(6),
      Q => \^srl_sig_reg[0][7]_10\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(7),
      Q => \^srl_sig_reg[0][7]_10\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(8),
      Q => \int_C_YR0C2_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR0C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR0C2[31]_i_1_n_0\,
      D => int_C_YR0C20(9),
      Q => \int_C_YR0C2_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_11\(0),
      O => int_C_YR1C00(0)
    );
\int_C_YR1C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[10]\,
      O => int_C_YR1C00(10)
    );
\int_C_YR1C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[11]\,
      O => int_C_YR1C00(11)
    );
\int_C_YR1C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[12]\,
      O => int_C_YR1C00(12)
    );
\int_C_YR1C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[13]\,
      O => int_C_YR1C00(13)
    );
\int_C_YR1C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[14]\,
      O => int_C_YR1C00(14)
    );
\int_C_YR1C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[15]\,
      O => int_C_YR1C00(15)
    );
\int_C_YR1C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[16]\,
      O => int_C_YR1C00(16)
    );
\int_C_YR1C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[17]\,
      O => int_C_YR1C00(17)
    );
\int_C_YR1C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[18]\,
      O => int_C_YR1C00(18)
    );
\int_C_YR1C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[19]\,
      O => int_C_YR1C00(19)
    );
\int_C_YR1C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_11\(1),
      O => int_C_YR1C00(1)
    );
\int_C_YR1C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[20]\,
      O => int_C_YR1C00(20)
    );
\int_C_YR1C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[21]\,
      O => int_C_YR1C00(21)
    );
\int_C_YR1C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[22]\,
      O => int_C_YR1C00(22)
    );
\int_C_YR1C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[23]\,
      O => int_C_YR1C00(23)
    );
\int_C_YR1C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[24]\,
      O => int_C_YR1C00(24)
    );
\int_C_YR1C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[25]\,
      O => int_C_YR1C00(25)
    );
\int_C_YR1C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[26]\,
      O => int_C_YR1C00(26)
    );
\int_C_YR1C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[27]\,
      O => int_C_YR1C00(27)
    );
\int_C_YR1C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[28]\,
      O => int_C_YR1C00(28)
    );
\int_C_YR1C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[29]\,
      O => int_C_YR1C00(29)
    );
\int_C_YR1C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_11\(2),
      O => int_C_YR1C00(2)
    );
\int_C_YR1C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[30]\,
      O => int_C_YR1C00(30)
    );
\int_C_YR1C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR1C0[31]_i_1_n_0\
    );
\int_C_YR1C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[31]\,
      O => int_C_YR1C00(31)
    );
\int_C_YR1C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_11\(3),
      O => int_C_YR1C00(3)
    );
\int_C_YR1C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_11\(4),
      O => int_C_YR1C00(4)
    );
\int_C_YR1C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_11\(5),
      O => int_C_YR1C00(5)
    );
\int_C_YR1C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_11\(6),
      O => int_C_YR1C00(6)
    );
\int_C_YR1C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_11\(7),
      O => int_C_YR1C00(7)
    );
\int_C_YR1C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[8]\,
      O => int_C_YR1C00(8)
    );
\int_C_YR1C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[9]\,
      O => int_C_YR1C00(9)
    );
\int_C_YR1C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(0),
      Q => \^srl_sig_reg[0][7]_11\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(10),
      Q => \int_C_YR1C0_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(11),
      Q => \int_C_YR1C0_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(12),
      Q => \int_C_YR1C0_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(13),
      Q => \int_C_YR1C0_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(14),
      Q => \int_C_YR1C0_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(15),
      Q => \int_C_YR1C0_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(16),
      Q => \int_C_YR1C0_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(17),
      Q => \int_C_YR1C0_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(18),
      Q => \int_C_YR1C0_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(19),
      Q => \int_C_YR1C0_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(1),
      Q => \^srl_sig_reg[0][7]_11\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(20),
      Q => \int_C_YR1C0_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(21),
      Q => \int_C_YR1C0_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(22),
      Q => \int_C_YR1C0_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(23),
      Q => \int_C_YR1C0_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(24),
      Q => \int_C_YR1C0_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(25),
      Q => \int_C_YR1C0_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(26),
      Q => \int_C_YR1C0_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(27),
      Q => \int_C_YR1C0_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(28),
      Q => \int_C_YR1C0_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(29),
      Q => \int_C_YR1C0_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(2),
      Q => \^srl_sig_reg[0][7]_11\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(30),
      Q => \int_C_YR1C0_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(31),
      Q => \int_C_YR1C0_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(3),
      Q => \^srl_sig_reg[0][7]_11\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(4),
      Q => \^srl_sig_reg[0][7]_11\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(5),
      Q => \^srl_sig_reg[0][7]_11\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(6),
      Q => \^srl_sig_reg[0][7]_11\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(7),
      Q => \^srl_sig_reg[0][7]_11\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(8),
      Q => \int_C_YR1C0_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C0[31]_i_1_n_0\,
      D => int_C_YR1C00(9),
      Q => \int_C_YR1C0_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_12\(0),
      O => int_C_YR1C10(0)
    );
\int_C_YR1C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[10]\,
      O => int_C_YR1C10(10)
    );
\int_C_YR1C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[11]\,
      O => int_C_YR1C10(11)
    );
\int_C_YR1C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[12]\,
      O => int_C_YR1C10(12)
    );
\int_C_YR1C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[13]\,
      O => int_C_YR1C10(13)
    );
\int_C_YR1C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[14]\,
      O => int_C_YR1C10(14)
    );
\int_C_YR1C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[15]\,
      O => int_C_YR1C10(15)
    );
\int_C_YR1C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[16]\,
      O => int_C_YR1C10(16)
    );
\int_C_YR1C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[17]\,
      O => int_C_YR1C10(17)
    );
\int_C_YR1C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[18]\,
      O => int_C_YR1C10(18)
    );
\int_C_YR1C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[19]\,
      O => int_C_YR1C10(19)
    );
\int_C_YR1C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_12\(1),
      O => int_C_YR1C10(1)
    );
\int_C_YR1C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[20]\,
      O => int_C_YR1C10(20)
    );
\int_C_YR1C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[21]\,
      O => int_C_YR1C10(21)
    );
\int_C_YR1C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[22]\,
      O => int_C_YR1C10(22)
    );
\int_C_YR1C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[23]\,
      O => int_C_YR1C10(23)
    );
\int_C_YR1C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[24]\,
      O => int_C_YR1C10(24)
    );
\int_C_YR1C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[25]\,
      O => int_C_YR1C10(25)
    );
\int_C_YR1C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[26]\,
      O => int_C_YR1C10(26)
    );
\int_C_YR1C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[27]\,
      O => int_C_YR1C10(27)
    );
\int_C_YR1C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[28]\,
      O => int_C_YR1C10(28)
    );
\int_C_YR1C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[29]\,
      O => int_C_YR1C10(29)
    );
\int_C_YR1C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_12\(2),
      O => int_C_YR1C10(2)
    );
\int_C_YR1C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[30]\,
      O => int_C_YR1C10(30)
    );
\int_C_YR1C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR1C1[31]_i_1_n_0\
    );
\int_C_YR1C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[31]\,
      O => int_C_YR1C10(31)
    );
\int_C_YR1C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_12\(3),
      O => int_C_YR1C10(3)
    );
\int_C_YR1C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_12\(4),
      O => int_C_YR1C10(4)
    );
\int_C_YR1C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_12\(5),
      O => int_C_YR1C10(5)
    );
\int_C_YR1C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_12\(6),
      O => int_C_YR1C10(6)
    );
\int_C_YR1C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_12\(7),
      O => int_C_YR1C10(7)
    );
\int_C_YR1C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[8]\,
      O => int_C_YR1C10(8)
    );
\int_C_YR1C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[9]\,
      O => int_C_YR1C10(9)
    );
\int_C_YR1C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(0),
      Q => \^srl_sig_reg[0][7]_12\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(10),
      Q => \int_C_YR1C1_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(11),
      Q => \int_C_YR1C1_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(12),
      Q => \int_C_YR1C1_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(13),
      Q => \int_C_YR1C1_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(14),
      Q => \int_C_YR1C1_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(15),
      Q => \int_C_YR1C1_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(16),
      Q => \int_C_YR1C1_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(17),
      Q => \int_C_YR1C1_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(18),
      Q => \int_C_YR1C1_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(19),
      Q => \int_C_YR1C1_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(1),
      Q => \^srl_sig_reg[0][7]_12\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(20),
      Q => \int_C_YR1C1_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(21),
      Q => \int_C_YR1C1_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(22),
      Q => \int_C_YR1C1_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(23),
      Q => \int_C_YR1C1_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(24),
      Q => \int_C_YR1C1_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(25),
      Q => \int_C_YR1C1_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(26),
      Q => \int_C_YR1C1_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(27),
      Q => \int_C_YR1C1_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(28),
      Q => \int_C_YR1C1_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(29),
      Q => \int_C_YR1C1_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(2),
      Q => \^srl_sig_reg[0][7]_12\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(30),
      Q => \int_C_YR1C1_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(31),
      Q => \int_C_YR1C1_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(3),
      Q => \^srl_sig_reg[0][7]_12\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(4),
      Q => \^srl_sig_reg[0][7]_12\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(5),
      Q => \^srl_sig_reg[0][7]_12\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(6),
      Q => \^srl_sig_reg[0][7]_12\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(7),
      Q => \^srl_sig_reg[0][7]_12\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(8),
      Q => \int_C_YR1C1_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C1[31]_i_1_n_0\,
      D => int_C_YR1C10(9),
      Q => \int_C_YR1C1_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_13\(0),
      O => int_C_YR1C20(0)
    );
\int_C_YR1C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[10]\,
      O => int_C_YR1C20(10)
    );
\int_C_YR1C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[11]\,
      O => int_C_YR1C20(11)
    );
\int_C_YR1C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[12]\,
      O => int_C_YR1C20(12)
    );
\int_C_YR1C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[13]\,
      O => int_C_YR1C20(13)
    );
\int_C_YR1C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[14]\,
      O => int_C_YR1C20(14)
    );
\int_C_YR1C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[15]\,
      O => int_C_YR1C20(15)
    );
\int_C_YR1C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[16]\,
      O => int_C_YR1C20(16)
    );
\int_C_YR1C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[17]\,
      O => int_C_YR1C20(17)
    );
\int_C_YR1C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[18]\,
      O => int_C_YR1C20(18)
    );
\int_C_YR1C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[19]\,
      O => int_C_YR1C20(19)
    );
\int_C_YR1C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_13\(1),
      O => int_C_YR1C20(1)
    );
\int_C_YR1C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[20]\,
      O => int_C_YR1C20(20)
    );
\int_C_YR1C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[21]\,
      O => int_C_YR1C20(21)
    );
\int_C_YR1C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[22]\,
      O => int_C_YR1C20(22)
    );
\int_C_YR1C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[23]\,
      O => int_C_YR1C20(23)
    );
\int_C_YR1C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[24]\,
      O => int_C_YR1C20(24)
    );
\int_C_YR1C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[25]\,
      O => int_C_YR1C20(25)
    );
\int_C_YR1C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[26]\,
      O => int_C_YR1C20(26)
    );
\int_C_YR1C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[27]\,
      O => int_C_YR1C20(27)
    );
\int_C_YR1C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[28]\,
      O => int_C_YR1C20(28)
    );
\int_C_YR1C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[29]\,
      O => int_C_YR1C20(29)
    );
\int_C_YR1C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_13\(2),
      O => int_C_YR1C20(2)
    );
\int_C_YR1C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[30]\,
      O => int_C_YR1C20(30)
    );
\int_C_YR1C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR1C2[31]_i_1_n_0\
    );
\int_C_YR1C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[31]\,
      O => int_C_YR1C20(31)
    );
\int_C_YR1C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_13\(3),
      O => int_C_YR1C20(3)
    );
\int_C_YR1C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_13\(4),
      O => int_C_YR1C20(4)
    );
\int_C_YR1C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_13\(5),
      O => int_C_YR1C20(5)
    );
\int_C_YR1C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_13\(6),
      O => int_C_YR1C20(6)
    );
\int_C_YR1C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_13\(7),
      O => int_C_YR1C20(7)
    );
\int_C_YR1C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[8]\,
      O => int_C_YR1C20(8)
    );
\int_C_YR1C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[9]\,
      O => int_C_YR1C20(9)
    );
\int_C_YR1C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(0),
      Q => \^srl_sig_reg[0][7]_13\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(10),
      Q => \int_C_YR1C2_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(11),
      Q => \int_C_YR1C2_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(12),
      Q => \int_C_YR1C2_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(13),
      Q => \int_C_YR1C2_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(14),
      Q => \int_C_YR1C2_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(15),
      Q => \int_C_YR1C2_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(16),
      Q => \int_C_YR1C2_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(17),
      Q => \int_C_YR1C2_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(18),
      Q => \int_C_YR1C2_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(19),
      Q => \int_C_YR1C2_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(1),
      Q => \^srl_sig_reg[0][7]_13\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(20),
      Q => \int_C_YR1C2_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(21),
      Q => \int_C_YR1C2_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(22),
      Q => \int_C_YR1C2_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(23),
      Q => \int_C_YR1C2_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(24),
      Q => \int_C_YR1C2_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(25),
      Q => \int_C_YR1C2_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(26),
      Q => \int_C_YR1C2_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(27),
      Q => \int_C_YR1C2_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(28),
      Q => \int_C_YR1C2_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(29),
      Q => \int_C_YR1C2_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(2),
      Q => \^srl_sig_reg[0][7]_13\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(30),
      Q => \int_C_YR1C2_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(31),
      Q => \int_C_YR1C2_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(3),
      Q => \^srl_sig_reg[0][7]_13\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(4),
      Q => \^srl_sig_reg[0][7]_13\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(5),
      Q => \^srl_sig_reg[0][7]_13\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(6),
      Q => \^srl_sig_reg[0][7]_13\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(7),
      Q => \^srl_sig_reg[0][7]_13\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(8),
      Q => \int_C_YR1C2_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR1C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR1C2[31]_i_1_n_0\,
      D => int_C_YR1C20(9),
      Q => \int_C_YR1C2_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_14\(0),
      O => int_C_YR2C00(0)
    );
\int_C_YR2C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[10]\,
      O => int_C_YR2C00(10)
    );
\int_C_YR2C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[11]\,
      O => int_C_YR2C00(11)
    );
\int_C_YR2C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[12]\,
      O => int_C_YR2C00(12)
    );
\int_C_YR2C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[13]\,
      O => int_C_YR2C00(13)
    );
\int_C_YR2C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[14]\,
      O => int_C_YR2C00(14)
    );
\int_C_YR2C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[15]\,
      O => int_C_YR2C00(15)
    );
\int_C_YR2C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[16]\,
      O => int_C_YR2C00(16)
    );
\int_C_YR2C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[17]\,
      O => int_C_YR2C00(17)
    );
\int_C_YR2C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[18]\,
      O => int_C_YR2C00(18)
    );
\int_C_YR2C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[19]\,
      O => int_C_YR2C00(19)
    );
\int_C_YR2C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_14\(1),
      O => int_C_YR2C00(1)
    );
\int_C_YR2C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[20]\,
      O => int_C_YR2C00(20)
    );
\int_C_YR2C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[21]\,
      O => int_C_YR2C00(21)
    );
\int_C_YR2C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[22]\,
      O => int_C_YR2C00(22)
    );
\int_C_YR2C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[23]\,
      O => int_C_YR2C00(23)
    );
\int_C_YR2C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[24]\,
      O => int_C_YR2C00(24)
    );
\int_C_YR2C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[25]\,
      O => int_C_YR2C00(25)
    );
\int_C_YR2C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[26]\,
      O => int_C_YR2C00(26)
    );
\int_C_YR2C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[27]\,
      O => int_C_YR2C00(27)
    );
\int_C_YR2C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[28]\,
      O => int_C_YR2C00(28)
    );
\int_C_YR2C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[29]\,
      O => int_C_YR2C00(29)
    );
\int_C_YR2C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_14\(2),
      O => int_C_YR2C00(2)
    );
\int_C_YR2C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[30]\,
      O => int_C_YR2C00(30)
    );
\int_C_YR2C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR2C0[31]_i_1_n_0\
    );
\int_C_YR2C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[31]\,
      O => int_C_YR2C00(31)
    );
\int_C_YR2C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_14\(3),
      O => int_C_YR2C00(3)
    );
\int_C_YR2C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_14\(4),
      O => int_C_YR2C00(4)
    );
\int_C_YR2C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_14\(5),
      O => int_C_YR2C00(5)
    );
\int_C_YR2C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_14\(6),
      O => int_C_YR2C00(6)
    );
\int_C_YR2C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_14\(7),
      O => int_C_YR2C00(7)
    );
\int_C_YR2C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[8]\,
      O => int_C_YR2C00(8)
    );
\int_C_YR2C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[9]\,
      O => int_C_YR2C00(9)
    );
\int_C_YR2C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(0),
      Q => \^srl_sig_reg[0][7]_14\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(10),
      Q => \int_C_YR2C0_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(11),
      Q => \int_C_YR2C0_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(12),
      Q => \int_C_YR2C0_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(13),
      Q => \int_C_YR2C0_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(14),
      Q => \int_C_YR2C0_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(15),
      Q => \int_C_YR2C0_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(16),
      Q => \int_C_YR2C0_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(17),
      Q => \int_C_YR2C0_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(18),
      Q => \int_C_YR2C0_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(19),
      Q => \int_C_YR2C0_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(1),
      Q => \^srl_sig_reg[0][7]_14\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(20),
      Q => \int_C_YR2C0_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(21),
      Q => \int_C_YR2C0_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(22),
      Q => \int_C_YR2C0_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(23),
      Q => \int_C_YR2C0_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(24),
      Q => \int_C_YR2C0_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(25),
      Q => \int_C_YR2C0_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(26),
      Q => \int_C_YR2C0_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(27),
      Q => \int_C_YR2C0_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(28),
      Q => \int_C_YR2C0_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(29),
      Q => \int_C_YR2C0_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(2),
      Q => \^srl_sig_reg[0][7]_14\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(30),
      Q => \int_C_YR2C0_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(31),
      Q => \int_C_YR2C0_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(3),
      Q => \^srl_sig_reg[0][7]_14\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(4),
      Q => \^srl_sig_reg[0][7]_14\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(5),
      Q => \^srl_sig_reg[0][7]_14\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(6),
      Q => \^srl_sig_reg[0][7]_14\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(7),
      Q => \^srl_sig_reg[0][7]_14\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(8),
      Q => \int_C_YR2C0_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C0[31]_i_1_n_0\,
      D => int_C_YR2C00(9),
      Q => \int_C_YR2C0_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_15\(0),
      O => int_C_YR2C10(0)
    );
\int_C_YR2C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[10]\,
      O => int_C_YR2C10(10)
    );
\int_C_YR2C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[11]\,
      O => int_C_YR2C10(11)
    );
\int_C_YR2C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[12]\,
      O => int_C_YR2C10(12)
    );
\int_C_YR2C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[13]\,
      O => int_C_YR2C10(13)
    );
\int_C_YR2C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[14]\,
      O => int_C_YR2C10(14)
    );
\int_C_YR2C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[15]\,
      O => int_C_YR2C10(15)
    );
\int_C_YR2C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[16]\,
      O => int_C_YR2C10(16)
    );
\int_C_YR2C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[17]\,
      O => int_C_YR2C10(17)
    );
\int_C_YR2C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[18]\,
      O => int_C_YR2C10(18)
    );
\int_C_YR2C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[19]\,
      O => int_C_YR2C10(19)
    );
\int_C_YR2C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_15\(1),
      O => int_C_YR2C10(1)
    );
\int_C_YR2C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[20]\,
      O => int_C_YR2C10(20)
    );
\int_C_YR2C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[21]\,
      O => int_C_YR2C10(21)
    );
\int_C_YR2C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[22]\,
      O => int_C_YR2C10(22)
    );
\int_C_YR2C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[23]\,
      O => int_C_YR2C10(23)
    );
\int_C_YR2C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[24]\,
      O => int_C_YR2C10(24)
    );
\int_C_YR2C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[25]\,
      O => int_C_YR2C10(25)
    );
\int_C_YR2C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[26]\,
      O => int_C_YR2C10(26)
    );
\int_C_YR2C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[27]\,
      O => int_C_YR2C10(27)
    );
\int_C_YR2C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[28]\,
      O => int_C_YR2C10(28)
    );
\int_C_YR2C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[29]\,
      O => int_C_YR2C10(29)
    );
\int_C_YR2C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_15\(2),
      O => int_C_YR2C10(2)
    );
\int_C_YR2C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[30]\,
      O => int_C_YR2C10(30)
    );
\int_C_YR2C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR2C1[31]_i_1_n_0\
    );
\int_C_YR2C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[31]\,
      O => int_C_YR2C10(31)
    );
\int_C_YR2C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_15\(3),
      O => int_C_YR2C10(3)
    );
\int_C_YR2C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_15\(4),
      O => int_C_YR2C10(4)
    );
\int_C_YR2C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_15\(5),
      O => int_C_YR2C10(5)
    );
\int_C_YR2C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_15\(6),
      O => int_C_YR2C10(6)
    );
\int_C_YR2C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][7]_15\(7),
      O => int_C_YR2C10(7)
    );
\int_C_YR2C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[8]\,
      O => int_C_YR2C10(8)
    );
\int_C_YR2C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[9]\,
      O => int_C_YR2C10(9)
    );
\int_C_YR2C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(0),
      Q => \^srl_sig_reg[0][7]_15\(0),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(10),
      Q => \int_C_YR2C1_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(11),
      Q => \int_C_YR2C1_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(12),
      Q => \int_C_YR2C1_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(13),
      Q => \int_C_YR2C1_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(14),
      Q => \int_C_YR2C1_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(15),
      Q => \int_C_YR2C1_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(16),
      Q => \int_C_YR2C1_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(17),
      Q => \int_C_YR2C1_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(18),
      Q => \int_C_YR2C1_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(19),
      Q => \int_C_YR2C1_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(1),
      Q => \^srl_sig_reg[0][7]_15\(1),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(20),
      Q => \int_C_YR2C1_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(21),
      Q => \int_C_YR2C1_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(22),
      Q => \int_C_YR2C1_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(23),
      Q => \int_C_YR2C1_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(24),
      Q => \int_C_YR2C1_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(25),
      Q => \int_C_YR2C1_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(26),
      Q => \int_C_YR2C1_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(27),
      Q => \int_C_YR2C1_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(28),
      Q => \int_C_YR2C1_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(29),
      Q => \int_C_YR2C1_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(2),
      Q => \^srl_sig_reg[0][7]_15\(2),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(30),
      Q => \int_C_YR2C1_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(31),
      Q => \int_C_YR2C1_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(3),
      Q => \^srl_sig_reg[0][7]_15\(3),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(4),
      Q => \^srl_sig_reg[0][7]_15\(4),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(5),
      Q => \^srl_sig_reg[0][7]_15\(5),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(6),
      Q => \^srl_sig_reg[0][7]_15\(6),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(7),
      Q => \^srl_sig_reg[0][7]_15\(7),
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(8),
      Q => \int_C_YR2C1_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C1[31]_i_1_n_0\,
      D => int_C_YR2C10(9),
      Q => \int_C_YR2C1_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[0]\,
      O => int_C_YR2C20(0)
    );
\int_C_YR2C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[10]\,
      O => int_C_YR2C20(10)
    );
\int_C_YR2C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[11]\,
      O => int_C_YR2C20(11)
    );
\int_C_YR2C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[12]\,
      O => int_C_YR2C20(12)
    );
\int_C_YR2C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[13]\,
      O => int_C_YR2C20(13)
    );
\int_C_YR2C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[14]\,
      O => int_C_YR2C20(14)
    );
\int_C_YR2C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[15]\,
      O => int_C_YR2C20(15)
    );
\int_C_YR2C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[16]\,
      O => int_C_YR2C20(16)
    );
\int_C_YR2C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[17]\,
      O => int_C_YR2C20(17)
    );
\int_C_YR2C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[18]\,
      O => int_C_YR2C20(18)
    );
\int_C_YR2C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[19]\,
      O => int_C_YR2C20(19)
    );
\int_C_YR2C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[1]\,
      O => int_C_YR2C20(1)
    );
\int_C_YR2C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[20]\,
      O => int_C_YR2C20(20)
    );
\int_C_YR2C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[21]\,
      O => int_C_YR2C20(21)
    );
\int_C_YR2C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[22]\,
      O => int_C_YR2C20(22)
    );
\int_C_YR2C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[23]\,
      O => int_C_YR2C20(23)
    );
\int_C_YR2C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[24]\,
      O => int_C_YR2C20(24)
    );
\int_C_YR2C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[25]\,
      O => int_C_YR2C20(25)
    );
\int_C_YR2C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[26]\,
      O => int_C_YR2C20(26)
    );
\int_C_YR2C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[27]\,
      O => int_C_YR2C20(27)
    );
\int_C_YR2C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[28]\,
      O => int_C_YR2C20(28)
    );
\int_C_YR2C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[29]\,
      O => int_C_YR2C20(29)
    );
\int_C_YR2C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[2]\,
      O => int_C_YR2C20(2)
    );
\int_C_YR2C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[30]\,
      O => int_C_YR2C20(30)
    );
\int_C_YR2C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_YR2C2[31]_i_1_n_0\
    );
\int_C_YR2C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[31]\,
      O => int_C_YR2C20(31)
    );
\int_C_YR2C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[3]\,
      O => int_C_YR2C20(3)
    );
\int_C_YR2C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[4]\,
      O => int_C_YR2C20(4)
    );
\int_C_YR2C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[5]\,
      O => int_C_YR2C20(5)
    );
\int_C_YR2C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[6]\,
      O => int_C_YR2C20(6)
    );
\int_C_YR2C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[7]\,
      O => int_C_YR2C20(7)
    );
\int_C_YR2C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[8]\,
      O => int_C_YR2C20(8)
    );
\int_C_YR2C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[9]\,
      O => int_C_YR2C20(9)
    );
\int_C_YR2C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(0),
      Q => \int_C_YR2C2_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(10),
      Q => \int_C_YR2C2_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(11),
      Q => \int_C_YR2C2_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(12),
      Q => \int_C_YR2C2_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(13),
      Q => \int_C_YR2C2_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(14),
      Q => \int_C_YR2C2_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(15),
      Q => \int_C_YR2C2_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(16),
      Q => \int_C_YR2C2_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(17),
      Q => \int_C_YR2C2_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(18),
      Q => \int_C_YR2C2_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(19),
      Q => \int_C_YR2C2_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(1),
      Q => \int_C_YR2C2_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(20),
      Q => \int_C_YR2C2_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(21),
      Q => \int_C_YR2C2_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(22),
      Q => \int_C_YR2C2_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(23),
      Q => \int_C_YR2C2_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(24),
      Q => \int_C_YR2C2_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(25),
      Q => \int_C_YR2C2_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(26),
      Q => \int_C_YR2C2_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(27),
      Q => \int_C_YR2C2_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(28),
      Q => \int_C_YR2C2_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(29),
      Q => \int_C_YR2C2_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(2),
      Q => \int_C_YR2C2_reg_n_0_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(30),
      Q => \int_C_YR2C2_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(31),
      Q => \int_C_YR2C2_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(3),
      Q => \int_C_YR2C2_reg_n_0_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(4),
      Q => \int_C_YR2C2_reg_n_0_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(5),
      Q => \int_C_YR2C2_reg_n_0_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(6),
      Q => \int_C_YR2C2_reg_n_0_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(7),
      Q => \int_C_YR2C2_reg_n_0_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(8),
      Q => \int_C_YR2C2_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_C_YR2C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_C_YR2C2[31]_i_1_n_0\,
      D => int_C_YR2C20(9),
      Q => \int_C_YR2C2_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFF0000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => int_ap_done_i_2_n_0,
      I3 => s_axi_CONTROL_BUS_ARADDR(0),
      I4 => Mat2AXIvideo_U0_ap_done,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axi_CONTROL_BUS_ARVALID,
      I2 => \^rdata_reg[0]_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => \^s_axi_control_bus_rvalid\,
      I5 => s_axi_CONTROL_BUS_ARADDR(7),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => \ap_CS_fsm_reg[3]_0\(0),
      I2 => \p_i_i_i_i_reg_524_reg[9]\(0),
      I3 => int_ap_start3_out,
      I4 => \^axivideo2mat44_u0_ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_0_[5]\,
      I2 => int_ap_start_i_8_n_0,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => s_axi_CONTROL_BUS_WSTRB(0),
      O => int_ap_start3_out
    );
int_ap_start_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => int_ap_start_i_9_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => int_ap_start_i_8_n_0
    );
int_ap_start_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => wstate(0),
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => wstate(1),
      I4 => \waddr_reg_n_0_[1]\,
      O => int_ap_start_i_9_n_0
    );
int_ap_start_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^axivideo2mat44_u0_ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => int_auto_restart_i_2_n_0,
      I2 => s_axi_CONTROL_BUS_WSTRB(0),
      I3 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => int_ap_start_i_8_n_0,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[4]\,
      O => int_auto_restart_i_2_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]\(0),
      O => int_c_high_thresh0(0)
    );
\int_c_high_thresh[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]\(10),
      O => int_c_high_thresh0(10)
    );
\int_c_high_thresh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]\(11),
      O => int_c_high_thresh0(11)
    );
\int_c_high_thresh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]\(12),
      O => int_c_high_thresh0(12)
    );
\int_c_high_thresh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]\(13),
      O => int_c_high_thresh0(13)
    );
\int_c_high_thresh[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]\(14),
      O => int_c_high_thresh0(14)
    );
\int_c_high_thresh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]\(15),
      O => int_c_high_thresh0(15)
    );
\int_c_high_thresh[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]\(16),
      O => int_c_high_thresh0(16)
    );
\int_c_high_thresh[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]\(17),
      O => int_c_high_thresh0(17)
    );
\int_c_high_thresh[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]\(18),
      O => int_c_high_thresh0(18)
    );
\int_c_high_thresh[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]\(19),
      O => int_c_high_thresh0(19)
    );
\int_c_high_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]\(1),
      O => int_c_high_thresh0(1)
    );
\int_c_high_thresh[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]\(20),
      O => int_c_high_thresh0(20)
    );
\int_c_high_thresh[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]\(21),
      O => int_c_high_thresh0(21)
    );
\int_c_high_thresh[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]\(22),
      O => int_c_high_thresh0(22)
    );
\int_c_high_thresh[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]\(23),
      O => int_c_high_thresh0(23)
    );
\int_c_high_thresh[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]\(24),
      O => int_c_high_thresh0(24)
    );
\int_c_high_thresh[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]\(25),
      O => int_c_high_thresh0(25)
    );
\int_c_high_thresh[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]\(26),
      O => int_c_high_thresh0(26)
    );
\int_c_high_thresh[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]\(27),
      O => int_c_high_thresh0(27)
    );
\int_c_high_thresh[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]\(28),
      O => int_c_high_thresh0(28)
    );
\int_c_high_thresh[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]\(29),
      O => int_c_high_thresh0(29)
    );
\int_c_high_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]\(2),
      O => int_c_high_thresh0(2)
    );
\int_c_high_thresh[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]\(30),
      O => int_c_high_thresh0(30)
    );
\int_c_high_thresh[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_c_high_thresh[31]_i_1_n_0\
    );
\int_c_high_thresh[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]\(31),
      O => int_c_high_thresh0(31)
    );
\int_c_high_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]\(3),
      O => int_c_high_thresh0(3)
    );
\int_c_high_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]\(4),
      O => int_c_high_thresh0(4)
    );
\int_c_high_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]\(5),
      O => int_c_high_thresh0(5)
    );
\int_c_high_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]\(6),
      O => int_c_high_thresh0(6)
    );
\int_c_high_thresh[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]\(7),
      O => int_c_high_thresh0(7)
    );
\int_c_high_thresh[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]\(8),
      O => int_c_high_thresh0(8)
    );
\int_c_high_thresh[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]\(9),
      O => int_c_high_thresh0(9)
    );
\int_c_high_thresh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(0),
      Q => \^srl_sig_reg[0][31]\(0),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(10),
      Q => \^srl_sig_reg[0][31]\(10),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(11),
      Q => \^srl_sig_reg[0][31]\(11),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(12),
      Q => \^srl_sig_reg[0][31]\(12),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(13),
      Q => \^srl_sig_reg[0][31]\(13),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(14),
      Q => \^srl_sig_reg[0][31]\(14),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(15),
      Q => \^srl_sig_reg[0][31]\(15),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(16),
      Q => \^srl_sig_reg[0][31]\(16),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(17),
      Q => \^srl_sig_reg[0][31]\(17),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(18),
      Q => \^srl_sig_reg[0][31]\(18),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(19),
      Q => \^srl_sig_reg[0][31]\(19),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(1),
      Q => \^srl_sig_reg[0][31]\(1),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(20),
      Q => \^srl_sig_reg[0][31]\(20),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(21),
      Q => \^srl_sig_reg[0][31]\(21),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(22),
      Q => \^srl_sig_reg[0][31]\(22),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(23),
      Q => \^srl_sig_reg[0][31]\(23),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(24),
      Q => \^srl_sig_reg[0][31]\(24),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(25),
      Q => \^srl_sig_reg[0][31]\(25),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(26),
      Q => \^srl_sig_reg[0][31]\(26),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(27),
      Q => \^srl_sig_reg[0][31]\(27),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(28),
      Q => \^srl_sig_reg[0][31]\(28),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(29),
      Q => \^srl_sig_reg[0][31]\(29),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(2),
      Q => \^srl_sig_reg[0][31]\(2),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(30),
      Q => \^srl_sig_reg[0][31]\(30),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(31),
      Q => \^srl_sig_reg[0][31]\(31),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(3),
      Q => \^srl_sig_reg[0][31]\(3),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(4),
      Q => \^srl_sig_reg[0][31]\(4),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(5),
      Q => \^srl_sig_reg[0][31]\(5),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(6),
      Q => \^srl_sig_reg[0][31]\(6),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(7),
      Q => \^srl_sig_reg[0][31]\(7),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(8),
      Q => \^srl_sig_reg[0][31]\(8),
      R => \^ap_rst_n_inv\
    );
\int_c_high_thresh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_high_thresh[31]_i_1_n_0\,
      D => int_c_high_thresh0(9),
      Q => \^srl_sig_reg[0][31]\(9),
      R => \^ap_rst_n_inv\
    );
\int_c_invert[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(0),
      O => int_c_invert0(0)
    );
\int_c_invert[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(10),
      O => int_c_invert0(10)
    );
\int_c_invert[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(11),
      O => int_c_invert0(11)
    );
\int_c_invert[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(12),
      O => int_c_invert0(12)
    );
\int_c_invert[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(13),
      O => int_c_invert0(13)
    );
\int_c_invert[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(14),
      O => int_c_invert0(14)
    );
\int_c_invert[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(15),
      O => int_c_invert0(15)
    );
\int_c_invert[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(16),
      O => int_c_invert0(16)
    );
\int_c_invert[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(17),
      O => int_c_invert0(17)
    );
\int_c_invert[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(18),
      O => int_c_invert0(18)
    );
\int_c_invert[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(19),
      O => int_c_invert0(19)
    );
\int_c_invert[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(1),
      O => int_c_invert0(1)
    );
\int_c_invert[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(20),
      O => int_c_invert0(20)
    );
\int_c_invert[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(21),
      O => int_c_invert0(21)
    );
\int_c_invert[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(22),
      O => int_c_invert0(22)
    );
\int_c_invert[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(23),
      O => int_c_invert0(23)
    );
\int_c_invert[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(24),
      O => int_c_invert0(24)
    );
\int_c_invert[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(25),
      O => int_c_invert0(25)
    );
\int_c_invert[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(26),
      O => int_c_invert0(26)
    );
\int_c_invert[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(27),
      O => int_c_invert0(27)
    );
\int_c_invert[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(28),
      O => int_c_invert0(28)
    );
\int_c_invert[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(29),
      O => int_c_invert0(29)
    );
\int_c_invert[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(2),
      O => int_c_invert0(2)
    );
\int_c_invert[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(30),
      O => int_c_invert0(30)
    );
\int_c_invert[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_c_invert[31]_i_1_n_0\
    );
\int_c_invert[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(31),
      O => int_c_invert0(31)
    );
\int_c_invert[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(3),
      O => int_c_invert0(3)
    );
\int_c_invert[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(4),
      O => int_c_invert0(4)
    );
\int_c_invert[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(5),
      O => int_c_invert0(5)
    );
\int_c_invert[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(6),
      O => int_c_invert0(6)
    );
\int_c_invert[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(7),
      O => int_c_invert0(7)
    );
\int_c_invert[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(8),
      O => int_c_invert0(8)
    );
\int_c_invert[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(9),
      O => int_c_invert0(9)
    );
\int_c_invert_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(0),
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(10),
      Q => \^q\(10),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(11),
      Q => \^q\(11),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(12),
      Q => \^q\(12),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(13),
      Q => \^q\(13),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(14),
      Q => \^q\(14),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(15),
      Q => \^q\(15),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(16),
      Q => \^q\(16),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(17),
      Q => \^q\(17),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(18),
      Q => \^q\(18),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(19),
      Q => \^q\(19),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(1),
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(20),
      Q => \^q\(20),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(21),
      Q => \^q\(21),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(22),
      Q => \^q\(22),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(23),
      Q => \^q\(23),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(24),
      Q => \^q\(24),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(25),
      Q => \^q\(25),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(26),
      Q => \^q\(26),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(27),
      Q => \^q\(27),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(28),
      Q => \^q\(28),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(29),
      Q => \^q\(29),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(2),
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(30),
      Q => \^q\(30),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(31),
      Q => \^q\(31),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(3),
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(4),
      Q => \^q\(4),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(5),
      Q => \^q\(5),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(6),
      Q => \^q\(6),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(7),
      Q => \^q\(7),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(8),
      Q => \^q\(8),
      R => \^ap_rst_n_inv\
    );
\int_c_invert_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_invert[31]_i_1_n_0\,
      D => int_c_invert0(9),
      Q => \^q\(9),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]_0\(0),
      O => int_c_low_thresh0(0)
    );
\int_c_low_thresh[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]_0\(10),
      O => int_c_low_thresh0(10)
    );
\int_c_low_thresh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]_0\(11),
      O => int_c_low_thresh0(11)
    );
\int_c_low_thresh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]_0\(12),
      O => int_c_low_thresh0(12)
    );
\int_c_low_thresh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]_0\(13),
      O => int_c_low_thresh0(13)
    );
\int_c_low_thresh[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]_0\(14),
      O => int_c_low_thresh0(14)
    );
\int_c_low_thresh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]_0\(15),
      O => int_c_low_thresh0(15)
    );
\int_c_low_thresh[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]_0\(16),
      O => int_c_low_thresh0(16)
    );
\int_c_low_thresh[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]_0\(17),
      O => int_c_low_thresh0(17)
    );
\int_c_low_thresh[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]_0\(18),
      O => int_c_low_thresh0(18)
    );
\int_c_low_thresh[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]_0\(19),
      O => int_c_low_thresh0(19)
    );
\int_c_low_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]_0\(1),
      O => int_c_low_thresh0(1)
    );
\int_c_low_thresh[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]_0\(20),
      O => int_c_low_thresh0(20)
    );
\int_c_low_thresh[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]_0\(21),
      O => int_c_low_thresh0(21)
    );
\int_c_low_thresh[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]_0\(22),
      O => int_c_low_thresh0(22)
    );
\int_c_low_thresh[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^srl_sig_reg[0][31]_0\(23),
      O => int_c_low_thresh0(23)
    );
\int_c_low_thresh[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]_0\(24),
      O => int_c_low_thresh0(24)
    );
\int_c_low_thresh[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]_0\(25),
      O => int_c_low_thresh0(25)
    );
\int_c_low_thresh[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]_0\(26),
      O => int_c_low_thresh0(26)
    );
\int_c_low_thresh[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]_0\(27),
      O => int_c_low_thresh0(27)
    );
\int_c_low_thresh[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]_0\(28),
      O => int_c_low_thresh0(28)
    );
\int_c_low_thresh[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]_0\(29),
      O => int_c_low_thresh0(29)
    );
\int_c_low_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]_0\(2),
      O => int_c_low_thresh0(2)
    );
\int_c_low_thresh[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]_0\(30),
      O => int_c_low_thresh0(30)
    );
\int_c_low_thresh[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_c_low_thresh[31]_i_1_n_0\
    );
\int_c_low_thresh[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^srl_sig_reg[0][31]_0\(31),
      O => int_c_low_thresh0(31)
    );
\int_c_low_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]_0\(3),
      O => int_c_low_thresh0(3)
    );
\int_c_low_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]_0\(4),
      O => int_c_low_thresh0(4)
    );
\int_c_low_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]_0\(5),
      O => int_c_low_thresh0(5)
    );
\int_c_low_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]_0\(6),
      O => int_c_low_thresh0(6)
    );
\int_c_low_thresh[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^srl_sig_reg[0][31]_0\(7),
      O => int_c_low_thresh0(7)
    );
\int_c_low_thresh[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]_0\(8),
      O => int_c_low_thresh0(8)
    );
\int_c_low_thresh[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^srl_sig_reg[0][31]_0\(9),
      O => int_c_low_thresh0(9)
    );
\int_c_low_thresh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(0),
      Q => \^srl_sig_reg[0][31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(10),
      Q => \^srl_sig_reg[0][31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(11),
      Q => \^srl_sig_reg[0][31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(12),
      Q => \^srl_sig_reg[0][31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(13),
      Q => \^srl_sig_reg[0][31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(14),
      Q => \^srl_sig_reg[0][31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(15),
      Q => \^srl_sig_reg[0][31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(16),
      Q => \^srl_sig_reg[0][31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(17),
      Q => \^srl_sig_reg[0][31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(18),
      Q => \^srl_sig_reg[0][31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(19),
      Q => \^srl_sig_reg[0][31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(1),
      Q => \^srl_sig_reg[0][31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(20),
      Q => \^srl_sig_reg[0][31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(21),
      Q => \^srl_sig_reg[0][31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(22),
      Q => \^srl_sig_reg[0][31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(23),
      Q => \^srl_sig_reg[0][31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(24),
      Q => \^srl_sig_reg[0][31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(25),
      Q => \^srl_sig_reg[0][31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(26),
      Q => \^srl_sig_reg[0][31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(27),
      Q => \^srl_sig_reg[0][31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(28),
      Q => \^srl_sig_reg[0][31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(29),
      Q => \^srl_sig_reg[0][31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(2),
      Q => \^srl_sig_reg[0][31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(30),
      Q => \^srl_sig_reg[0][31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(31),
      Q => \^srl_sig_reg[0][31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(3),
      Q => \^srl_sig_reg[0][31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(4),
      Q => \^srl_sig_reg[0][31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(5),
      Q => \^srl_sig_reg[0][31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(6),
      Q => \^srl_sig_reg[0][31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(7),
      Q => \^srl_sig_reg[0][31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(8),
      Q => \^srl_sig_reg[0][31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_c_low_thresh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_c_low_thresh[31]_i_1_n_0\,
      D => int_c_low_thresh0(9),
      Q => \^srl_sig_reg[0][31]_0\(9),
      R => \^ap_rst_n_inv\
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[10]_0\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[10]_0\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[11]\,
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[12]\,
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[13]\,
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[14]\,
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[15]\,
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[16]\,
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[17]\,
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[18]\,
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[19]\,
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[10]_0\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[20]\,
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[21]\,
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[22]\,
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[23]\,
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[24]\,
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[25]\,
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[26]\,
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[27]\,
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[28]\,
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[29]\,
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[10]_0\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[30]\,
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_cols[31]_i_1_n_0\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[31]\,
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[10]_0\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[10]_0\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[10]_0\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[10]_0\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[10]_0\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[10]_0\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[10]_0\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(0),
      Q => \^int_cols_reg[10]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(10),
      Q => \^int_cols_reg[10]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(11),
      Q => \int_cols_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(12),
      Q => \int_cols_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(13),
      Q => \int_cols_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(14),
      Q => \int_cols_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(15),
      Q => \int_cols_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(16),
      Q => \int_cols_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(17),
      Q => \int_cols_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(18),
      Q => \int_cols_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(19),
      Q => \int_cols_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(1),
      Q => \^int_cols_reg[10]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(20),
      Q => \int_cols_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(21),
      Q => \int_cols_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(22),
      Q => \int_cols_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(23),
      Q => \int_cols_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(24),
      Q => \int_cols_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(25),
      Q => \int_cols_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(26),
      Q => \int_cols_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(27),
      Q => \int_cols_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(28),
      Q => \int_cols_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(29),
      Q => \int_cols_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(2),
      Q => \^int_cols_reg[10]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(30),
      Q => \int_cols_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(31),
      Q => \int_cols_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(3),
      Q => \^int_cols_reg[10]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(4),
      Q => \^int_cols_reg[10]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(5),
      Q => \^int_cols_reg[10]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(6),
      Q => \^int_cols_reg[10]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(7),
      Q => \^int_cols_reg[10]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(8),
      Q => \^int_cols_reg[10]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(9),
      Q => \^int_cols_reg[10]_0\(9),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_0_[4]\,
      I2 => int_gie_i_2_n_0,
      I3 => s_axi_CONTROL_BUS_WSTRB(0),
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => int_ier9_out,
      I2 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => int_ap_start_i_8_n_0,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      O => int_ier9_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => int_isr6_out,
      I2 => i_V_reg_2630,
      I3 => \p_i_i_reg_151_reg[9]\(0),
      I4 => \int_ier_reg_n_0_[0]\,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \int_isr[0]_i_4_n_0\,
      I2 => s_axi_CONTROL_BUS_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_isr[0]_i_4_n_0\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => \p_i_i_i_i_reg_524_reg[9]\(0),
      I4 => \ap_CS_fsm_reg[3]_0\(0),
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[10]_0\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[10]_0\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[11]\,
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[12]\,
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[13]\,
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[14]\,
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[15]\,
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[16]\,
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[17]\,
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[18]\,
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[19]\,
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[10]_0\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[20]\,
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[21]\,
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[22]\,
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[23]\,
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[24]\,
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[25]\,
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[26]\,
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[27]\,
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[28]\,
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[29]\,
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[10]_0\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[30]\,
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_rows[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => p_0_in0
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[31]\,
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => wstate(1),
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => wstate(0),
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_rows[31]_i_3_n_0\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[10]_0\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[10]_0\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[10]_0\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[10]_0\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[10]_0\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[10]_0\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[10]_0\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(0),
      Q => \^int_rows_reg[10]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(10),
      Q => \^int_rows_reg[10]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(11),
      Q => \int_rows_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(12),
      Q => \int_rows_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(13),
      Q => \int_rows_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(14),
      Q => \int_rows_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(15),
      Q => \int_rows_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(16),
      Q => \int_rows_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(17),
      Q => \int_rows_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(18),
      Q => \int_rows_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(19),
      Q => \int_rows_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(1),
      Q => \^int_rows_reg[10]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(20),
      Q => \int_rows_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(21),
      Q => \int_rows_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(22),
      Q => \int_rows_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(23),
      Q => \int_rows_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(24),
      Q => \int_rows_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(25),
      Q => \int_rows_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(26),
      Q => \int_rows_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(27),
      Q => \int_rows_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(28),
      Q => \int_rows_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(29),
      Q => \int_rows_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(2),
      Q => \^int_rows_reg[10]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(30),
      Q => \int_rows_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(31),
      Q => \int_rows_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(3),
      Q => \^int_rows_reg[10]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(4),
      Q => \^int_rows_reg[10]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(5),
      Q => \^int_rows_reg[10]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(6),
      Q => \^int_rows_reg[10]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(7),
      Q => \^int_rows_reg[10]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(8),
      Q => \^int_rows_reg[10]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_rows0(9),
      Q => \^int_rows_reg[10]_0\(9),
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_0,
      O => interrupt
    );
\p_i_i_reg_151[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axivideo2mat44_u0_ap_start\,
      I1 => \ap_CS_fsm_reg[0]_3\(0),
      O => SR(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(7),
      I1 => \rdata[0]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(2),
      I3 => \rdata_reg[0]_i_3_n_0\,
      I4 => \rdata[0]_i_4_n_0\,
      I5 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_2\(0),
      I1 => \^srl_sig_reg[0][7]_1\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_0\(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]\(0),
      O => \rdata[0]_i_10_n_0\
    );
\rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_6\(0),
      I1 => \^srl_sig_reg[0][7]_5\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_4\(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_3\(0),
      O => \rdata[0]_i_11_n_0\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_10\(0),
      I1 => \^srl_sig_reg[0][7]_9\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_8\(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_7\(0),
      O => \rdata[0]_i_12_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000230020"
    )
        port map (
      I0 => \int_ier_reg_n_0_[0]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => \^axivideo2mat44_u0_ap_start\,
      I5 => s_axi_CONTROL_BUS_ARADDR(6),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[0]_i_7_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[0]_i_8_n_0\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(0),
      I1 => \^srl_sig_reg[0][31]\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[0]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_15\(0),
      O => \rdata[0]_i_7_n_0\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_14\(0),
      I1 => \^srl_sig_reg[0][7]_13\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_12\(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_11\(0),
      O => \rdata[0]_i_8_n_0\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(0),
      I1 => \^int_rows_reg[10]_0\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_isr_reg_n_0_[0]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => int_gie_reg_n_0,
      O => \rdata[0]_i_9_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[10]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[10]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(10),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[10]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[10]_i_5_n_0\,
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[10]_i_6_n_0\,
      I1 => \rdata[10]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[10]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[10]_i_9_n_0\,
      O => \rdata[10]_i_3_n_0\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(10),
      I1 => \^srl_sig_reg[0][31]\(10),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[10]\,
      O => \rdata[10]_i_4_n_0\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[10]\,
      I1 => \int_C_YR1C2_reg_n_0_[10]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[10]\,
      O => \rdata[10]_i_5_n_0\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[10]\,
      I1 => \int_C_YR0C1_reg_n_0_[10]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[10]\,
      O => \rdata[10]_i_6_n_0\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[10]\,
      I1 => \int_C_XR2C0_reg_n_0_[10]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[10]\,
      O => \rdata[10]_i_7_n_0\
    );
\rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[10]\,
      I1 => \int_C_XR0C2_reg_n_0_[10]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[10]\,
      O => \rdata[10]_i_8_n_0\
    );
\rdata[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(10),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(10),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[10]_i_9_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[11]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[11]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(11),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[11]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[11]_i_5_n_0\,
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[11]_i_6_n_0\,
      I1 => \rdata[11]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[11]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[11]_i_9_n_0\,
      O => \rdata[11]_i_3_n_0\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(11),
      I1 => \^srl_sig_reg[0][31]\(11),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[11]\,
      O => \rdata[11]_i_4_n_0\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[11]\,
      I1 => \int_C_YR1C2_reg_n_0_[11]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[11]\,
      O => \rdata[11]_i_5_n_0\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[11]\,
      I1 => \int_C_YR0C1_reg_n_0_[11]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[11]\,
      O => \rdata[11]_i_6_n_0\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[11]\,
      I1 => \int_C_XR2C0_reg_n_0_[11]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[11]\,
      O => \rdata[11]_i_7_n_0\
    );
\rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[11]\,
      I1 => \int_C_XR0C2_reg_n_0_[11]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[11]\,
      O => \rdata[11]_i_8_n_0\
    );
\rdata[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[11]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[11]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[11]_i_9_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[12]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[12]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(12),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[12]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[12]_i_5_n_0\,
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[12]_i_6_n_0\,
      I1 => \rdata[12]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[12]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[12]_i_9_n_0\,
      O => \rdata[12]_i_3_n_0\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(12),
      I1 => \^srl_sig_reg[0][31]\(12),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[12]\,
      O => \rdata[12]_i_4_n_0\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[12]\,
      I1 => \int_C_YR1C2_reg_n_0_[12]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[12]\,
      O => \rdata[12]_i_5_n_0\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[12]\,
      I1 => \int_C_YR0C1_reg_n_0_[12]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[12]\,
      O => \rdata[12]_i_6_n_0\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[12]\,
      I1 => \int_C_XR2C0_reg_n_0_[12]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[12]\,
      O => \rdata[12]_i_7_n_0\
    );
\rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[12]\,
      I1 => \int_C_XR0C2_reg_n_0_[12]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[12]\,
      O => \rdata[12]_i_8_n_0\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[12]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[12]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[12]_i_9_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[13]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[13]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(13),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[13]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[13]_i_5_n_0\,
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[13]_i_6_n_0\,
      I1 => \rdata[13]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[13]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[13]_i_9_n_0\,
      O => \rdata[13]_i_3_n_0\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(13),
      I1 => \^srl_sig_reg[0][31]\(13),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[13]\,
      O => \rdata[13]_i_4_n_0\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[13]\,
      I1 => \int_C_YR1C2_reg_n_0_[13]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[13]\,
      O => \rdata[13]_i_5_n_0\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[13]\,
      I1 => \int_C_YR0C1_reg_n_0_[13]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[13]\,
      O => \rdata[13]_i_6_n_0\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[13]\,
      I1 => \int_C_XR2C0_reg_n_0_[13]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[13]\,
      O => \rdata[13]_i_7_n_0\
    );
\rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[13]\,
      I1 => \int_C_XR0C2_reg_n_0_[13]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[13]\,
      O => \rdata[13]_i_8_n_0\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[13]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[13]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[13]_i_9_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[14]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[14]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(14),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[14]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[14]_i_5_n_0\,
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[14]_i_6_n_0\,
      I1 => \rdata[14]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[14]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[14]_i_9_n_0\,
      O => \rdata[14]_i_3_n_0\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(14),
      I1 => \^srl_sig_reg[0][31]\(14),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[14]\,
      O => \rdata[14]_i_4_n_0\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[14]\,
      I1 => \int_C_YR1C2_reg_n_0_[14]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[14]\,
      O => \rdata[14]_i_5_n_0\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[14]\,
      I1 => \int_C_YR0C1_reg_n_0_[14]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[14]\,
      O => \rdata[14]_i_6_n_0\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[14]\,
      I1 => \int_C_XR2C0_reg_n_0_[14]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[14]\,
      O => \rdata[14]_i_7_n_0\
    );
\rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[14]\,
      I1 => \int_C_XR0C2_reg_n_0_[14]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[14]\,
      O => \rdata[14]_i_8_n_0\
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[14]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[14]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[14]_i_9_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[15]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[15]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[15]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[15]_i_10_n_0\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(15),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[15]_i_5_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[15]_i_6_n_0\,
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[15]_i_7_n_0\,
      I1 => \rdata[15]_i_8_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[15]_i_9_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[15]_i_10_n_0\,
      O => \rdata[15]_i_3_n_0\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(4),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \^rdata_reg[0]_0\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(15),
      I1 => \^srl_sig_reg[0][31]\(15),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[15]\,
      O => \rdata[15]_i_5_n_0\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[15]\,
      I1 => \int_C_YR1C2_reg_n_0_[15]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[15]\,
      O => \rdata[15]_i_6_n_0\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[15]\,
      I1 => \int_C_YR0C1_reg_n_0_[15]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[15]\,
      O => \rdata[15]_i_7_n_0\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[15]\,
      I1 => \int_C_XR2C0_reg_n_0_[15]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[15]\,
      O => \rdata[15]_i_8_n_0\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[15]\,
      I1 => \int_C_XR0C2_reg_n_0_[15]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[15]\,
      O => \rdata[15]_i_9_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[16]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[16]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(16),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[16]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[16]_i_5_n_0\,
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[16]_i_6_n_0\,
      I1 => \rdata[16]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[16]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[16]_i_9_n_0\,
      O => \rdata[16]_i_3_n_0\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(16),
      I1 => \^srl_sig_reg[0][31]\(16),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[16]\,
      O => \rdata[16]_i_4_n_0\
    );
\rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[16]\,
      I1 => \int_C_YR1C2_reg_n_0_[16]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[16]\,
      O => \rdata[16]_i_5_n_0\
    );
\rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[16]\,
      I1 => \int_C_YR0C1_reg_n_0_[16]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[16]\,
      O => \rdata[16]_i_6_n_0\
    );
\rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[16]\,
      I1 => \int_C_XR2C0_reg_n_0_[16]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[16]\,
      O => \rdata[16]_i_7_n_0\
    );
\rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[16]\,
      I1 => \int_C_XR0C2_reg_n_0_[16]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[16]\,
      O => \rdata[16]_i_8_n_0\
    );
\rdata[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[16]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[16]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[16]_i_9_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[17]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[17]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(17),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[17]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[17]_i_5_n_0\,
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[17]_i_6_n_0\,
      I1 => \rdata[17]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[17]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[17]_i_9_n_0\,
      O => \rdata[17]_i_3_n_0\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(17),
      I1 => \^srl_sig_reg[0][31]\(17),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[17]\,
      O => \rdata[17]_i_4_n_0\
    );
\rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[17]\,
      I1 => \int_C_YR1C2_reg_n_0_[17]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[17]\,
      O => \rdata[17]_i_5_n_0\
    );
\rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[17]\,
      I1 => \int_C_YR0C1_reg_n_0_[17]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[17]\,
      O => \rdata[17]_i_6_n_0\
    );
\rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[17]\,
      I1 => \int_C_XR2C0_reg_n_0_[17]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[17]\,
      O => \rdata[17]_i_7_n_0\
    );
\rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[17]\,
      I1 => \int_C_XR0C2_reg_n_0_[17]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[17]\,
      O => \rdata[17]_i_8_n_0\
    );
\rdata[17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[17]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[17]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[17]_i_9_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[18]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[18]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(18),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[18]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[18]_i_5_n_0\,
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[18]_i_6_n_0\,
      I1 => \rdata[18]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[18]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[18]_i_9_n_0\,
      O => \rdata[18]_i_3_n_0\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(18),
      I1 => \^srl_sig_reg[0][31]\(18),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[18]\,
      O => \rdata[18]_i_4_n_0\
    );
\rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[18]\,
      I1 => \int_C_YR1C2_reg_n_0_[18]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[18]\,
      O => \rdata[18]_i_5_n_0\
    );
\rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[18]\,
      I1 => \int_C_YR0C1_reg_n_0_[18]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[18]\,
      O => \rdata[18]_i_6_n_0\
    );
\rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[18]\,
      I1 => \int_C_XR2C0_reg_n_0_[18]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[18]\,
      O => \rdata[18]_i_7_n_0\
    );
\rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[18]\,
      I1 => \int_C_XR0C2_reg_n_0_[18]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[18]\,
      O => \rdata[18]_i_8_n_0\
    );
\rdata[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[18]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[18]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[18]_i_9_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[19]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[19]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(19),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[19]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[19]_i_5_n_0\,
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[19]_i_6_n_0\,
      I1 => \rdata[19]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[19]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[19]_i_9_n_0\,
      O => \rdata[19]_i_3_n_0\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(19),
      I1 => \^srl_sig_reg[0][31]\(19),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[19]\,
      O => \rdata[19]_i_4_n_0\
    );
\rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[19]\,
      I1 => \int_C_YR1C2_reg_n_0_[19]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[19]\,
      O => \rdata[19]_i_5_n_0\
    );
\rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[19]\,
      I1 => \int_C_YR0C1_reg_n_0_[19]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[19]\,
      O => \rdata[19]_i_6_n_0\
    );
\rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[19]\,
      I1 => \int_C_XR2C0_reg_n_0_[19]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[19]\,
      O => \rdata[19]_i_7_n_0\
    );
\rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[19]\,
      I1 => \int_C_XR0C2_reg_n_0_[19]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[19]\,
      O => \rdata[19]_i_8_n_0\
    );
\rdata[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[19]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[19]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[19]_i_9_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(7),
      I1 => \rdata[1]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(2),
      I3 => \rdata_reg[1]_i_3_n_0\,
      I4 => \rdata[1]_i_4_n_0\,
      I5 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_2\(1),
      I1 => \^srl_sig_reg[0][7]_1\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_0\(1),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]\(1),
      O => \rdata[1]_i_10_n_0\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_6\(1),
      I1 => \^srl_sig_reg[0][7]_5\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_4\(1),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_3\(1),
      O => \rdata[1]_i_11_n_0\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_10\(1),
      I1 => \^srl_sig_reg[0][7]_9\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_8\(1),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_7\(1),
      O => \rdata[1]_i_12_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000230020"
    )
        port map (
      I0 => p_0_in,
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => int_ap_done,
      I5 => s_axi_CONTROL_BUS_ARADDR(6),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[1]_i_7_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[1]_i_8_n_0\,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(1),
      I1 => \^srl_sig_reg[0][31]\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[1]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_15\(1),
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_14\(1),
      I1 => \^srl_sig_reg[0][7]_13\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_12\(1),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_11\(1),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(1),
      I1 => \^int_rows_reg[10]_0\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => p_1_in,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      O => \rdata[1]_i_9_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[20]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[20]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(20),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[20]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[20]_i_5_n_0\,
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[20]_i_6_n_0\,
      I1 => \rdata[20]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[20]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[20]_i_9_n_0\,
      O => \rdata[20]_i_3_n_0\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(20),
      I1 => \^srl_sig_reg[0][31]\(20),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[20]\,
      O => \rdata[20]_i_4_n_0\
    );
\rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[20]\,
      I1 => \int_C_YR1C2_reg_n_0_[20]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[20]\,
      O => \rdata[20]_i_5_n_0\
    );
\rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[20]\,
      I1 => \int_C_YR0C1_reg_n_0_[20]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[20]\,
      O => \rdata[20]_i_6_n_0\
    );
\rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[20]\,
      I1 => \int_C_XR2C0_reg_n_0_[20]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[20]\,
      O => \rdata[20]_i_7_n_0\
    );
\rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[20]\,
      I1 => \int_C_XR0C2_reg_n_0_[20]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[20]\,
      O => \rdata[20]_i_8_n_0\
    );
\rdata[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[20]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[20]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[20]_i_9_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[21]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[21]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(21),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[21]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[21]_i_5_n_0\,
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[21]_i_6_n_0\,
      I1 => \rdata[21]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[21]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[21]_i_9_n_0\,
      O => \rdata[21]_i_3_n_0\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(21),
      I1 => \^srl_sig_reg[0][31]\(21),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[21]\,
      O => \rdata[21]_i_4_n_0\
    );
\rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[21]\,
      I1 => \int_C_YR1C2_reg_n_0_[21]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[21]\,
      O => \rdata[21]_i_5_n_0\
    );
\rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[21]\,
      I1 => \int_C_YR0C1_reg_n_0_[21]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[21]\,
      O => \rdata[21]_i_6_n_0\
    );
\rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[21]\,
      I1 => \int_C_XR2C0_reg_n_0_[21]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[21]\,
      O => \rdata[21]_i_7_n_0\
    );
\rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[21]\,
      I1 => \int_C_XR0C2_reg_n_0_[21]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[21]\,
      O => \rdata[21]_i_8_n_0\
    );
\rdata[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[21]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[21]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[21]_i_9_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[22]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[22]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(22),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[22]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[22]_i_5_n_0\,
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[22]_i_6_n_0\,
      I1 => \rdata[22]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[22]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[22]_i_9_n_0\,
      O => \rdata[22]_i_3_n_0\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(22),
      I1 => \^srl_sig_reg[0][31]\(22),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[22]\,
      O => \rdata[22]_i_4_n_0\
    );
\rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[22]\,
      I1 => \int_C_YR1C2_reg_n_0_[22]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[22]\,
      O => \rdata[22]_i_5_n_0\
    );
\rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[22]\,
      I1 => \int_C_YR0C1_reg_n_0_[22]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[22]\,
      O => \rdata[22]_i_6_n_0\
    );
\rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[22]\,
      I1 => \int_C_XR2C0_reg_n_0_[22]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[22]\,
      O => \rdata[22]_i_7_n_0\
    );
\rdata[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[22]\,
      I1 => \int_C_XR0C2_reg_n_0_[22]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[22]\,
      O => \rdata[22]_i_8_n_0\
    );
\rdata[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[22]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[22]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[22]_i_9_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[23]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[23]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(23),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[23]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[23]_i_5_n_0\,
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[23]_i_6_n_0\,
      I1 => \rdata[23]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[23]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[23]_i_9_n_0\,
      O => \rdata[23]_i_3_n_0\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(23),
      I1 => \^srl_sig_reg[0][31]\(23),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[23]\,
      O => \rdata[23]_i_4_n_0\
    );
\rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[23]\,
      I1 => \int_C_YR1C2_reg_n_0_[23]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[23]\,
      O => \rdata[23]_i_5_n_0\
    );
\rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[23]\,
      I1 => \int_C_YR0C1_reg_n_0_[23]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[23]\,
      O => \rdata[23]_i_6_n_0\
    );
\rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[23]\,
      I1 => \int_C_XR2C0_reg_n_0_[23]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[23]\,
      O => \rdata[23]_i_7_n_0\
    );
\rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[23]\,
      I1 => \int_C_XR0C2_reg_n_0_[23]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[23]\,
      O => \rdata[23]_i_8_n_0\
    );
\rdata[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[23]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[23]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[23]_i_9_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[24]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[24]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(24),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[24]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[24]_i_5_n_0\,
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[24]_i_6_n_0\,
      I1 => \rdata[24]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[24]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[24]_i_9_n_0\,
      O => \rdata[24]_i_3_n_0\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(24),
      I1 => \^srl_sig_reg[0][31]\(24),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[24]\,
      O => \rdata[24]_i_4_n_0\
    );
\rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[24]\,
      I1 => \int_C_YR1C2_reg_n_0_[24]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[24]\,
      O => \rdata[24]_i_5_n_0\
    );
\rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[24]\,
      I1 => \int_C_YR0C1_reg_n_0_[24]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[24]\,
      O => \rdata[24]_i_6_n_0\
    );
\rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[24]\,
      I1 => \int_C_XR2C0_reg_n_0_[24]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[24]\,
      O => \rdata[24]_i_7_n_0\
    );
\rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[24]\,
      I1 => \int_C_XR0C2_reg_n_0_[24]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[24]\,
      O => \rdata[24]_i_8_n_0\
    );
\rdata[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[24]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[24]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[24]_i_9_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[25]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[25]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(25),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[25]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[25]_i_5_n_0\,
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[25]_i_6_n_0\,
      I1 => \rdata[25]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[25]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[25]_i_9_n_0\,
      O => \rdata[25]_i_3_n_0\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(25),
      I1 => \^srl_sig_reg[0][31]\(25),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[25]\,
      O => \rdata[25]_i_4_n_0\
    );
\rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[25]\,
      I1 => \int_C_YR1C2_reg_n_0_[25]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[25]\,
      O => \rdata[25]_i_5_n_0\
    );
\rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[25]\,
      I1 => \int_C_YR0C1_reg_n_0_[25]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[25]\,
      O => \rdata[25]_i_6_n_0\
    );
\rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[25]\,
      I1 => \int_C_XR2C0_reg_n_0_[25]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[25]\,
      O => \rdata[25]_i_7_n_0\
    );
\rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[25]\,
      I1 => \int_C_XR0C2_reg_n_0_[25]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[25]\,
      O => \rdata[25]_i_8_n_0\
    );
\rdata[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[25]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[25]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[25]_i_9_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[26]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[26]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(26),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[26]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[26]_i_5_n_0\,
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[26]_i_6_n_0\,
      I1 => \rdata[26]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[26]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[26]_i_9_n_0\,
      O => \rdata[26]_i_3_n_0\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(26),
      I1 => \^srl_sig_reg[0][31]\(26),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[26]\,
      O => \rdata[26]_i_4_n_0\
    );
\rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[26]\,
      I1 => \int_C_YR1C2_reg_n_0_[26]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[26]\,
      O => \rdata[26]_i_5_n_0\
    );
\rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[26]\,
      I1 => \int_C_YR0C1_reg_n_0_[26]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[26]\,
      O => \rdata[26]_i_6_n_0\
    );
\rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[26]\,
      I1 => \int_C_XR2C0_reg_n_0_[26]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[26]\,
      O => \rdata[26]_i_7_n_0\
    );
\rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[26]\,
      I1 => \int_C_XR0C2_reg_n_0_[26]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[26]\,
      O => \rdata[26]_i_8_n_0\
    );
\rdata[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[26]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[26]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[26]_i_9_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[27]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[27]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(27),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[27]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[27]_i_5_n_0\,
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[27]_i_6_n_0\,
      I1 => \rdata[27]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[27]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[27]_i_9_n_0\,
      O => \rdata[27]_i_3_n_0\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(27),
      I1 => \^srl_sig_reg[0][31]\(27),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[27]\,
      O => \rdata[27]_i_4_n_0\
    );
\rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[27]\,
      I1 => \int_C_YR1C2_reg_n_0_[27]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[27]\,
      O => \rdata[27]_i_5_n_0\
    );
\rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[27]\,
      I1 => \int_C_YR0C1_reg_n_0_[27]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[27]\,
      O => \rdata[27]_i_6_n_0\
    );
\rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[27]\,
      I1 => \int_C_XR2C0_reg_n_0_[27]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[27]\,
      O => \rdata[27]_i_7_n_0\
    );
\rdata[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[27]\,
      I1 => \int_C_XR0C2_reg_n_0_[27]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[27]\,
      O => \rdata[27]_i_8_n_0\
    );
\rdata[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[27]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[27]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[27]_i_9_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[28]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[28]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(28),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[28]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[28]_i_5_n_0\,
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[28]_i_6_n_0\,
      I1 => \rdata[28]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[28]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[28]_i_9_n_0\,
      O => \rdata[28]_i_3_n_0\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(28),
      I1 => \^srl_sig_reg[0][31]\(28),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[28]\,
      O => \rdata[28]_i_4_n_0\
    );
\rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[28]\,
      I1 => \int_C_YR1C2_reg_n_0_[28]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[28]\,
      O => \rdata[28]_i_5_n_0\
    );
\rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[28]\,
      I1 => \int_C_YR0C1_reg_n_0_[28]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[28]\,
      O => \rdata[28]_i_6_n_0\
    );
\rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[28]\,
      I1 => \int_C_XR2C0_reg_n_0_[28]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[28]\,
      O => \rdata[28]_i_7_n_0\
    );
\rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[28]\,
      I1 => \int_C_XR0C2_reg_n_0_[28]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[28]\,
      O => \rdata[28]_i_8_n_0\
    );
\rdata[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[28]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[28]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[28]_i_9_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[29]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[29]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(29),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[29]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[29]_i_5_n_0\,
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[29]_i_6_n_0\,
      I1 => \rdata[29]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[29]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[29]_i_9_n_0\,
      O => \rdata[29]_i_3_n_0\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(29),
      I1 => \^srl_sig_reg[0][31]\(29),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[29]\,
      O => \rdata[29]_i_4_n_0\
    );
\rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[29]\,
      I1 => \int_C_YR1C2_reg_n_0_[29]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[29]\,
      O => \rdata[29]_i_5_n_0\
    );
\rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[29]\,
      I1 => \int_C_YR0C1_reg_n_0_[29]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[29]\,
      O => \rdata[29]_i_6_n_0\
    );
\rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[29]\,
      I1 => \int_C_XR2C0_reg_n_0_[29]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[29]\,
      O => \rdata[29]_i_7_n_0\
    );
\rdata[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[29]\,
      I1 => \int_C_XR0C2_reg_n_0_[29]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[29]\,
      O => \rdata[29]_i_8_n_0\
    );
\rdata[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[29]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[29]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[29]_i_9_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(7),
      I1 => \ap_CS_fsm_reg[0]_2\,
      I2 => s_axi_CONTROL_BUS_ARADDR(2),
      I3 => \rdata[2]_i_3_n_0\,
      I4 => \rdata[2]_i_4_n_0\,
      I5 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_14\(2),
      I1 => \^srl_sig_reg[0][7]_13\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_12\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_11\(2),
      O => \rdata[2]_i_10_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[2]_i_5_n_0\,
      I1 => \rdata[2]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[2]_i_7_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[2]_i_8_n_0\,
      O => \rdata[2]_i_3_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[2]_i_9_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[2]_i_10_n_0\,
      O => \rdata[2]_i_4_n_0\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_10\(2),
      I1 => \^srl_sig_reg[0][7]_9\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_8\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_7\(2),
      O => \rdata[2]_i_5_n_0\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_6\(2),
      I1 => \^srl_sig_reg[0][7]_5\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_4\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_3\(2),
      O => \rdata[2]_i_6_n_0\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_2\(2),
      I1 => \^srl_sig_reg[0][7]_1\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_0\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]\(2),
      O => \rdata[2]_i_7_n_0\
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(2),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(2),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[2]_i_8_n_0\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(2),
      I1 => \^srl_sig_reg[0][31]\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[2]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_15\(2),
      O => \rdata[2]_i_9_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[30]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[30]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(30),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[30]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[30]_i_5_n_0\,
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[30]_i_6_n_0\,
      I1 => \rdata[30]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[30]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[30]_i_9_n_0\,
      O => \rdata[30]_i_3_n_0\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(30),
      I1 => \^srl_sig_reg[0][31]\(30),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[30]\,
      O => \rdata[30]_i_4_n_0\
    );
\rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[30]\,
      I1 => \int_C_YR1C2_reg_n_0_[30]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[30]\,
      O => \rdata[30]_i_5_n_0\
    );
\rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[30]\,
      I1 => \int_C_YR0C1_reg_n_0_[30]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[30]\,
      O => \rdata[30]_i_6_n_0\
    );
\rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[30]\,
      I1 => \int_C_XR2C0_reg_n_0_[30]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[30]\,
      O => \rdata[30]_i_7_n_0\
    );
\rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[30]\,
      I1 => \int_C_XR0C2_reg_n_0_[30]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[30]\,
      O => \rdata[30]_i_8_n_0\
    );
\rdata[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[30]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[30]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[30]_i_9_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(1),
      I1 => ap_rst_n,
      I2 => s_axi_CONTROL_BUS_ARVALID,
      I3 => \^s_axi_control_bus_rvalid\,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[31]\,
      I1 => \int_C_XR2C0_reg_n_0_[31]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[31]\,
      O => \rdata[31]_i_10_n_0\
    );
\rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[31]\,
      I1 => \int_C_XR0C2_reg_n_0_[31]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[31]\,
      O => \rdata[31]_i_11_n_0\
    );
\rdata[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_rows_reg_n_0_[31]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \int_cols_reg_n_0_[31]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[31]_i_12_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_control_bus_rvalid\,
      I1 => s_axi_CONTROL_BUS_ARVALID,
      I2 => ap_rst_n,
      O => \rdata[31]_i_2_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(31),
      I1 => \rdata[31]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[31]_i_7_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => \rdata[31]_i_10_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[31]_i_11_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[31]_i_12_n_0\,
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(31),
      I1 => \^srl_sig_reg[0][31]\(31),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[31]\,
      O => \rdata[31]_i_7_n_0\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[31]\,
      I1 => \int_C_YR1C2_reg_n_0_[31]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[31]\,
      O => \rdata[31]_i_8_n_0\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[31]\,
      I1 => \int_C_YR0C1_reg_n_0_[31]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[31]\,
      O => \rdata[31]_i_9_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(7),
      I1 => \ap_CS_fsm_reg[3]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(2),
      I3 => \rdata[3]_i_3_n_0\,
      I4 => \rdata[3]_i_4_n_0\,
      I5 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_14\(3),
      I1 => \^srl_sig_reg[0][7]_13\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_12\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_11\(3),
      O => \rdata[3]_i_10_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[3]_i_5_n_0\,
      I1 => \rdata[3]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[3]_i_7_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[3]_i_8_n_0\,
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[3]_i_9_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[3]_i_10_n_0\,
      O => \rdata[3]_i_4_n_0\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_10\(3),
      I1 => \^srl_sig_reg[0][7]_9\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_8\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_7\(3),
      O => \rdata[3]_i_5_n_0\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_6\(3),
      I1 => \^srl_sig_reg[0][7]_5\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_4\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_3\(3),
      O => \rdata[3]_i_6_n_0\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_2\(3),
      I1 => \^srl_sig_reg[0][7]_1\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_0\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]\(3),
      O => \rdata[3]_i_7_n_0\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[3]_i_8_n_0\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(3),
      I1 => \^srl_sig_reg[0][31]\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[3]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_15\(3),
      O => \rdata[3]_i_9_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[4]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[4]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[4]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[4]_i_5_n_0\,
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[4]_i_6_n_0\,
      I1 => \rdata[4]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[4]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[4]_i_9_n_0\,
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(4),
      I1 => \^srl_sig_reg[0][31]\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[4]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_15\(4),
      O => \rdata[4]_i_4_n_0\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_14\(4),
      I1 => \^srl_sig_reg[0][7]_13\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_12\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_11\(4),
      O => \rdata[4]_i_5_n_0\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_10\(4),
      I1 => \^srl_sig_reg[0][7]_9\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_8\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_7\(4),
      O => \rdata[4]_i_6_n_0\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_6\(4),
      I1 => \^srl_sig_reg[0][7]_5\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_4\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_3\(4),
      O => \rdata[4]_i_7_n_0\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_2\(4),
      I1 => \^srl_sig_reg[0][7]_1\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_0\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]\(4),
      O => \rdata[4]_i_8_n_0\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(4),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(4),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[4]_i_9_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[5]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[5]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[5]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[5]_i_5_n_0\,
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[5]_i_6_n_0\,
      I1 => \rdata[5]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[5]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[5]_i_9_n_0\,
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(5),
      I1 => \^srl_sig_reg[0][31]\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[5]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_15\(5),
      O => \rdata[5]_i_4_n_0\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_14\(5),
      I1 => \^srl_sig_reg[0][7]_13\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_12\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_11\(5),
      O => \rdata[5]_i_5_n_0\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_10\(5),
      I1 => \^srl_sig_reg[0][7]_9\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_8\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_7\(5),
      O => \rdata[5]_i_6_n_0\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_6\(5),
      I1 => \^srl_sig_reg[0][7]_5\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_4\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_3\(5),
      O => \rdata[5]_i_7_n_0\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_2\(5),
      I1 => \^srl_sig_reg[0][7]_1\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_0\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]\(5),
      O => \rdata[5]_i_8_n_0\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(5),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[5]_i_9_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[6]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[6]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[6]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[6]_i_5_n_0\,
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[6]_i_6_n_0\,
      I1 => \rdata[6]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[6]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[6]_i_9_n_0\,
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(6),
      I1 => \^srl_sig_reg[0][31]\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[6]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_15\(6),
      O => \rdata[6]_i_4_n_0\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_14\(6),
      I1 => \^srl_sig_reg[0][7]_13\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_12\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_11\(6),
      O => \rdata[6]_i_5_n_0\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_10\(6),
      I1 => \^srl_sig_reg[0][7]_9\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_8\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_7\(6),
      O => \rdata[6]_i_6_n_0\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_6\(6),
      I1 => \^srl_sig_reg[0][7]_5\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_4\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_3\(6),
      O => \rdata[6]_i_7_n_0\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_2\(6),
      I1 => \^srl_sig_reg[0][7]_1\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_0\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]\(6),
      O => \rdata[6]_i_8_n_0\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(6),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(6),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[6]_i_9_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata[7]_i_4_n_0\,
      I5 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_14\(7),
      I1 => \^srl_sig_reg[0][7]_13\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_12\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_11\(7),
      O => \rdata[7]_i_10_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => s_axi_CONTROL_BUS_ARADDR(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => int_auto_restart_reg_n_0,
      I5 => s_axi_CONTROL_BUS_ARADDR(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[7]_i_5_n_0\,
      I1 => \rdata[7]_i_6_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[7]_i_7_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[7]_i_8_n_0\,
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[7]_i_9_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[7]_i_10_n_0\,
      O => \rdata[7]_i_4_n_0\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_10\(7),
      I1 => \^srl_sig_reg[0][7]_9\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_8\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_7\(7),
      O => \rdata[7]_i_5_n_0\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_6\(7),
      I1 => \^srl_sig_reg[0][7]_5\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_4\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_3\(7),
      O => \rdata[7]_i_6_n_0\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_2\(7),
      I1 => \^srl_sig_reg[0][7]_1\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^srl_sig_reg[0][7]_0\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]\(7),
      O => \rdata[7]_i_7_n_0\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(7),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(7),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[7]_i_8_n_0\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(7),
      I1 => \^srl_sig_reg[0][31]\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[7]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^srl_sig_reg[0][7]_15\(7),
      O => \rdata[7]_i_9_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[8]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[8]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(8),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[8]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[8]_i_5_n_0\,
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[8]_i_6_n_0\,
      I1 => \rdata[8]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[8]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[8]_i_9_n_0\,
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(8),
      I1 => \^srl_sig_reg[0][31]\(8),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[8]\,
      O => \rdata[8]_i_4_n_0\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[8]\,
      I1 => \int_C_YR1C2_reg_n_0_[8]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[8]\,
      O => \rdata[8]_i_5_n_0\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[8]\,
      I1 => \int_C_YR0C1_reg_n_0_[8]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[8]\,
      O => \rdata[8]_i_6_n_0\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[8]\,
      I1 => \int_C_XR2C0_reg_n_0_[8]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[8]\,
      O => \rdata[8]_i_7_n_0\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[8]\,
      I1 => \int_C_XR0C2_reg_n_0_[8]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[8]\,
      O => \rdata[8]_i_8_n_0\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(8),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(8),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[8]_i_9_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => \rdata[9]_i_2_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata[9]_i_3_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[9]_i_1_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^rdata_reg[0]_0\,
      I1 => \^q\(9),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[9]_i_4_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[9]_i_5_n_0\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[9]_i_6_n_0\,
      I1 => \rdata[9]_i_7_n_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => \rdata[9]_i_8_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata[9]_i_9_n_0\,
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^srl_sig_reg[0][31]_0\(9),
      I1 => \^srl_sig_reg[0][31]\(9),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[9]\,
      O => \rdata[9]_i_4_n_0\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[9]\,
      I1 => \int_C_YR1C2_reg_n_0_[9]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[9]\,
      O => \rdata[9]_i_5_n_0\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[9]\,
      I1 => \int_C_YR0C1_reg_n_0_[9]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[9]\,
      O => \rdata[9]_i_6_n_0\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[9]\,
      I1 => \int_C_XR2C0_reg_n_0_[9]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[9]\,
      O => \rdata[9]_i_7_n_0\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[9]\,
      I1 => \int_C_XR0C2_reg_n_0_[9]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[9]\,
      O => \rdata[9]_i_8_n_0\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(9),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_cols_reg[10]_0\(9),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[9]_i_9_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[0]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(0),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_5_n_0\,
      I1 => \rdata_reg[0]_i_6_n_0\,
      O => \rdata_reg[0]_i_3_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(6)
    );
\rdata_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_9_n_0\,
      I1 => \rdata[0]_i_10_n_0\,
      O => \rdata_reg[0]_i_5_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(5)
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_11_n_0\,
      I1 => \rdata[0]_i_12_n_0\,
      O => \rdata_reg[0]_i_6_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(5)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[1]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(1),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_5_n_0\,
      I1 => \rdata_reg[1]_i_6_n_0\,
      O => \rdata_reg[1]_i_3_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(6)
    );
\rdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_9_n_0\,
      I1 => \rdata[1]_i_10_n_0\,
      O => \rdata_reg[1]_i_5_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(5)
    );
\rdata_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_11_n_0\,
      I1 => \rdata[1]_i_12_n_0\,
      O => \rdata_reg[1]_i_6_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(5)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[4]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[5]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[6]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[7]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[9]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\rstate[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_RREADY,
      I1 => \^s_axi_control_bus_rvalid\,
      I2 => s_axi_CONTROL_BUS_ARVALID,
      O => \rstate[0]_i_2_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_2_n_0\,
      Q => \^s_axi_control_bus_rvalid\,
      R => \^ap_rst_n_inv\
    );
s_axi_CONTROL_BUS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^s_axi_control_bus_rvalid\,
      O => s_axi_CONTROL_BUS_ARREADY
    );
s_axi_CONTROL_BUS_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => ap_rst_n,
      O => s_axi_CONTROL_BUS_AWREADY
    );
s_axi_CONTROL_BUS_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CONTROL_BUS_BVALID
    );
s_axi_CONTROL_BUS_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_CONTROL_BUS_WREADY
    );
\tmp_34_i_i_i_reg_1294[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(2),
      I1 => \row_i_i_i_reg_380_reg[11]\(2),
      I2 => \row_i_i_i_reg_380_reg[11]\(3),
      I3 => \^int_rows_reg[10]_0\(3),
      O => \tmp_34_i_i_i_reg_1294[0]_i_10_n_0\
    );
\tmp_34_i_i_i_reg_1294[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(0),
      I1 => \row_i_i_i_reg_380_reg[11]\(0),
      I2 => \row_i_i_i_reg_380_reg[11]\(1),
      I3 => \^int_rows_reg[10]_0\(1),
      O => \tmp_34_i_i_i_reg_1294[0]_i_11_n_0\
    );
\tmp_34_i_i_i_reg_1294[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(1),
      I1 => \row_i_i_i_reg_380_reg[11]\(1),
      I2 => \row_i_i_i_reg_380_reg[11]\(0),
      I3 => \^int_rows_reg[10]_0\(0),
      O => \tmp_34_i_i_i_reg_1294[0]_i_15_n_0\
    );
\tmp_34_i_i_i_reg_1294[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(8),
      I1 => \row_i_i_i_reg_380_reg[11]\(8),
      I2 => \row_i_i_i_reg_380_reg[11]\(9),
      I3 => \^int_rows_reg[10]_0\(9),
      O => DI(0)
    );
\tmp_34_i_i_i_reg_1294[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(6),
      I1 => \row_i_i_i_reg_380_reg[11]\(6),
      I2 => \row_i_i_i_reg_380_reg[11]\(7),
      I3 => \^int_rows_reg[10]_0\(7),
      O => \tmp_34_i_i_i_reg_1294[0]_i_8_n_0\
    );
\tmp_34_i_i_i_reg_1294[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(4),
      I1 => \row_i_i_i_reg_380_reg[11]\(4),
      I2 => \row_i_i_i_reg_380_reg[11]\(5),
      I3 => \^int_rows_reg[10]_0\(5),
      O => \tmp_34_i_i_i_reg_1294[0]_i_9_n_0\
    );
\tmp_34_i_i_i_reg_1294_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_1\,
      CO(1) => \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_2\,
      CO(0) => \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_34_i_i_i_reg_1294[0]_i_8_n_0\,
      DI(2) => \tmp_34_i_i_i_reg_1294[0]_i_9_n_0\,
      DI(1) => \tmp_34_i_i_i_reg_1294[0]_i_10_n_0\,
      DI(0) => \tmp_34_i_i_i_reg_1294[0]_i_11_n_0\,
      O(3 downto 0) => \NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \row_i_i_i_reg_380_reg[7]\(2 downto 0),
      S(0) => \tmp_34_i_i_i_reg_1294[0]_i_15_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(10),
      I1 => \row_i_i_i_reg_380_reg[11]\(10),
      O => \tmp_37_i_i_i_reg_1309[0]_i_10_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(9),
      I1 => \^int_rows_reg[10]_0\(7),
      I2 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I3 => \^int_rows_reg[10]_0\(6),
      I4 => \^int_rows_reg[10]_0\(8),
      I5 => \row_i_i_i_reg_380_reg[11]\(9),
      O => \tmp_37_i_i_i_reg_1309[0]_i_11_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(8),
      I1 => \^int_rows_reg[10]_0\(6),
      I2 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I3 => \^int_rows_reg[10]_0\(7),
      I4 => \row_i_i_i_reg_380_reg[11]\(8),
      O => \tmp_37_i_i_i_reg_1309[0]_i_12_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(6),
      I1 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I2 => \^int_rows_reg[10]_0\(7),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(7)
    );
\tmp_37_i_i_i_reg_1309[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I1 => \^int_rows_reg[10]_0\(6),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(6)
    );
\tmp_37_i_i_i_reg_1309[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(4),
      I1 => \^int_rows_reg[10]_0\(2),
      I2 => \^int_rows_reg[10]_0\(0),
      I3 => \^int_rows_reg[10]_0\(1),
      I4 => \^int_rows_reg[10]_0\(3),
      I5 => \^int_rows_reg[10]_0\(5),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(5)
    );
\tmp_37_i_i_i_reg_1309[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(3),
      I1 => \^int_rows_reg[10]_0\(1),
      I2 => \^int_rows_reg[10]_0\(0),
      I3 => \^int_rows_reg[10]_0\(2),
      I4 => \^int_rows_reg[10]_0\(4),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(4)
    );
\tmp_37_i_i_i_reg_1309[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(7),
      I1 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I2 => \^int_rows_reg[10]_0\(6),
      I3 => \row_i_i_i_reg_380_reg[11]\(7),
      O => \tmp_37_i_i_i_reg_1309[0]_i_18_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(6),
      I1 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I2 => \row_i_i_i_reg_380_reg[11]\(6),
      O => \tmp_37_i_i_i_reg_1309[0]_i_19_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(5),
      I1 => \row_i_i_i_reg_380_reg[11]\(5),
      O => \tmp_37_i_i_i_reg_1309[0]_i_20_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(4),
      I1 => \^int_rows_reg[10]_0\(2),
      I2 => \^int_rows_reg[10]_0\(0),
      I3 => \^int_rows_reg[10]_0\(1),
      I4 => \^int_rows_reg[10]_0\(3),
      I5 => \row_i_i_i_reg_380_reg[11]\(4),
      O => \tmp_37_i_i_i_reg_1309[0]_i_21_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(4),
      I1 => \^int_rows_reg[10]_0\(2),
      I2 => \^int_rows_reg[10]_0\(0),
      I3 => \^int_rows_reg[10]_0\(1),
      I4 => \^int_rows_reg[10]_0\(3),
      I5 => \^int_rows_reg[10]_0\(5),
      O => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(8),
      I1 => \^int_rows_reg[10]_0\(6),
      I2 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I3 => \^int_rows_reg[10]_0\(7),
      I4 => \^int_rows_reg[10]_0\(9),
      O => \tmp_37_i_i_i_reg_1309[0]_i_23_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(2),
      I1 => \^int_rows_reg[10]_0\(0),
      I2 => \^int_rows_reg[10]_0\(1),
      I3 => \^int_rows_reg[10]_0\(3),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(3)
    );
\tmp_37_i_i_i_reg_1309[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(1),
      I1 => \^int_rows_reg[10]_0\(0),
      I2 => \^int_rows_reg[10]_0\(2),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(2)
    );
\tmp_37_i_i_i_reg_1309[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(0),
      I1 => \^int_rows_reg[10]_0\(1),
      O => \tmp_37_i_i_i_reg_1309[0]_i_26_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(0),
      O => \sobel_filter_core_U0/tmp_6_i_fu_445_p2\(0)
    );
\tmp_37_i_i_i_reg_1309[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(3),
      I1 => \^int_rows_reg[10]_0\(1),
      I2 => \^int_rows_reg[10]_0\(0),
      I3 => \^int_rows_reg[10]_0\(2),
      I4 => \row_i_i_i_reg_380_reg[11]\(3),
      O => \tmp_37_i_i_i_reg_1309[0]_i_28_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(2),
      I1 => \^int_rows_reg[10]_0\(0),
      I2 => \^int_rows_reg[10]_0\(1),
      I3 => \row_i_i_i_reg_380_reg[11]\(2),
      O => \tmp_37_i_i_i_reg_1309[0]_i_29_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \row_i_i_i_reg_380_reg[11]\(1),
      I1 => \^int_rows_reg[10]_0\(0),
      I2 => \^int_rows_reg[10]_0\(1),
      O => \tmp_37_i_i_i_reg_1309[0]_i_30_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(0),
      I1 => \row_i_i_i_reg_380_reg[11]\(0),
      O => \tmp_37_i_i_i_reg_1309[0]_i_31_n_0\
    );
\tmp_37_i_i_i_reg_1309[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(9),
      I1 => \^int_rows_reg[10]_0\(7),
      I2 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I3 => \^int_rows_reg[10]_0\(6),
      I4 => \^int_rows_reg[10]_0\(8),
      I5 => \^int_rows_reg[10]_0\(10),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(10)
    );
\tmp_37_i_i_i_reg_1309[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(8),
      I1 => \^int_rows_reg[10]_0\(6),
      I2 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I3 => \^int_rows_reg[10]_0\(7),
      I4 => \^int_rows_reg[10]_0\(9),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(9)
    );
\tmp_37_i_i_i_reg_1309[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^int_rows_reg[10]_0\(7),
      I1 => \tmp_37_i_i_i_reg_1309[0]_i_22_n_0\,
      I2 => \^int_rows_reg[10]_0\(6),
      I3 => \^int_rows_reg[10]_0\(8),
      O => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(8)
    );
\tmp_37_i_i_i_reg_1309[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \row_i_i_i_reg_380_reg[11]\(11),
      I1 => \^int_rows_reg[10]_0\(10),
      I2 => \tmp_37_i_i_i_reg_1309[0]_i_23_n_0\,
      O => \tmp_37_i_i_i_reg_1309[0]_i_9_n_0\
    );
\tmp_37_i_i_i_reg_1309_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_0\,
      CO(2) => \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_1\,
      CO(1) => \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_2\,
      CO(0) => \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(3 downto 2),
      DI(1) => \tmp_37_i_i_i_reg_1309[0]_i_26_n_0\,
      DI(0) => \sobel_filter_core_U0/tmp_6_i_fu_445_p2\(0),
      O(3 downto 0) => \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_i_i_i_reg_1309[0]_i_28_n_0\,
      S(2) => \tmp_37_i_i_i_reg_1309[0]_i_29_n_0\,
      S(1) => \tmp_37_i_i_i_reg_1309[0]_i_30_n_0\,
      S(0) => \tmp_37_i_i_i_reg_1309[0]_i_31_n_0\
    );
\tmp_37_i_i_i_reg_1309_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_0\,
      CO(3 downto 1) => \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_37_i_i_i_reg_1309_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_37_i_i_i_reg_1309_reg[0]\(0),
      O(0) => \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \row_i_i_i_reg_380_reg[11]_0\(0)
    );
\tmp_37_i_i_i_reg_1309_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_0\,
      CO(3) => \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_0\,
      CO(2) => \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_1\,
      CO(1) => \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_2\,
      CO(0) => \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \row_i_i_i_reg_380_reg[11]\(11),
      DI(2 downto 0) => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(10 downto 8),
      O(3 downto 0) => \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_i_i_i_reg_1309[0]_i_9_n_0\,
      S(2) => \tmp_37_i_i_i_reg_1309[0]_i_10_n_0\,
      S(1) => \tmp_37_i_i_i_reg_1309[0]_i_11_n_0\,
      S(0) => \tmp_37_i_i_i_reg_1309[0]_i_12_n_0\
    );
\tmp_37_i_i_i_reg_1309_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_0\,
      CO(3) => \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_0\,
      CO(2) => \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_1\,
      CO(1) => \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_2\,
      CO(0) => \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2\(7 downto 4),
      O(3 downto 0) => \NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_i_i_i_reg_1309[0]_i_18_n_0\,
      S(2) => \tmp_37_i_i_i_reg_1309[0]_i_19_n_0\,
      S(1) => \tmp_37_i_i_i_reg_1309[0]_i_20_n_0\,
      S(0) => \tmp_37_i_i_i_reg_1309[0]_i_21_n_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(9),
      I1 => \^int_cols_reg[10]_0\(7),
      I2 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I3 => \^int_cols_reg[10]_0\(6),
      I4 => \^int_cols_reg[10]_0\(8),
      I5 => ADDRBWRADDR(5),
      O => \tmp_45_i_i_i_reg_1350[0]_i_10_n_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(8),
      I1 => \^int_cols_reg[10]_0\(6),
      I2 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I3 => \^int_cols_reg[10]_0\(7),
      I4 => ADDRBWRADDR(4),
      O => \tmp_45_i_i_i_reg_1350[0]_i_11_n_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(6),
      I1 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I2 => \^int_cols_reg[10]_0\(7),
      O => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(7)
    );
\tmp_45_i_i_i_reg_1350[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I1 => \^int_cols_reg[10]_0\(6),
      O => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(6)
    );
\tmp_45_i_i_i_reg_1350[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(4),
      I1 => \^int_cols_reg[10]_0\(2),
      I2 => \^int_cols_reg[10]_0\(0),
      I3 => \^int_cols_reg[10]_0\(1),
      I4 => \^int_cols_reg[10]_0\(3),
      I5 => \^int_cols_reg[10]_0\(5),
      O => \^tmp_45_i_i_i_reg_1350_reg[0]\(0)
    );
\tmp_45_i_i_i_reg_1350[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(3),
      I1 => \^int_cols_reg[10]_0\(1),
      I2 => \^int_cols_reg[10]_0\(0),
      I3 => \^int_cols_reg[10]_0\(2),
      I4 => \^int_cols_reg[10]_0\(4),
      O => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(4)
    );
\tmp_45_i_i_i_reg_1350[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9565656A956"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(7),
      I1 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I2 => \^int_cols_reg[10]_0\(6),
      I3 => col_reg_1318_reg(1),
      I4 => \ap_CS_fsm_reg[2]\,
      I5 => \col_assign_i_reg_391_reg[7]\(1),
      O => \tmp_45_i_i_i_reg_1350[0]_i_17_n_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(4),
      I1 => \^int_cols_reg[10]_0\(2),
      I2 => \^int_cols_reg[10]_0\(0),
      I3 => \^int_cols_reg[10]_0\(1),
      I4 => \^int_cols_reg[10]_0\(3),
      I5 => ADDRBWRADDR(1),
      O => \tmp_45_i_i_i_reg_1350[0]_i_20_n_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(4),
      I1 => \^int_cols_reg[10]_0\(2),
      I2 => \^int_cols_reg[10]_0\(0),
      I3 => \^int_cols_reg[10]_0\(1),
      I4 => \^int_cols_reg[10]_0\(3),
      I5 => \^int_cols_reg[10]_0\(5),
      O => \^tmp_45_i_i_i_reg_1350_reg[0]_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(8),
      I1 => \^int_cols_reg[10]_0\(6),
      I2 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I3 => \^int_cols_reg[10]_0\(7),
      I4 => \^int_cols_reg[10]_0\(9),
      O => \tmp_45_i_i_i_reg_1350_reg[0]_1\
    );
\tmp_45_i_i_i_reg_1350[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(2),
      I1 => \^int_cols_reg[10]_0\(0),
      I2 => \^int_cols_reg[10]_0\(1),
      I3 => \^int_cols_reg[10]_0\(3),
      O => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(3)
    );
\tmp_45_i_i_i_reg_1350[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(1),
      I1 => \^int_cols_reg[10]_0\(0),
      I2 => \^int_cols_reg[10]_0\(2),
      O => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(2)
    );
\tmp_45_i_i_i_reg_1350[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(0),
      I1 => \^int_cols_reg[10]_0\(1),
      O => \tmp_45_i_i_i_reg_1350[0]_i_25_n_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(0),
      O => \sobel_filter_core_U0/tmp_3_i_fu_439_p2\(0)
    );
\tmp_45_i_i_i_reg_1350[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(3),
      I1 => \^int_cols_reg[10]_0\(1),
      I2 => \^int_cols_reg[10]_0\(0),
      I3 => \^int_cols_reg[10]_0\(2),
      I4 => ADDRBWRADDR(0),
      O => \tmp_45_i_i_i_reg_1350[0]_i_27_n_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9565656A956"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(2),
      I1 => \^int_cols_reg[10]_0\(0),
      I2 => \^int_cols_reg[10]_0\(1),
      I3 => col_reg_1318_reg(0),
      I4 => \ap_CS_fsm_reg[2]\,
      I5 => \col_assign_i_reg_391_reg[7]\(0),
      O => \tmp_45_i_i_i_reg_1350[0]_i_28_n_0\
    );
\tmp_45_i_i_i_reg_1350[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(9),
      I1 => \^int_cols_reg[10]_0\(7),
      I2 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I3 => \^int_cols_reg[10]_0\(6),
      I4 => \^int_cols_reg[10]_0\(8),
      I5 => \^int_cols_reg[10]_0\(10),
      O => \^tmp_45_i_i_i_reg_1350_reg[0]\(1)
    );
\tmp_45_i_i_i_reg_1350[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(8),
      I1 => \^int_cols_reg[10]_0\(6),
      I2 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I3 => \^int_cols_reg[10]_0\(7),
      I4 => \^int_cols_reg[10]_0\(9),
      O => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(9)
    );
\tmp_45_i_i_i_reg_1350[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^int_cols_reg[10]_0\(7),
      I1 => \^tmp_45_i_i_i_reg_1350_reg[0]_0\,
      I2 => \^int_cols_reg[10]_0\(6),
      I3 => \^int_cols_reg[10]_0\(8),
      O => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(8)
    );
\tmp_45_i_i_i_reg_1350_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_0\,
      CO(3 downto 1) => \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_45_i_i_i_reg_1350_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \col_reg_1318_reg[11]_0\(0)
    );
\tmp_45_i_i_i_reg_1350_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_0\,
      CO(2) => \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_1\,
      CO(1) => \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_2\,
      CO(0) => \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(3 downto 2),
      DI(1) => \tmp_45_i_i_i_reg_1350[0]_i_25_n_0\,
      DI(0) => \sobel_filter_core_U0/tmp_3_i_fu_439_p2\(0),
      O(3 downto 0) => \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_45_i_i_i_reg_1350[0]_i_27_n_0\,
      S(2) => \tmp_45_i_i_i_reg_1350[0]_i_28_n_0\,
      S(1 downto 0) => \col_assign_i_reg_391_reg[1]\(1 downto 0)
    );
\tmp_45_i_i_i_reg_1350_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_0\,
      CO(3) => \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_0\,
      CO(2) => \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_1\,
      CO(1) => \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_2\,
      CO(0) => \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \col_assign_i_reg_391_reg[11]\(0),
      DI(2) => \^tmp_45_i_i_i_reg_1350_reg[0]\(1),
      DI(1 downto 0) => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(9 downto 8),
      O(3 downto 0) => \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \col_reg_1318_reg[11]\(1 downto 0),
      S(1) => \tmp_45_i_i_i_reg_1350[0]_i_10_n_0\,
      S(0) => \tmp_45_i_i_i_reg_1350[0]_i_11_n_0\
    );
\tmp_45_i_i_i_reg_1350_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_0\,
      CO(3) => \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_0\,
      CO(2) => \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_1\,
      CO(1) => \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_2\,
      CO(0) => \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(7 downto 6),
      DI(1) => \^tmp_45_i_i_i_reg_1350_reg[0]\(0),
      DI(0) => \sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2\(4),
      O(3 downto 0) => \NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_45_i_i_i_reg_1350[0]_i_17_n_0\,
      S(2 downto 1) => \int_cols_reg[6]_0\(1 downto 0),
      S(0) => \tmp_45_i_i_i_reg_1350[0]_i_20_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_CONTROL_BUS_AWVALID,
      I2 => wstate(0),
      I3 => ap_rst_n,
      O => \waddr[7]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CONTROL_BUS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CONTROL_BUS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CONTROL_BUS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CONTROL_BUS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CONTROL_BUS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CONTROL_BUS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CONTROL_BUS_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CONTROL_BUS_AWADDR(7),
      Q => \waddr_reg_n_0_[7]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_AWVALID,
      I1 => wstate(0),
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => wstate(1),
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3044"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_BREADY,
      I1 => wstate(1),
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => wstate(0),
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      R => \^ap_rst_n_inv\
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      R => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRibs_shiftReg is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    C_XR0C0_channel_full_n : in STD_LOGIC;
    c_invert_channel_full_n : in STD_LOGIC;
    C_XR0C1_channel_full_n : in STD_LOGIC;
    C_XR0C2_channel_full_n : in STD_LOGIC;
    C_XR1C1_channel_full_n : in STD_LOGIC;
    C_XR1C0_channel_full_n : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRibs_shiftReg : entity is "image_filter_C_XRibs_shiftReg";
end system_image_filter_0_1_image_filter_C_XRibs_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRibs_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => C_XR0C0_channel_full_n,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => C_XR0C0_channel_full_n,
      I1 => c_invert_channel_full_n,
      I2 => C_XR0C1_channel_full_n,
      I3 => C_XR0C2_channel_full_n,
      I4 => C_XR1C1_channel_full_n,
      I5 => C_XR1C0_channel_full_n,
      O => \ap_CS_fsm_reg[0]\
    );
tmp_37_0_i_i_i_i_reg_1399_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp_37_0_i_i_i_i_reg_1399_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp_37_0_i_i_i_i_reg_1399_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp_37_0_i_i_i_i_reg_1399_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp_37_0_i_i_i_i_reg_1399_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp_37_0_i_i_i_i_reg_1399_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp_37_0_i_i_i_i_reg_1399_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp_37_0_i_i_i_i_reg_1399_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRjbC_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRjbC_shiftReg : entity is "image_filter_C_XRjbC_shiftReg";
end system_image_filter_0_1_image_filter_C_XRjbC_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRjbC_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp5_i_reg_1440_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp5_i_reg_1440_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp5_i_reg_1440_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp5_i_reg_1440_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp5_i_reg_1440_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp5_i_reg_1440_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp5_i_reg_1440_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp5_i_reg_1440_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRkbM_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRkbM_shiftReg : entity is "image_filter_C_XRkbM_shiftReg";
end system_image_filter_0_1_image_filter_C_XRkbM_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRkbM_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
p_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRlbW_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRlbW_shiftReg : entity is "image_filter_C_XRlbW_shiftReg";
end system_image_filter_0_1_image_filter_C_XRlbW_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRlbW_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp7_i_reg_1445_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp7_i_reg_1445_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp7_i_reg_1445_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp7_i_reg_1445_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp7_i_reg_1445_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp7_i_reg_1445_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp7_i_reg_1445_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp7_i_reg_1445_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRmb6_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRmb6_shiftReg : entity is "image_filter_C_XRmb6_shiftReg";
end system_image_filter_0_1_image_filter_C_XRmb6_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRmb6_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRncg_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRncg_shiftReg : entity is "image_filter_C_XRncg_shiftReg";
end system_image_filter_0_1_image_filter_C_XRncg_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRncg_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
\p_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
\p_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
\p_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
\p_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
\p_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
\p_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
\p_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRocq_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRocq_shiftReg : entity is "image_filter_C_XRocq_shiftReg";
end system_image_filter_0_1_image_filter_C_XRocq_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRocq_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
\p_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
\p_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
\p_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
\p_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
\p_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
\p_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
\p_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRpcA_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRpcA_shiftReg : entity is "image_filter_C_XRpcA_shiftReg";
end system_image_filter_0_1_image_filter_C_XRpcA_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRpcA_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRqcK_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRqcK_shiftReg : entity is "image_filter_C_XRqcK_shiftReg";
end system_image_filter_0_1_image_filter_C_XRqcK_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRqcK_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRrcU_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRrcU_shiftReg : entity is "image_filter_C_YRrcU_shiftReg";
end system_image_filter_0_1_image_filter_C_YRrcU_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRrcU_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp_39_0_i_i_i_i_reg_1404_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp_39_0_i_i_i_i_reg_1404_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp_39_0_i_i_i_i_reg_1404_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp_39_0_i_i_i_i_reg_1404_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp_39_0_i_i_i_i_reg_1404_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp_39_0_i_i_i_i_reg_1404_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp_39_0_i_i_i_i_reg_1404_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp_39_0_i_i_i_i_reg_1404_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRsc4_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRsc4_shiftReg : entity is "image_filter_C_YRsc4_shiftReg";
end system_image_filter_0_1_image_filter_C_YRsc4_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRsc4_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp12_i_reg_1455_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp12_i_reg_1455_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp12_i_reg_1455_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp12_i_reg_1455_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp12_i_reg_1455_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp12_i_reg_1455_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp12_i_reg_1455_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp12_i_reg_1455_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRtde_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRtde_shiftReg : entity is "image_filter_C_YRtde_shiftReg";
end system_image_filter_0_1_image_filter_C_YRtde_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRtde_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
\p_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
\p_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
\p_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
\p_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
\p_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
\p_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
\p_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRudo_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    C_YR1C0_channel_full_n : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRudo_shiftReg : entity is "image_filter_C_YRudo_shiftReg";
end system_image_filter_0_1_image_filter_C_YRudo_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRudo_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => C_YR1C0_channel_full_n,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp14_i_reg_1460_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp14_i_reg_1460_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp14_i_reg_1460_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp14_i_reg_1460_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp14_i_reg_1460_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp14_i_reg_1460_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp14_i_reg_1460_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp14_i_reg_1460_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRvdy_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRvdy_shiftReg : entity is "image_filter_C_YRvdy_shiftReg";
end system_image_filter_0_1_image_filter_C_YRvdy_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRvdy_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRwdI_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRwdI_shiftReg : entity is "image_filter_C_YRwdI_shiftReg";
end system_image_filter_0_1_image_filter_C_YRwdI_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRwdI_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
\p_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
\p_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
\p_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
\p_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
\p_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
\p_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
\p_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRxdS_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRxdS_shiftReg : entity is "image_filter_C_YRxdS_shiftReg";
end system_image_filter_0_1_image_filter_C_YRxdS_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRxdS_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
\p_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
\p_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
\p_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
\p_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
\p_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
\p_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
\p_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRyd2_shiftReg is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    C_YR2C1_channel_full_n : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRyd2_shiftReg : entity is "image_filter_C_YRyd2_shiftReg";
end system_image_filter_0_1_image_filter_C_YRyd2_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRyd2_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => C_YR2C1_channel_full_n,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(7)
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(6)
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(5)
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(4)
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(3)
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(2)
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(1)
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_c_hizec_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_c_hizec_shiftReg : entity is "image_filter_c_hizec_shiftReg";
end system_image_filter_0_1_image_filter_c_hizec_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_c_hizec_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\c_high_thresh_channe_1_reg_1155[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\c_high_thresh_channe_1_reg_1155[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(11)
    );
\c_high_thresh_channe_1_reg_1155[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(12)
    );
\c_high_thresh_channe_1_reg_1155[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(13)
    );
\c_high_thresh_channe_1_reg_1155[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(14)
    );
\c_high_thresh_channe_1_reg_1155[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(15)
    );
\c_high_thresh_channe_1_reg_1155[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(16)
    );
\c_high_thresh_channe_1_reg_1155[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(17)
    );
\c_high_thresh_channe_1_reg_1155[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(18)
    );
\c_high_thresh_channe_1_reg_1155[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(19)
    );
\c_high_thresh_channe_1_reg_1155[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\c_high_thresh_channe_1_reg_1155[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(20)
    );
\c_high_thresh_channe_1_reg_1155[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(21)
    );
\c_high_thresh_channe_1_reg_1155[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(22)
    );
\c_high_thresh_channe_1_reg_1155[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(23)
    );
\c_high_thresh_channe_1_reg_1155[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(24)
    );
\c_high_thresh_channe_1_reg_1155[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(25)
    );
\c_high_thresh_channe_1_reg_1155[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(26)
    );
\c_high_thresh_channe_1_reg_1155[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(27)
    );
\c_high_thresh_channe_1_reg_1155[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(28)
    );
\c_high_thresh_channe_1_reg_1155[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(29)
    );
\c_high_thresh_channe_1_reg_1155[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\c_high_thresh_channe_1_reg_1155[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(30)
    );
\c_high_thresh_channe_1_reg_1155[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(31)
    );
\c_high_thresh_channe_1_reg_1155[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\c_high_thresh_channe_1_reg_1155[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\c_high_thresh_channe_1_reg_1155[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\c_high_thresh_channe_1_reg_1155[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\c_high_thresh_channe_1_reg_1155[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\c_high_thresh_channe_1_reg_1155[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\c_high_thresh_channe_1_reg_1155[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_c_inBew_shiftReg is
  port (
    \tmp_30_i_i_i_i_reg_1280_reg[0]\ : out STD_LOGIC;
    \tmp_30_i_i_i_i_reg_1280_reg[0]_0\ : out STD_LOGIC;
    shiftReg_addr : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_c_inBew_shiftReg : entity is "image_filter_c_inBew_shiftReg";
end system_image_filter_0_1_image_filter_c_inBew_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_c_inBew_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_9_n_0\ : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_10_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_11_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[1]_1\(0),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_12_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_13_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050035300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[1]_1\(10),
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => \tmp_30_i_i_i_i_reg_1280[0]_i_19_n_0\,
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_14_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050035300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[1]_1\(14),
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => \tmp_30_i_i_i_i_reg_1280[0]_i_20_n_0\,
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_15_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_17_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => \SRL_SIG_reg[1]_1\(27),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(26),
      I5 => \SRL_SIG_reg[1]_1\(26),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_18_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \SRL_SIG_reg[1]_1\(8),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(9),
      I5 => \SRL_SIG_reg[1]_1\(9),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_19_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_30_i_i_i_i_reg_1280[0]_i_4_n_0\,
      I1 => \tmp_30_i_i_i_i_reg_1280[0]_i_5_n_0\,
      I2 => \tmp_30_i_i_i_i_reg_1280[0]_i_6_n_0\,
      I3 => \tmp_30_i_i_i_i_reg_1280[0]_i_7_n_0\,
      I4 => \tmp_30_i_i_i_i_reg_1280[0]_i_8_n_0\,
      I5 => \tmp_30_i_i_i_i_reg_1280[0]_i_9_n_0\,
      O => \tmp_30_i_i_i_i_reg_1280_reg[0]\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_20_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tmp_30_i_i_i_i_reg_1280[0]_i_10_n_0\,
      I1 => \tmp_30_i_i_i_i_reg_1280[0]_i_11_n_0\,
      I2 => \tmp_30_i_i_i_i_reg_1280[0]_i_12_n_0\,
      I3 => \tmp_30_i_i_i_i_reg_1280[0]_i_13_n_0\,
      I4 => \tmp_30_i_i_i_i_reg_1280[0]_i_14_n_0\,
      I5 => \tmp_30_i_i_i_i_reg_1280[0]_i_15_n_0\,
      O => \tmp_30_i_i_i_i_reg_1280_reg[0]_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \SRL_SIG_reg[1]_1\(21),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => \SRL_SIG_reg[1]_1\(20),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_4_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \SRL_SIG_reg[1]_1\(23),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => \SRL_SIG_reg[1]_1\(22),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_5_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \SRL_SIG_reg[1]_1\(17),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => \SRL_SIG_reg[1]_1\(16),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_6_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \SRL_SIG_reg[1]_1\(19),
      I2 => \mOutPtr_reg[1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => \SRL_SIG_reg[1]_1\(18),
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_7_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFFCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[1]_1\(29),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \tmp_30_i_i_i_i_reg_1280[0]_i_17_n_0\,
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_8_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFFCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[1]_1\(25),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \tmp_30_i_i_i_i_reg_1280[0]_i_18_n_0\,
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_c_loAem_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_c_loAem_shiftReg : entity is "image_filter_c_loAem_shiftReg";
end system_image_filter_0_1_image_filter_c_loAem_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_c_loAem_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\c_low_thresh_channel_reg_1160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\c_low_thresh_channel_reg_1160[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\c_low_thresh_channel_reg_1160[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(11)
    );
\c_low_thresh_channel_reg_1160[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(12)
    );
\c_low_thresh_channel_reg_1160[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(13)
    );
\c_low_thresh_channel_reg_1160[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(14)
    );
\c_low_thresh_channel_reg_1160[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(15)
    );
\c_low_thresh_channel_reg_1160[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(16)
    );
\c_low_thresh_channel_reg_1160[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(17)
    );
\c_low_thresh_channel_reg_1160[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(18)
    );
\c_low_thresh_channel_reg_1160[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(19)
    );
\c_low_thresh_channel_reg_1160[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\c_low_thresh_channel_reg_1160[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(20)
    );
\c_low_thresh_channel_reg_1160[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(21)
    );
\c_low_thresh_channel_reg_1160[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(22)
    );
\c_low_thresh_channel_reg_1160[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(23)
    );
\c_low_thresh_channel_reg_1160[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(24)
    );
\c_low_thresh_channel_reg_1160[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(25)
    );
\c_low_thresh_channel_reg_1160[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(26)
    );
\c_low_thresh_channel_reg_1160[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(27)
    );
\c_low_thresh_channel_reg_1160[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(28)
    );
\c_low_thresh_channel_reg_1160[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(29)
    );
\c_low_thresh_channel_reg_1160[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\c_low_thresh_channel_reg_1160[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(30)
    );
\c_low_thresh_channel_reg_1160[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(31)
    );
\c_low_thresh_channel_reg_1160[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\c_low_thresh_channel_reg_1160[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\c_low_thresh_channel_reg_1160[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\c_low_thresh_channel_reg_1160[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\c_low_thresh_channel_reg_1160[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\c_low_thresh_channel_reg_1160[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\c_low_thresh_channel_reg_1160[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_img_CeG_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_reg_1299_reg[0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_0\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_1\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_2\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_3\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_4\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_5\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_6\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_img_CeG_shiftReg : entity is "image_filter_img_CeG_shiftReg";
end system_image_filter_0_1_image_filter_img_CeG_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_img_CeG_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \tmp_27_i_i_i_i_reg_1490_reg[0]_6\,
      Q => \SRL_SIG_reg[0]_0\(0),
      R => \icmp_reg_1299_reg[0]\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \tmp_27_i_i_i_i_reg_1490_reg[0]_5\,
      Q => \SRL_SIG_reg[0]_0\(1),
      R => \icmp_reg_1299_reg[0]\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \tmp_27_i_i_i_i_reg_1490_reg[0]_4\,
      Q => \SRL_SIG_reg[0]_0\(2),
      R => \icmp_reg_1299_reg[0]\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \tmp_27_i_i_i_i_reg_1490_reg[0]_3\,
      Q => \SRL_SIG_reg[0]_0\(3),
      R => \icmp_reg_1299_reg[0]\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \tmp_27_i_i_i_i_reg_1490_reg[0]_2\,
      Q => \SRL_SIG_reg[0]_0\(4),
      R => \icmp_reg_1299_reg[0]\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \tmp_27_i_i_i_i_reg_1490_reg[0]_1\,
      Q => \SRL_SIG_reg[0]_0\(5),
      R => \icmp_reg_1299_reg[0]\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \tmp_27_i_i_i_i_reg_1490_reg[0]_0\,
      Q => \SRL_SIG_reg[0]_0\(6),
      R => \icmp_reg_1299_reg[0]\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \tmp_27_i_i_i_i_reg_1490_reg[0]\,
      Q => \SRL_SIG_reg[0]_0\(7),
      R => \icmp_reg_1299_reg[0]\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\video_out_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\video_out_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\video_out_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\video_out_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\video_out_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\video_out_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\video_out_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\video_out_V_data_V_1_payload_A[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_img_DeQ is
  port (
    img_1_data_stream_1_full_n : out STD_LOGIC;
    img_1_data_stream_1_empty_n : out STD_LOGIC;
    Mat2AXIvideo_U0_img_1_data_stream_1_read : in STD_LOGIC;
    sobel_filter_core_U0_dst_data_stream_1_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_img_DeQ : entity is "image_filter_img_DeQ";
end system_image_filter_0_1_image_filter_img_DeQ;

architecture STRUCTURE of system_image_filter_0_1_image_filter_img_DeQ is
  signal \^img_1_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^img_1_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__22_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_1_data_stream_1_empty_n <= \^img_1_data_stream_1_empty_n\;
  img_1_data_stream_1_full_n <= \^img_1_data_stream_1_full_n\;
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_1_data_stream_1_empty_n\,
      I2 => \^img_1_data_stream_1_full_n\,
      I3 => sobel_filter_core_U0_dst_data_stream_1_V_write,
      I4 => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__22_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_0\,
      Q => \^img_1_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      I3 => sobel_filter_core_U0_dst_data_stream_1_V_write,
      I4 => \^img_1_data_stream_1_full_n\,
      I5 => \^img_1_data_stream_1_empty_n\,
      O => \internal_full_n_i_1__22_n_0\
    );
\internal_full_n_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_0\,
      Q => \^img_1_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => sobel_filter_core_U0_dst_data_stream_1_V_write,
      I1 => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      I2 => \^img_1_data_stream_1_empty_n\,
      I3 => \^img_1_data_stream_1_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__22_n_0\
    );
\mOutPtr[1]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^img_1_data_stream_1_full_n\,
      I2 => \^img_1_data_stream_1_empty_n\,
      I3 => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      I4 => sobel_filter_core_U0_dst_data_stream_1_V_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__22_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__22_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__22_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_img_g8j_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat44_U0_img_0_data_stream_0_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_img_g8j_shiftReg : entity is "image_filter_img_g8j_shiftReg";
end system_image_filter_0_1_image_filter_img_g8j_shiftReg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_img_g8j_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
ram_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
ram_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
ram_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
ram_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
ram_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
ram_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_img_hbi is
  port (
    img_0_data_stream_1_full_n : out STD_LOGIC;
    img_0_data_stream_1_empty_n : out STD_LOGIC;
    sobel_filter_core_U0_src_data_stream_0_V_read : in STD_LOGIC;
    AXIvideo2Mat44_U0_img_0_data_stream_0_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_img_hbi : entity is "image_filter_img_hbi";
end system_image_filter_0_1_image_filter_img_hbi;

architecture STRUCTURE of system_image_filter_0_1_image_filter_img_hbi is
  signal \^img_0_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_0_data_stream_1_empty_n <= \^img_0_data_stream_1_empty_n\;
  img_0_data_stream_1_full_n <= \^img_0_data_stream_1_full_n\;
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_0_data_stream_1_empty_n\,
      I2 => \^img_0_data_stream_1_full_n\,
      I3 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      I4 => sobel_filter_core_U0_src_data_stream_0_V_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^img_0_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_src_data_stream_0_V_read,
      I3 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      I4 => \^img_0_data_stream_1_full_n\,
      I5 => \^img_0_data_stream_1_empty_n\,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^img_0_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      I1 => sobel_filter_core_U0_src_data_stream_0_V_read,
      I2 => \^img_0_data_stream_1_empty_n\,
      I3 => \^img_0_data_stream_1_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^img_0_data_stream_1_full_n\,
      I2 => \^img_0_data_stream_1_empty_n\,
      I3 => sobel_filter_core_U0_src_data_stream_0_V_read,
      I4 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0 : entity is "image_filter_mac_eOg_DSP48_0";
end system_image_filter_0_1_image_filter_mac_eOg_DSP48_0;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]\(7),
      B(16) => \SRL_SIG_reg[1][7]\(7),
      B(15) => \SRL_SIG_reg[1][7]\(7),
      B(14) => \SRL_SIG_reg[1][7]\(7),
      B(13) => \SRL_SIG_reg[1][7]\(7),
      B(12) => \SRL_SIG_reg[1][7]\(7),
      B(11) => \SRL_SIG_reg[1][7]\(7),
      B(10) => \SRL_SIG_reg[1][7]\(7),
      B(9) => \SRL_SIG_reg[1][7]\(7),
      B(8) => \SRL_SIG_reg[1][7]\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \ap_CS_fsm_reg[0]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_RnM_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_10 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    buff_C_val_0_0_i_i_s_fu_1220 : in STD_LOGIC;
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_10 : entity is "image_filter_mac_eOg_DSP48_0";
end system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_10;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_10 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]\(7),
      B(16) => \SRL_SIG_reg[1][7]\(7),
      B(15) => \SRL_SIG_reg[1][7]\(7),
      B(14) => \SRL_SIG_reg[1][7]\(7),
      B(13) => \SRL_SIG_reg[1][7]\(7),
      B(12) => \SRL_SIG_reg[1][7]\(7),
      B(11) => \SRL_SIG_reg[1][7]\(7),
      B(10) => \SRL_SIG_reg[1][7]\(7),
      B(9) => \SRL_SIG_reg[1][7]\(7),
      B(8) => \SRL_SIG_reg[1][7]\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(15),
      C(46) => P(15),
      C(45) => P(15),
      C(44) => P(15),
      C(43) => P(15),
      C(42) => P(15),
      C(41) => P(15),
      C(40) => P(15),
      C(39) => P(15),
      C(38) => P(15),
      C(37) => P(15),
      C(36) => P(15),
      C(35) => P(15),
      C(34) => P(15),
      C(33) => P(15),
      C(32) => P(15),
      C(31) => P(15),
      C(30) => P(15),
      C(29) => P(15),
      C(28) => P(15),
      C(27) => P(15),
      C(26) => P(15),
      C(25) => P(15),
      C(24) => P(15),
      C(23) => P(15),
      C(22) => P(15),
      C(21) => P(15),
      C(20) => P(15),
      C(19) => P(15),
      C(18) => P(15),
      C(17) => P(15),
      C(16) => P(15),
      C(15 downto 0) => P(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff_C_val_0_0_i_i_s_fu_1220,
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \ap_CS_fsm_reg[0]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_RnM_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buff_C_val_0_0_i_i_1_reg_13740 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_NS_fsm66_out : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_condition_245 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_6 : entity is "image_filter_mac_eOg_DSP48_0";
end system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_6;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_6 is
  signal \^buff_c_val_0_0_i_i_1_reg_13740\ : STD_LOGIC;
  signal \^p_0\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  buff_C_val_0_0_i_i_1_reg_13740 <= \^buff_c_val_0_0_i_i_1_reg_13740\;
  p_0 <= \^p_0\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]\(7),
      B(16) => \SRL_SIG_reg[1][7]\(7),
      B(15) => \SRL_SIG_reg[1][7]\(7),
      B(14) => \SRL_SIG_reg[1][7]\(7),
      B(13) => \SRL_SIG_reg[1][7]\(7),
      B(12) => \SRL_SIG_reg[1][7]\(7),
      B(11) => \SRL_SIG_reg[1][7]\(7),
      B(10) => \SRL_SIG_reg[1][7]\(7),
      B(9) => \SRL_SIG_reg[1][7]\(7),
      B(8) => \SRL_SIG_reg[1][7]\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^buff_c_val_0_0_i_i_1_reg_13740\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^p_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_RnM_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_condition_245,
      O => \^p_0\
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_NS_fsm66_out,
      I1 => ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
      O => \^buff_c_val_0_0_i_i_1_reg_13740\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buff_C_val_0_0_i_i_s_fu_1220 : in STD_LOGIC;
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_7 : entity is "image_filter_mac_eOg_DSP48_0";
end system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_7;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_7 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]\(7),
      B(16) => \SRL_SIG_reg[1][7]\(7),
      B(15) => \SRL_SIG_reg[1][7]\(7),
      B(14) => \SRL_SIG_reg[1][7]\(7),
      B(13) => \SRL_SIG_reg[1][7]\(7),
      B(12) => \SRL_SIG_reg[1][7]\(7),
      B(11) => \SRL_SIG_reg[1][7]\(7),
      B(10) => \SRL_SIG_reg[1][7]\(7),
      B(9) => \SRL_SIG_reg[1][7]\(7),
      B(8) => \SRL_SIG_reg[1][7]\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff_C_val_0_0_i_i_s_fu_1220,
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \ap_CS_fsm_reg[0]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_RnM_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buff_C_val_0_0_i_i_s_fu_1220 : out STD_LOGIC;
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_NS_fsm66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_8 : entity is "image_filter_mac_eOg_DSP48_0";
end system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_8;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_8 is
  signal \^buff_c_val_0_0_i_i_s_fu_1220\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  buff_C_val_0_0_i_i_s_fu_1220 <= \^buff_c_val_0_0_i_i_s_fu_1220\;
\buff_C_val_2_0_i_i_s_fu_146[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_NS_fsm66_out,
      O => \^buff_c_val_0_0_i_i_s_fu_1220\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]\(7),
      B(16) => \SRL_SIG_reg[1][7]\(7),
      B(15) => \SRL_SIG_reg[1][7]\(7),
      B(14) => \SRL_SIG_reg[1][7]\(7),
      B(13) => \SRL_SIG_reg[1][7]\(7),
      B(12) => \SRL_SIG_reg[1][7]\(7),
      B(11) => \SRL_SIG_reg[1][7]\(7),
      B(10) => \SRL_SIG_reg[1][7]\(7),
      B(9) => \SRL_SIG_reg[1][7]\(7),
      B(8) => \SRL_SIG_reg[1][7]\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^buff_c_val_0_0_i_i_s_fu_1220\,
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \ap_CS_fsm_reg[0]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_RnM_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_9 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    buff_C_val_0_0_i_i_s_fu_1220 : in STD_LOGIC;
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_2_2_i_i_i_i_reg_1429_reg : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_9 : entity is "image_filter_mac_eOg_DSP48_0";
end system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_9;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_9 is
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]\(7),
      B(16) => \SRL_SIG_reg[1][7]\(7),
      B(15) => \SRL_SIG_reg[1][7]\(7),
      B(14) => \SRL_SIG_reg[1][7]\(7),
      B(13) => \SRL_SIG_reg[1][7]\(7),
      B(12) => \SRL_SIG_reg[1][7]\(7),
      B(11) => \SRL_SIG_reg[1][7]\(7),
      B(10) => \SRL_SIG_reg[1][7]\(7),
      B(9) => \SRL_SIG_reg[1][7]\(7),
      B(8) => \SRL_SIG_reg[1][7]\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff_C_val_0_0_i_i_s_fu_1220,
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \ap_CS_fsm_reg[0]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => tmp_37_2_2_i_i_i_i_reg_1429_reg(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_sobel_filter_corebkb_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    buff_A_val_0_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    col_reg_1318_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond_i_reg_1314_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_assign_i_reg_391_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \col_reg_1318_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_sobel_filter_corebkb_ram : entity is "sobel_filter_corebkb_ram";
end system_image_filter_0_1_sobel_filter_corebkb_ram;

architecture STRUCTURE of system_image_filter_0_1_sobel_filter_corebkb_ram is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^buff_a_val_0_ce0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
  buff_A_val_0_ce0 <= \^buff_a_val_0_ce0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => \^addrbwraddr\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => D(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => \^buff_a_val_0_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(3),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => col_reg_1318_reg(2),
      O => \^addrbwraddr\(3)
    );
ram_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(2),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \col_reg_1318_reg[7]\(0),
      O => \^addrbwraddr\(2)
    );
ram_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(1),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => col_reg_1318_reg(1),
      O => \^addrbwraddr\(1)
    );
ram_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => col_reg_1318_reg(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => Q(0),
      I4 => \col_assign_i_reg_391_reg[10]\(0),
      O => \^addrbwraddr\(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_20_in,
      I1 => ap_enable_reg_pp0_iter0,
      O => \^buff_a_val_0_ce0\
    );
ram_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(10),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => col_reg_1318_reg(8),
      O => \^addrbwraddr\(10)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(9),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => col_reg_1318_reg(7),
      O => \^addrbwraddr\(9)
    );
ram_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(8),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => col_reg_1318_reg(6),
      O => \^addrbwraddr\(8)
    );
ram_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(7),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \col_reg_1318_reg[7]\(1),
      O => \^addrbwraddr\(7)
    );
ram_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(6),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => col_reg_1318_reg(5),
      O => \^addrbwraddr\(6)
    );
ram_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(5),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => col_reg_1318_reg(4),
      O => \^addrbwraddr\(5)
    );
ram_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[10]\(4),
      I1 => Q(0),
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => col_reg_1318_reg(3),
      O => \^addrbwraddr\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_sobel_filter_corebkb_ram_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm66_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff_A_val_0_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0]\ : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_1_full_n : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7_reg : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_sobel_filter_corebkb_ram_11 : entity is "sobel_filter_corebkb_ram";
end system_image_filter_0_1_sobel_filter_corebkb_ram_11;

architecture STRUCTURE of system_image_filter_0_1_sobel_filter_corebkb_ram_11 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_ns_fsm66_out\ : STD_LOGIC;
  signal ram_reg_i_24_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  E(0) <= \^e\(0);
  WEA(0) <= \^wea\(0);
  ap_NS_fsm66_out <= \^ap_ns_fsm66_out\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => buff_A_val_0_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0]\,
      I3 => \^ap_ns_fsm66_out\,
      O => \^e\(0)
    );
ram_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_ns_fsm66_out\,
      O => \^wea\(0)
    );
ram_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => img_1_data_stream_0_full_n,
      I1 => img_1_data_stream_1_full_n,
      I2 => ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355,
      I3 => ap_enable_reg_pp0_iter7_reg,
      I4 => ram_reg_i_24_n_0,
      O => \^ap_ns_fsm66_out\
    );
ram_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0]\,
      I3 => img_0_data_stream_1_empty_n,
      I4 => img_0_data_stream_0_empty_n,
      O => ram_reg_i_24_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_sobel_filter_coredEe_ram is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond_i_reg_1314_reg[0]\ : in STD_LOGIC;
    tmp_39_i_i_i_reg_1323 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm66_out : in STD_LOGIC;
    \buff_C_val_2_0_i_i_s_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_sobel_filter_coredEe_ram : entity is "sobel_filter_coredEe_ram";
end system_image_filter_0_1_sobel_filter_coredEe_ram;

architecture STRUCTURE of system_image_filter_0_1_sobel_filter_coredEe_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buff_A_val_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_20_in\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  E(0) <= \^e\(0);
  p_20_in <= \^p_20_in\;
  ram_reg_0(0) <= \^ram_reg_0\(0);
\buff_C_val_2_0_i_i_s_fu_146[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_A_val_2_q1(0),
      I1 => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(0),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => A(0)
    );
\buff_C_val_2_0_i_i_s_fu_146[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_A_val_2_q1(1),
      I1 => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(1),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => A(1)
    );
\buff_C_val_2_0_i_i_s_fu_146[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_A_val_2_q1(2),
      I1 => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(2),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => A(2)
    );
\buff_C_val_2_0_i_i_s_fu_146[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_A_val_2_q1(3),
      I1 => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(3),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => A(3)
    );
\buff_C_val_2_0_i_i_s_fu_146[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_A_val_2_q1(4),
      I1 => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(4),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => A(4)
    );
\buff_C_val_2_0_i_i_s_fu_146[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_A_val_2_q1(5),
      I1 => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(5),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => A(5)
    );
\buff_C_val_2_0_i_i_s_fu_146[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_A_val_2_q1(6),
      I1 => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(6),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => A(6)
    );
\buff_C_val_2_0_i_i_s_fu_146[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_A_val_2_q1(7),
      I1 => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(7),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => A(7)
    );
\exitcond_i_reg_1314[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => ap_NS_fsm66_out,
      O => \^p_20_in\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DOBDO(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => buff_A_val_2_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => WEA(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^ram_reg_0\(0),
      WEA(0) => \^ram_reg_0\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \exitcond_i_reg_1314_reg[0]\,
      I3 => tmp_39_i_i_i_reg_1323,
      O => \^e\(0)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      O => \^ram_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRibs is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    p : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    c_invert_channel_full_n : in STD_LOGIC;
    C_XR0C1_channel_full_n : in STD_LOGIC;
    C_XR0C2_channel_full_n : in STD_LOGIC;
    C_XR1C1_channel_full_n : in STD_LOGIC;
    C_XR1C0_channel_full_n : in STD_LOGIC;
    c_invert_channel_empty_n : in STD_LOGIC;
    C_XR0C1_channel_empty_n : in STD_LOGIC;
    C_XR0C2_channel_empty_n : in STD_LOGIC;
    C_XR1C1_channel_empty_n : in STD_LOGIC;
    C_XR1C0_channel_empty_n : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRibs : entity is "image_filter_C_XRibs";
end system_image_filter_0_1_image_filter_C_XRibs;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRibs is
  signal C_XR0C0_channel_empty_n : STD_LOGIC;
  signal C_XR0C0_channel_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
U_image_filter_C_XRibs_ram: entity work.system_image_filter_0_1_image_filter_C_XRibs_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      C_XR0C0_channel_full_n => C_XR0C0_channel_full_n,
      C_XR0C1_channel_full_n => C_XR0C1_channel_full_n,
      C_XR0C2_channel_full_n => C_XR0C2_channel_full_n,
      C_XR1C0_channel_full_n => C_XR1C0_channel_full_n,
      C_XR1C1_channel_full_n => C_XR1C1_channel_full_n,
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      c_invert_channel_full_n => c_invert_channel_full_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => C_XR0C0_channel_empty_n,
      I1 => c_invert_channel_empty_n,
      I2 => C_XR0C1_channel_empty_n,
      I3 => C_XR0C2_channel_empty_n,
      I4 => C_XR1C1_channel_empty_n,
      I5 => C_XR1C0_channel_empty_n,
      O => p
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => C_XR0C0_channel_empty_n,
      I2 => C_XR0C0_channel_full_n,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => C_XR0C0_channel_empty_n,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => C_XR0C0_channel_full_n,
      I5 => C_XR0C0_channel_empty_n,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => C_XR0C0_channel_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => C_XR0C0_channel_empty_n,
      I3 => C_XR0C0_channel_full_n,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => C_XR0C0_channel_full_n,
      I2 => C_XR0C0_channel_empty_n,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRjbC is
  port (
    C_XR0C1_channel_empty_n : out STD_LOGIC;
    C_XR0C1_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRjbC : entity is "image_filter_C_XRjbC";
end system_image_filter_0_1_image_filter_C_XRjbC;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRjbC is
  signal \^c_xr0c1_channel_empty_n\ : STD_LOGIC;
  signal \^c_xr0c1_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_XR0C1_channel_empty_n <= \^c_xr0c1_channel_empty_n\;
  C_XR0C1_channel_full_n <= \^c_xr0c1_channel_full_n\;
U_image_filter_C_XRjbC_ram: entity work.system_image_filter_0_1_image_filter_C_XRjbC_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_xr0c1_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_xr0c1_channel_empty_n\,
      I2 => \^c_xr0c1_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^c_xr0c1_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_xr0c1_channel_full_n\,
      I5 => \^c_xr0c1_channel_empty_n\,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^c_xr0c1_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_xr0c1_channel_empty_n\,
      I3 => \^c_xr0c1_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_xr0c1_channel_full_n\,
      I2 => \^c_xr0c1_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRkbM is
  port (
    C_XR0C2_channel_empty_n : out STD_LOGIC;
    C_XR0C2_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRkbM : entity is "image_filter_C_XRkbM";
end system_image_filter_0_1_image_filter_C_XRkbM;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRkbM is
  signal \^c_xr0c2_channel_empty_n\ : STD_LOGIC;
  signal \^c_xr0c2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_XR0C2_channel_empty_n <= \^c_xr0c2_channel_empty_n\;
  C_XR0C2_channel_full_n <= \^c_xr0c2_channel_full_n\;
U_image_filter_C_XRkbM_ram: entity work.system_image_filter_0_1_image_filter_C_XRkbM_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_xr0c2_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_xr0c2_channel_empty_n\,
      I2 => \^c_xr0c2_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^c_xr0c2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_xr0c2_channel_full_n\,
      I5 => \^c_xr0c2_channel_empty_n\,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^c_xr0c2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_xr0c2_channel_empty_n\,
      I3 => \^c_xr0c2_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_xr0c2_channel_full_n\,
      I2 => \^c_xr0c2_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRlbW is
  port (
    C_XR1C0_channel_empty_n : out STD_LOGIC;
    C_XR1C0_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRlbW : entity is "image_filter_C_XRlbW";
end system_image_filter_0_1_image_filter_C_XRlbW;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRlbW is
  signal \^c_xr1c0_channel_empty_n\ : STD_LOGIC;
  signal \^c_xr1c0_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_XR1C0_channel_empty_n <= \^c_xr1c0_channel_empty_n\;
  C_XR1C0_channel_full_n <= \^c_xr1c0_channel_full_n\;
U_image_filter_C_XRlbW_ram: entity work.system_image_filter_0_1_image_filter_C_XRlbW_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_xr1c0_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_xr1c0_channel_empty_n\,
      I2 => \^c_xr1c0_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^c_xr1c0_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_xr1c0_channel_full_n\,
      I5 => \^c_xr1c0_channel_empty_n\,
      O => \internal_full_n_i_1__4_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^c_xr1c0_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_xr1c0_channel_empty_n\,
      I3 => \^c_xr1c0_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_xr1c0_channel_full_n\,
      I2 => \^c_xr1c0_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRmb6 is
  port (
    C_XR1C1_channel_empty_n : out STD_LOGIC;
    C_XR1C1_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRmb6 : entity is "image_filter_C_XRmb6";
end system_image_filter_0_1_image_filter_C_XRmb6;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRmb6 is
  signal \^c_xr1c1_channel_empty_n\ : STD_LOGIC;
  signal \^c_xr1c1_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_XR1C1_channel_empty_n <= \^c_xr1c1_channel_empty_n\;
  C_XR1C1_channel_full_n <= \^c_xr1c1_channel_full_n\;
U_image_filter_C_XRmb6_ram: entity work.system_image_filter_0_1_image_filter_C_XRmb6_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_xr1c1_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_xr1c1_channel_empty_n\,
      I2 => \^c_xr1c1_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^c_xr1c1_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_xr1c1_channel_full_n\,
      I5 => \^c_xr1c1_channel_empty_n\,
      O => \internal_full_n_i_1__5_n_0\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^c_xr1c1_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_xr1c1_channel_empty_n\,
      I3 => \^c_xr1c1_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_xr1c1_channel_full_n\,
      I2 => \^c_xr1c1_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRncg is
  port (
    C_XR1C2_channel_empty_n : out STD_LOGIC;
    C_XR1C2_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRncg : entity is "image_filter_C_XRncg";
end system_image_filter_0_1_image_filter_C_XRncg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRncg is
  signal \^c_xr1c2_channel_empty_n\ : STD_LOGIC;
  signal \^c_xr1c2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_XR1C2_channel_empty_n <= \^c_xr1c2_channel_empty_n\;
  C_XR1C2_channel_full_n <= \^c_xr1c2_channel_full_n\;
U_image_filter_C_XRncg_ram: entity work.system_image_filter_0_1_image_filter_C_XRncg_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_xr1c2_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_xr1c2_channel_empty_n\,
      I2 => \^c_xr1c2_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^c_xr1c2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_xr1c2_channel_full_n\,
      I5 => \^c_xr1c2_channel_empty_n\,
      O => \internal_full_n_i_1__6_n_0\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^c_xr1c2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_xr1c2_channel_empty_n\,
      I3 => \^c_xr1c2_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_xr1c2_channel_full_n\,
      I2 => \^c_xr1c2_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRocq is
  port (
    C_XR2C0_channel_empty_n : out STD_LOGIC;
    C_XR2C0_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRocq : entity is "image_filter_C_XRocq";
end system_image_filter_0_1_image_filter_C_XRocq;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRocq is
  signal \^c_xr2c0_channel_empty_n\ : STD_LOGIC;
  signal \^c_xr2c0_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_XR2C0_channel_empty_n <= \^c_xr2c0_channel_empty_n\;
  C_XR2C0_channel_full_n <= \^c_xr2c0_channel_full_n\;
U_image_filter_C_XRocq_ram: entity work.system_image_filter_0_1_image_filter_C_XRocq_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_xr2c0_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_xr2c0_channel_empty_n\,
      I2 => \^c_xr2c0_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^c_xr2c0_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_xr2c0_channel_full_n\,
      I5 => \^c_xr2c0_channel_empty_n\,
      O => \internal_full_n_i_1__7_n_0\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^c_xr2c0_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_xr2c0_channel_empty_n\,
      I3 => \^c_xr2c0_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_xr2c0_channel_full_n\,
      I2 => \^c_xr2c0_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRpcA is
  port (
    C_XR2C1_channel_empty_n : out STD_LOGIC;
    C_XR2C1_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRpcA : entity is "image_filter_C_XRpcA";
end system_image_filter_0_1_image_filter_C_XRpcA;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRpcA is
  signal \^c_xr2c1_channel_empty_n\ : STD_LOGIC;
  signal \^c_xr2c1_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_XR2C1_channel_empty_n <= \^c_xr2c1_channel_empty_n\;
  C_XR2C1_channel_full_n <= \^c_xr2c1_channel_full_n\;
U_image_filter_C_XRpcA_ram: entity work.system_image_filter_0_1_image_filter_C_XRpcA_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_xr2c1_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_xr2c1_channel_empty_n\,
      I2 => \^c_xr2c1_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^c_xr2c1_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_xr2c1_channel_full_n\,
      I5 => \^c_xr2c1_channel_empty_n\,
      O => \internal_full_n_i_1__8_n_0\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^c_xr2c1_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_xr2c1_channel_empty_n\,
      I3 => \^c_xr2c1_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_xr2c1_channel_full_n\,
      I2 => \^c_xr2c1_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_XRqcK is
  port (
    C_XR2C2_channel_empty_n : out STD_LOGIC;
    C_XR2C2_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_XRqcK : entity is "image_filter_C_XRqcK";
end system_image_filter_0_1_image_filter_C_XRqcK;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_XRqcK is
  signal \^c_xr2c2_channel_empty_n\ : STD_LOGIC;
  signal \^c_xr2c2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_XR2C2_channel_empty_n <= \^c_xr2c2_channel_empty_n\;
  C_XR2C2_channel_full_n <= \^c_xr2c2_channel_full_n\;
U_image_filter_C_XRqcK_ram: entity work.system_image_filter_0_1_image_filter_C_XRqcK_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_xr2c2_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_xr2c2_channel_empty_n\,
      I2 => \^c_xr2c2_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^c_xr2c2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_xr2c2_channel_full_n\,
      I5 => \^c_xr2c2_channel_empty_n\,
      O => \internal_full_n_i_1__9_n_0\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^c_xr2c2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_xr2c2_channel_empty_n\,
      I3 => \^c_xr2c2_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_xr2c2_channel_full_n\,
      I2 => \^c_xr2c2_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRrcU is
  port (
    C_YR0C0_channel_empty_n : out STD_LOGIC;
    C_YR0C0_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRrcU : entity is "image_filter_C_YRrcU";
end system_image_filter_0_1_image_filter_C_YRrcU;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRrcU is
  signal \^c_yr0c0_channel_empty_n\ : STD_LOGIC;
  signal \^c_yr0c0_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_YR0C0_channel_empty_n <= \^c_yr0c0_channel_empty_n\;
  C_YR0C0_channel_full_n <= \^c_yr0c0_channel_full_n\;
U_image_filter_C_YRrcU_ram: entity work.system_image_filter_0_1_image_filter_C_YRrcU_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_yr0c0_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_yr0c0_channel_empty_n\,
      I2 => \^c_yr0c0_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^c_yr0c0_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_yr0c0_channel_full_n\,
      I5 => \^c_yr0c0_channel_empty_n\,
      O => \internal_full_n_i_1__10_n_0\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^c_yr0c0_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_yr0c0_channel_empty_n\,
      I3 => \^c_yr0c0_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_yr0c0_channel_full_n\,
      I2 => \^c_yr0c0_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRsc4 is
  port (
    C_YR0C1_channel_empty_n : out STD_LOGIC;
    C_YR0C1_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRsc4 : entity is "image_filter_C_YRsc4";
end system_image_filter_0_1_image_filter_C_YRsc4;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRsc4 is
  signal \^c_yr0c1_channel_empty_n\ : STD_LOGIC;
  signal \^c_yr0c1_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_YR0C1_channel_empty_n <= \^c_yr0c1_channel_empty_n\;
  C_YR0C1_channel_full_n <= \^c_yr0c1_channel_full_n\;
U_image_filter_C_YRsc4_ram: entity work.system_image_filter_0_1_image_filter_C_YRsc4_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_yr0c1_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_yr0c1_channel_empty_n\,
      I2 => \^c_yr0c1_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__11_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^c_yr0c1_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_yr0c1_channel_full_n\,
      I5 => \^c_yr0c1_channel_empty_n\,
      O => \internal_full_n_i_1__11_n_0\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^c_yr0c1_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_yr0c1_channel_empty_n\,
      I3 => \^c_yr0c1_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_yr0c1_channel_full_n\,
      I2 => \^c_yr0c1_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__11_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRtde is
  port (
    C_YR0C2_channel_empty_n : out STD_LOGIC;
    C_YR0C2_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRtde : entity is "image_filter_C_YRtde";
end system_image_filter_0_1_image_filter_C_YRtde;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRtde is
  signal \^c_yr0c2_channel_empty_n\ : STD_LOGIC;
  signal \^c_yr0c2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_YR0C2_channel_empty_n <= \^c_yr0c2_channel_empty_n\;
  C_YR0C2_channel_full_n <= \^c_yr0c2_channel_full_n\;
U_image_filter_C_YRtde_ram: entity work.system_image_filter_0_1_image_filter_C_YRtde_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_yr0c2_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_yr0c2_channel_empty_n\,
      I2 => \^c_yr0c2_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__12_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^c_yr0c2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_yr0c2_channel_full_n\,
      I5 => \^c_yr0c2_channel_empty_n\,
      O => \internal_full_n_i_1__12_n_0\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^c_yr0c2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_yr0c2_channel_empty_n\,
      I3 => \^c_yr0c2_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__12_n_0\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_yr0c2_channel_full_n\,
      I2 => \^c_yr0c2_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__12_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__12_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRudo is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    p : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    C_YR0C2_channel_full_n : in STD_LOGIC;
    C_YR0C1_channel_full_n : in STD_LOGIC;
    C_YR0C0_channel_full_n : in STD_LOGIC;
    C_YR0C2_channel_empty_n : in STD_LOGIC;
    C_YR0C1_channel_empty_n : in STD_LOGIC;
    C_YR0C0_channel_empty_n : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRudo : entity is "image_filter_C_YRudo";
end system_image_filter_0_1_image_filter_C_YRudo;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRudo is
  signal C_YR1C0_channel_empty_n : STD_LOGIC;
  signal C_YR1C0_channel_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
U_image_filter_C_YRudo_ram: entity work.system_image_filter_0_1_image_filter_C_YRudo_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      C_YR1C0_channel_full_n => C_YR1C0_channel_full_n,
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => C_YR1C0_channel_full_n,
      I1 => C_YR0C2_channel_full_n,
      I2 => C_YR0C1_channel_full_n,
      I3 => C_YR0C0_channel_full_n,
      O => \ap_CS_fsm_reg[0]\
    );
\ap_CS_fsm[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => C_YR1C0_channel_empty_n,
      I1 => C_YR0C2_channel_empty_n,
      I2 => C_YR0C1_channel_empty_n,
      I3 => C_YR0C0_channel_empty_n,
      O => p
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => C_YR1C0_channel_empty_n,
      I2 => C_YR1C0_channel_full_n,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_0\,
      Q => C_YR1C0_channel_empty_n,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => C_YR1C0_channel_full_n,
      I5 => C_YR1C0_channel_empty_n,
      O => \internal_full_n_i_1__13_n_0\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_0\,
      Q => C_YR1C0_channel_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => C_YR1C0_channel_empty_n,
      I3 => C_YR1C0_channel_full_n,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__13_n_0\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => C_YR1C0_channel_full_n,
      I2 => C_YR1C0_channel_empty_n,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__13_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__13_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__13_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRvdy is
  port (
    C_YR1C1_channel_empty_n : out STD_LOGIC;
    C_YR1C1_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRvdy : entity is "image_filter_C_YRvdy";
end system_image_filter_0_1_image_filter_C_YRvdy;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRvdy is
  signal \^c_yr1c1_channel_empty_n\ : STD_LOGIC;
  signal \^c_yr1c1_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_YR1C1_channel_empty_n <= \^c_yr1c1_channel_empty_n\;
  C_YR1C1_channel_full_n <= \^c_yr1c1_channel_full_n\;
U_image_filter_C_YRvdy_ram: entity work.system_image_filter_0_1_image_filter_C_YRvdy_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_yr1c1_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_yr1c1_channel_empty_n\,
      I2 => \^c_yr1c1_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__14_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_0\,
      Q => \^c_yr1c1_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_yr1c1_channel_full_n\,
      I5 => \^c_yr1c1_channel_empty_n\,
      O => \internal_full_n_i_1__14_n_0\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_0\,
      Q => \^c_yr1c1_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_yr1c1_channel_empty_n\,
      I3 => \^c_yr1c1_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__14_n_0\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_yr1c1_channel_full_n\,
      I2 => \^c_yr1c1_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__14_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__14_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRwdI is
  port (
    C_YR1C2_channel_empty_n : out STD_LOGIC;
    C_YR1C2_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRwdI : entity is "image_filter_C_YRwdI";
end system_image_filter_0_1_image_filter_C_YRwdI;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRwdI is
  signal \^c_yr1c2_channel_empty_n\ : STD_LOGIC;
  signal \^c_yr1c2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_YR1C2_channel_empty_n <= \^c_yr1c2_channel_empty_n\;
  C_YR1C2_channel_full_n <= \^c_yr1c2_channel_full_n\;
U_image_filter_C_YRwdI_ram: entity work.system_image_filter_0_1_image_filter_C_YRwdI_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_yr1c2_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_yr1c2_channel_empty_n\,
      I2 => \^c_yr1c2_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__15_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_0\,
      Q => \^c_yr1c2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_yr1c2_channel_full_n\,
      I5 => \^c_yr1c2_channel_empty_n\,
      O => \internal_full_n_i_1__15_n_0\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_0\,
      Q => \^c_yr1c2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_yr1c2_channel_empty_n\,
      I3 => \^c_yr1c2_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__15_n_0\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_yr1c2_channel_full_n\,
      I2 => \^c_yr1c2_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__15_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__15_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRxdS is
  port (
    C_YR2C0_channel_empty_n : out STD_LOGIC;
    C_YR2C0_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRxdS : entity is "image_filter_C_YRxdS";
end system_image_filter_0_1_image_filter_C_YRxdS;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRxdS is
  signal \^c_yr2c0_channel_empty_n\ : STD_LOGIC;
  signal \^c_yr2c0_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  C_YR2C0_channel_empty_n <= \^c_yr2c0_channel_empty_n\;
  C_YR2C0_channel_full_n <= \^c_yr2c0_channel_full_n\;
U_image_filter_C_YRxdS_ram: entity work.system_image_filter_0_1_image_filter_C_YRxdS_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_yr2c0_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_yr2c0_channel_empty_n\,
      I2 => \^c_yr2c0_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__16_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_0\,
      Q => \^c_yr2c0_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_yr2c0_channel_full_n\,
      I5 => \^c_yr2c0_channel_empty_n\,
      O => \internal_full_n_i_1__16_n_0\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_0\,
      Q => \^c_yr2c0_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_yr2c0_channel_empty_n\,
      I3 => \^c_yr2c0_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__16_n_0\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_yr2c0_channel_full_n\,
      I2 => \^c_yr2c0_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__16_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__16_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__16_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_C_YRyd2 is
  port (
    ap_condition_671 : out STD_LOGIC;
    ap_condition_245 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_ap_start_reg : in STD_LOGIC;
    C_XR2C2_channel_full_n : in STD_LOGIC;
    C_XR2C1_channel_full_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    C_YR2C0_channel_full_n : in STD_LOGIC;
    C_YR1C2_channel_full_n : in STD_LOGIC;
    C_YR1C1_channel_full_n : in STD_LOGIC;
    int_ap_start_reg_0 : in STD_LOGIC;
    C_XR2C2_channel_empty_n : in STD_LOGIC;
    C_XR2C1_channel_empty_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    C_YR2C0_channel_empty_n : in STD_LOGIC;
    C_YR1C2_channel_empty_n : in STD_LOGIC;
    C_YR1C1_channel_empty_n : in STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_C_YRyd2 : entity is "image_filter_C_YRyd2";
end system_image_filter_0_1_image_filter_C_YRyd2;

architecture STRUCTURE of system_image_filter_0_1_image_filter_C_YRyd2 is
  signal C_YR2C1_channel_empty_n : STD_LOGIC;
  signal C_YR2C1_channel_full_n : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
U_image_filter_C_YRyd2_ram: entity work.system_image_filter_0_1_image_filter_C_YRyd2_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => B(7 downto 0),
      C_YR2C1_channel_full_n => C_YR2C1_channel_full_n,
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_3_n_0\,
      I1 => int_ap_start_reg,
      I2 => C_XR2C2_channel_full_n,
      I3 => C_XR2C1_channel_full_n,
      I4 => internal_full_n_reg_0,
      I5 => internal_full_n_reg_1,
      O => ap_condition_671
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_3__0_n_0\,
      I1 => int_ap_start_reg_0,
      I2 => C_XR2C2_channel_empty_n,
      I3 => C_XR2C1_channel_empty_n,
      I4 => internal_empty_n_reg_0,
      I5 => internal_empty_n_reg_1,
      O => ap_condition_245
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => C_YR2C1_channel_full_n,
      I1 => C_YR2C0_channel_full_n,
      I2 => C_YR1C2_channel_full_n,
      I3 => C_YR1C1_channel_full_n,
      O => \ap_CS_fsm[0]_i_3_n_0\
    );
\ap_CS_fsm[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => C_YR2C1_channel_empty_n,
      I1 => C_YR2C0_channel_empty_n,
      I2 => C_YR1C2_channel_empty_n,
      I3 => C_YR1C1_channel_empty_n,
      O => \ap_CS_fsm[0]_i_3__0_n_0\
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => C_YR2C1_channel_empty_n,
      I2 => C_YR2C1_channel_full_n,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__17_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_0\,
      Q => C_YR2C1_channel_empty_n,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => C_YR2C1_channel_full_n,
      I5 => C_YR2C1_channel_empty_n,
      O => \internal_full_n_i_1__17_n_0\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_0\,
      Q => C_YR2C1_channel_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => C_YR2C1_channel_empty_n,
      I3 => C_YR2C1_channel_full_n,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__17_n_0\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => C_YR2C1_channel_full_n,
      I2 => C_YR2C1_channel_empty_n,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__17_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__17_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__17_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_c_hizec is
  port (
    c_high_thresh_channe_1_empty_n : out STD_LOGIC;
    c_high_thresh_channe_1_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_c_hizec : entity is "image_filter_c_hizec";
end system_image_filter_0_1_image_filter_c_hizec;

architecture STRUCTURE of system_image_filter_0_1_image_filter_c_hizec is
  signal \^c_high_thresh_channe_1_empty_n\ : STD_LOGIC;
  signal \^c_high_thresh_channe_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  c_high_thresh_channe_1_empty_n <= \^c_high_thresh_channe_1_empty_n\;
  c_high_thresh_channe_1_full_n <= \^c_high_thresh_channe_1_full_n\;
U_image_filter_c_hizec_ram: entity work.system_image_filter_0_1_image_filter_c_hizec_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_high_thresh_channe_1_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_high_thresh_channe_1_empty_n\,
      I2 => \^c_high_thresh_channe_1_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__18_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_0\,
      Q => \^c_high_thresh_channe_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_high_thresh_channe_1_full_n\,
      I5 => \^c_high_thresh_channe_1_empty_n\,
      O => \internal_full_n_i_1__18_n_0\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_0\,
      Q => \^c_high_thresh_channe_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_high_thresh_channe_1_empty_n\,
      I3 => \^c_high_thresh_channe_1_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__18_n_0\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_high_thresh_channe_1_full_n\,
      I2 => \^c_high_thresh_channe_1_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__18_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__18_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__18_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_c_inBew is
  port (
    \tmp_30_i_i_i_i_reg_1280_reg[0]\ : out STD_LOGIC;
    \tmp_30_i_i_i_i_reg_1280_reg[0]_0\ : out STD_LOGIC;
    c_invert_channel_empty_n : out STD_LOGIC;
    c_invert_channel_full_n : out STD_LOGIC;
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_c_inBew : entity is "image_filter_c_inBew";
end system_image_filter_0_1_image_filter_c_inBew;

architecture STRUCTURE of system_image_filter_0_1_image_filter_c_inBew is
  signal \^c_invert_channel_empty_n\ : STD_LOGIC;
  signal \^c_invert_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__20\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_30_i_i_i_i_reg_1280[0]_i_16\ : label is "soft_lutpair51";
begin
  c_invert_channel_empty_n <= \^c_invert_channel_empty_n\;
  c_invert_channel_full_n <= \^c_invert_channel_full_n\;
U_image_filter_c_inBew_ram: entity work.system_image_filter_0_1_image_filter_c_inBew_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_invert_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      shiftReg_addr => shiftReg_addr,
      \tmp_30_i_i_i_i_reg_1280_reg[0]\ => \tmp_30_i_i_i_i_reg_1280_reg[0]\,
      \tmp_30_i_i_i_i_reg_1280_reg[0]_0\ => \tmp_30_i_i_i_i_reg_1280_reg[0]_0\
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_invert_channel_empty_n\,
      I2 => \^c_invert_channel_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__20_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_0\,
      Q => \^c_invert_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_invert_channel_full_n\,
      I5 => \^c_invert_channel_empty_n\,
      O => \internal_full_n_i_1__20_n_0\
    );
\internal_full_n_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_0\,
      Q => \^c_invert_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_invert_channel_empty_n\,
      I3 => \^c_invert_channel_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__20_n_0\
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_invert_channel_full_n\,
      I2 => \^c_invert_channel_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__20_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__20_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__20_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_c_loAem is
  port (
    c_low_thresh_channel_1_empty_n : out STD_LOGIC;
    c_low_thresh_channel_1_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : in STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_c_loAem : entity is "image_filter_c_loAem";
end system_image_filter_0_1_image_filter_c_loAem;

architecture STRUCTURE of system_image_filter_0_1_image_filter_c_loAem is
  signal \^c_low_thresh_channel_1_empty_n\ : STD_LOGIC;
  signal \^c_low_thresh_channel_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  c_low_thresh_channel_1_empty_n <= \^c_low_thresh_channel_1_empty_n\;
  c_low_thresh_channel_1_full_n <= \^c_low_thresh_channel_1_full_n\;
U_image_filter_c_loAem_ram: entity work.system_image_filter_0_1_image_filter_c_loAem_shiftReg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^c_low_thresh_channel_1_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^c_low_thresh_channel_1_empty_n\,
      I2 => \^c_low_thresh_channel_1_full_n\,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__19_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_0\,
      Q => \^c_low_thresh_channel_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I3 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I4 => \^c_low_thresh_channel_1_full_n\,
      I5 => \^c_low_thresh_channel_1_empty_n\,
      O => \internal_full_n_i_1__19_n_0\
    );
\internal_full_n_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_0\,
      Q => \^c_low_thresh_channel_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I1 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I2 => \^c_low_thresh_channel_1_empty_n\,
      I3 => \^c_low_thresh_channel_1_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__19_n_0\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^c_low_thresh_channel_1_full_n\,
      I2 => \^c_low_thresh_channel_1_empty_n\,
      I3 => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      I4 => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__19_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__19_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__19_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_img_CeG is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_1_data_stream_0_full_n : out STD_LOGIC;
    img_1_data_stream_0_empty_n : out STD_LOGIC;
    \icmp_reg_1299_reg[0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_0\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_1\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_2\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_3\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_4\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_5\ : in STD_LOGIC;
    \tmp_27_i_i_i_i_reg_1490_reg[0]_6\ : in STD_LOGIC;
    Mat2AXIvideo_U0_img_1_data_stream_1_read : in STD_LOGIC;
    sobel_filter_core_U0_dst_data_stream_1_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_img_CeG : entity is "image_filter_img_CeG";
end system_image_filter_0_1_image_filter_img_CeG;

architecture STRUCTURE of system_image_filter_0_1_image_filter_img_CeG is
  signal \^img_1_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_1_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__21_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_1_data_stream_0_empty_n <= \^img_1_data_stream_0_empty_n\;
  img_1_data_stream_0_full_n <= \^img_1_data_stream_0_full_n\;
U_image_filter_img_CeG_ram: entity work.system_image_filter_0_1_image_filter_img_CeG_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      ap_clk => ap_clk,
      \icmp_reg_1299_reg[0]\ => \icmp_reg_1299_reg[0]\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      shiftReg_ce => shiftReg_ce,
      \tmp_27_i_i_i_i_reg_1490_reg[0]\ => \tmp_27_i_i_i_i_reg_1490_reg[0]\,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_0\ => \tmp_27_i_i_i_i_reg_1490_reg[0]_0\,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_1\ => \tmp_27_i_i_i_i_reg_1490_reg[0]_1\,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_2\ => \tmp_27_i_i_i_i_reg_1490_reg[0]_2\,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_3\ => \tmp_27_i_i_i_i_reg_1490_reg[0]_3\,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_4\ => \tmp_27_i_i_i_i_reg_1490_reg[0]_4\,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_5\ => \tmp_27_i_i_i_i_reg_1490_reg[0]_5\,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_6\ => \tmp_27_i_i_i_i_reg_1490_reg[0]_6\
    );
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_1_data_stream_0_empty_n\,
      I2 => sobel_filter_core_U0_dst_data_stream_1_V_write,
      I3 => \^img_1_data_stream_0_full_n\,
      I4 => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__21_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_0\,
      Q => \^img_1_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F3FFF37733FF33"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      I3 => \^img_1_data_stream_0_full_n\,
      I4 => sobel_filter_core_U0_dst_data_stream_1_V_write,
      I5 => \^img_1_data_stream_0_empty_n\,
      O => \internal_full_n_i_1__21_n_0\
    );
\internal_full_n_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_0\,
      Q => \^img_1_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => sobel_filter_core_U0_dst_data_stream_1_V_write,
      I1 => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      I2 => \^img_1_data_stream_0_empty_n\,
      I3 => \^img_1_data_stream_0_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__21_n_0\
    );
\mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^img_1_data_stream_0_full_n\,
      I2 => \^img_1_data_stream_0_empty_n\,
      I3 => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      I4 => sobel_filter_core_U0_dst_data_stream_1_V_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__21_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__21_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__21_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_img_g8j is
  port (
    img_0_data_stream_0_empty_n : out STD_LOGIC;
    img_0_data_stream_0_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat44_U0_img_0_data_stream_0_write : in STD_LOGIC;
    sobel_filter_core_U0_src_data_stream_0_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_img_g8j : entity is "image_filter_img_g8j";
end system_image_filter_0_1_image_filter_img_g8j;

architecture STRUCTURE of system_image_filter_0_1_image_filter_img_g8j is
  signal \^img_0_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_0_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_0_data_stream_0_empty_n <= \^img_0_data_stream_0_empty_n\;
  img_0_data_stream_0_full_n <= \^img_0_data_stream_0_full_n\;
U_image_filter_img_g8j_ram: entity work.system_image_filter_0_1_image_filter_img_g8j_shiftReg
     port map (
      AXIvideo2Mat44_U0_img_0_data_stream_0_write => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      D(7 downto 0) => D(7 downto 0),
      ap_clk => ap_clk,
      if_din(7 downto 0) => if_din(7 downto 0),
      internal_full_n_reg => \^img_0_data_stream_0_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_0_data_stream_0_empty_n\,
      I2 => \^img_0_data_stream_0_full_n\,
      I3 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      I4 => sobel_filter_core_U0_src_data_stream_0_V_read,
      I5 => internal_full_n,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^img_0_data_stream_0_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_filter_core_U0_src_data_stream_0_V_read,
      I3 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      I4 => \^img_0_data_stream_0_full_n\,
      I5 => \^img_0_data_stream_0_empty_n\,
      O => internal_full_n_i_1_n_0
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^img_0_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"953F6AC0"
    )
        port map (
      I0 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      I1 => sobel_filter_core_U0_src_data_stream_0_V_read,
      I2 => \^img_0_data_stream_0_empty_n\,
      I3 => \^img_0_data_stream_0_full_n\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^img_0_data_stream_0_full_n\,
      I2 => \^img_0_data_stream_0_empty_n\,
      I3 => sobel_filter_core_U0_src_data_stream_0_V_read,
      I4 => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    buff_C_val_0_0_i_i_s_fu_1220 : in STD_LOGIC;
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg : entity is "image_filter_mac_eOg";
end system_image_filter_0_1_image_filter_mac_eOg;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg is
begin
image_filter_mac_eOg_DSP48_0_U: entity work.system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_10
     port map (
      P(15 downto 0) => P(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      buff_C_val_0_0_i_i_s_fu_1220 => buff_C_val_0_0_i_i_s_fu_1220
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    buff_C_val_0_0_i_i_s_fu_1220 : in STD_LOGIC;
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_2_2_i_i_i_i_reg_1429_reg : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_1 : entity is "image_filter_mac_eOg";
end system_image_filter_0_1_image_filter_mac_eOg_1;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_1 is
begin
image_filter_mac_eOg_DSP48_0_U: entity work.system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_9
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      buff_C_val_0_0_i_i_s_fu_1220 => buff_C_val_0_0_i_i_s_fu_1220,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(47 downto 0) => tmp_37_2_2_i_i_i_i_reg_1429_reg(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buff_C_val_0_0_i_i_s_fu_1220 : out STD_LOGIC;
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_NS_fsm66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_2 : entity is "image_filter_mac_eOg";
end system_image_filter_0_1_image_filter_mac_eOg_2;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_2 is
begin
image_filter_mac_eOg_DSP48_0_U: entity work.system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_8
     port map (
      P(15 downto 0) => P(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_NS_fsm66_out => ap_NS_fsm66_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 => ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      buff_C_val_0_0_i_i_s_fu_1220 => buff_C_val_0_0_i_i_s_fu_1220
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buff_C_val_0_0_i_i_s_fu_1220 : in STD_LOGIC;
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_3 : entity is "image_filter_mac_eOg";
end system_image_filter_0_1_image_filter_mac_eOg_3;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_3 is
begin
image_filter_mac_eOg_DSP48_0_U: entity work.system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_7
     port map (
      P(15 downto 0) => P(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      buff_C_val_0_0_i_i_s_fu_1220 => buff_C_val_0_0_i_i_s_fu_1220
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buff_C_val_0_0_i_i_1_reg_13740 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_NS_fsm66_out : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_condition_245 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_4 : entity is "image_filter_mac_eOg";
end system_image_filter_0_1_image_filter_mac_eOg_4;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_4 is
begin
image_filter_mac_eOg_DSP48_0_U: entity work.system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_6
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(15 downto 0) => P(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_NS_fsm66_out => ap_NS_fsm66_out,
      ap_clk => ap_clk,
      ap_condition_245 => ap_condition_245,
      ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 => ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      p_0 => \^p\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter_mac_eOg_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buff_C_val_0_0_i_i_1_reg_13740 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter_mac_eOg_5 : entity is "image_filter_mac_eOg";
end system_image_filter_0_1_image_filter_mac_eOg_5;

architecture STRUCTURE of system_image_filter_0_1_image_filter_mac_eOg_5 is
begin
image_filter_mac_eOg_DSP48_0_U: entity work.system_image_filter_0_1_image_filter_mac_eOg_DSP48_0
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(15 downto 0) => P(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_sobel_filter_corebkb is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm66_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff_A_val_0_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0]\ : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_1_full_n : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7_reg : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_sobel_filter_corebkb : entity is "sobel_filter_corebkb";
end system_image_filter_0_1_sobel_filter_corebkb;

architecture STRUCTURE of system_image_filter_0_1_sobel_filter_corebkb is
begin
sobel_filter_corebkb_ram_U: entity work.system_image_filter_0_1_sobel_filter_corebkb_ram_11
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      WEA(0) => WEA(0),
      ap_NS_fsm66_out => ap_NS_fsm66_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter7_reg => ap_enable_reg_pp0_iter7_reg,
      \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0]\ => \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0]\,
      ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346 => ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346,
      ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355 => ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355,
      buff_A_val_0_ce0 => buff_A_val_0_ce0,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_sobel_filter_corebkb_0 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    buff_A_val_0_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    col_reg_1318_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond_i_reg_1314_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_assign_i_reg_391_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \col_reg_1318_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_sobel_filter_corebkb_0 : entity is "sobel_filter_corebkb";
end system_image_filter_0_1_sobel_filter_corebkb_0;

architecture STRUCTURE of system_image_filter_0_1_sobel_filter_corebkb_0 is
begin
sobel_filter_corebkb_ram_U: entity work.system_image_filter_0_1_sobel_filter_corebkb_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      buff_A_val_0_ce0 => buff_A_val_0_ce0,
      \col_assign_i_reg_391_reg[10]\(10 downto 0) => \col_assign_i_reg_391_reg[10]\(10 downto 0),
      col_reg_1318_reg(8 downto 0) => col_reg_1318_reg(8 downto 0),
      \col_reg_1318_reg[7]\(1 downto 0) => \col_reg_1318_reg[7]\(1 downto 0),
      \exitcond_i_reg_1314_reg[0]\ => \exitcond_i_reg_1314_reg[0]\,
      p_20_in => p_20_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_sobel_filter_coredEe is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond_i_reg_1314_reg[0]\ : in STD_LOGIC;
    tmp_39_i_i_i_reg_1323 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm66_out : in STD_LOGIC;
    \buff_C_val_2_0_i_i_s_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_sobel_filter_coredEe : entity is "sobel_filter_coredEe";
end system_image_filter_0_1_sobel_filter_coredEe;

architecture STRUCTURE of system_image_filter_0_1_sobel_filter_coredEe is
begin
sobel_filter_coredEe_ram_U: entity work.system_image_filter_0_1_sobel_filter_coredEe_ram
     port map (
      A(7 downto 0) => A(7 downto 0),
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_NS_fsm66_out => ap_NS_fsm66_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(7 downto 0) => \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(7 downto 0),
      \exitcond_i_reg_1314_reg[0]\ => \exitcond_i_reg_1314_reg[0]\,
      p_20_in => p_20_in,
      ram_reg_0(0) => ram_reg(0),
      tmp_39_i_i_i_reg_1323 => tmp_39_i_i_i_reg_1323
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_sobel_filter_core is
  port (
    sobel_filter_core_U0_src_data_stream_0_V_read : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : out STD_LOGIC;
    sobel_filter_core_U0_c_low_thresh_channel_1_read : out STD_LOGIC;
    \col_assign_i_reg_391_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sobel_filter_core_U0_dst_data_stream_1_V_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_reg_1299_reg[0]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_39_i_i_i_reg_1323_reg[0]_0\ : out STD_LOGIC;
    \exitcond_i_reg_1314_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_45_i_i_i_reg_1350_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_34_i_i_i_reg_1294_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_37_i_i_i_reg_1309_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_45_i_i_i_reg_1350_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    \tmp_45_i_i_i_reg_1350_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_i_i_i_reg_1350_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_i_i_i_reg_380_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_1_full_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    ap_condition_245 : in STD_LOGIC;
    \int_rows_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_cols_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_cols_reg[8]\ : in STD_LOGIC;
    \int_rows_reg[8]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_reg[8]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \int_cols_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_reg[4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][21]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_sobel_filter_core : entity is "sobel_filter_core";
end system_image_filter_0_1_sobel_filter_core;

architecture STRUCTURE of system_image_filter_0_1_sobel_filter_core is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm66_out : STD_LOGIC;
  signal ap_condition_201 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_n_0 : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_icmp6_reg_1369 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350 : STD_LOGIC;
  signal buff_A_val_0_ce0 : STD_LOGIC;
  signal buff_A_val_0_ce1 : STD_LOGIC;
  signal buff_A_val_0_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_A_val_1_U_n_17 : STD_LOGIC;
  signal buff_A_val_1_U_n_18 : STD_LOGIC;
  signal buff_A_val_1_U_n_19 : STD_LOGIC;
  signal buff_A_val_1_U_n_9 : STD_LOGIC;
  signal buff_A_val_1_addr_reg_13350 : STD_LOGIC;
  signal buff_A_val_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_A_val_1_we1 : STD_LOGIC;
  signal buff_C_val_0_0_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_0_0_i_i_1_reg_13740 : STD_LOGIC;
  signal buff_C_val_0_0_i_i_s_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_0_0_i_i_s_fu_1220 : STD_LOGIC;
  signal \buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0\ : STD_LOGIC;
  signal \buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0\ : STD_LOGIC;
  signal \buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0\ : STD_LOGIC;
  signal \buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0\ : STD_LOGIC;
  signal \buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0\ : STD_LOGIC;
  signal \buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0\ : STD_LOGIC;
  signal buff_C_val_1_0_1_fu_754_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_1_0_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_1_0_i_i_s_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_1_0_loa_reg_1359 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_1_0_loa_reg_13590 : STD_LOGIC;
  signal buff_C_val_2_0_1_fu_747_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_2_0_i_i_s_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c_high_thresh_channe_1_reg_1155 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_low_thresh_channel_reg_1160 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal col_assign_i_reg_391 : STD_LOGIC;
  signal col_assign_i_reg_3910 : STD_LOGIC;
  signal \col_assign_i_reg_391[11]_i_4_n_0\ : STD_LOGIC;
  signal \col_assign_i_reg_391[11]_i_7_n_0\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \^col_assign_i_reg_391_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \col_assign_i_reg_391_reg_n_0_[0]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[10]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[11]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[1]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[3]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[4]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[5]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[6]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[8]\ : STD_LOGIC;
  signal \col_assign_i_reg_391_reg_n_0_[9]\ : STD_LOGIC;
  signal \col_reg_1318[0]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg_1318[0]_i_3_n_0\ : STD_LOGIC;
  signal \col_reg_1318[0]_i_4_n_0\ : STD_LOGIC;
  signal \col_reg_1318[0]_i_5_n_0\ : STD_LOGIC;
  signal \col_reg_1318[4]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg_1318[4]_i_3_n_0\ : STD_LOGIC;
  signal \col_reg_1318[4]_i_4_n_0\ : STD_LOGIC;
  signal \col_reg_1318[4]_i_5_n_0\ : STD_LOGIC;
  signal \col_reg_1318[8]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg_1318[8]_i_3_n_0\ : STD_LOGIC;
  signal \col_reg_1318[8]_i_4_n_0\ : STD_LOGIC;
  signal \col_reg_1318[8]_i_5_n_0\ : STD_LOGIC;
  signal col_reg_1318_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \col_reg_1318_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \col_reg_1318_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \col_reg_1318_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \col_reg_1318_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \col_reg_1318_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \col_reg_1318_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \col_reg_1318_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \col_reg_1318_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \col_reg_1318_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \col_reg_1318_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \col_reg_1318_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \col_reg_1318_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \col_reg_1318_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \col_reg_1318_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \col_reg_1318_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \col_reg_1318_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \col_reg_1318_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \col_reg_1318_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \col_reg_1318_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \col_reg_1318_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \col_reg_1318_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \col_reg_1318_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \col_reg_1318_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal edge_val1_i_i_i_i_reg_1485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \edge_val1_i_i_i_i_reg_1485[0]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[1]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[2]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[3]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[3]_i_3_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[3]_i_4_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[3]_i_5_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[3]_i_6_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[4]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[5]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[6]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_10_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_11_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_12_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_13_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_14_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_15_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_16_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_17_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_18_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_19_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_20_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_21_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_22_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_24_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_25_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_26_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_27_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_2_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_30_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_31_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_32_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_33_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_34_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_35_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_36_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_37_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_38_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_39_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_40_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_41_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_7_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_8_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485[7]_i_9_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_1\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_2\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_3\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_1\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_2\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_3\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_1\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_2\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_3\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal edge_weight_fu_943_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal exitcond_i_fu_644_p2 : STD_LOGIC;
  signal \exitcond_i_reg_1314[0]_i_13_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_1314[0]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_1314[0]_i_6_n_0\ : STD_LOGIC;
  signal \^exitcond_i_reg_1314_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \exitcond_i_reg_1314_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \exitcond_i_reg_1314_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \exitcond_i_reg_1314_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \exitcond_i_reg_1314_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp6_reg_1369[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp6_reg_1369[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp6_reg_1369[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp6_reg_1369_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_reg_1299[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_reg_1299[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_reg_1299[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_reg_1299[0]_i_4_n_0\ : STD_LOGIC;
  signal \^icmp_reg_1299_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_reg_1299_reg_n_0_[0]\ : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_0 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_1 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_10 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_11 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_12 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_13 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_14 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_15 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_16 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_17 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_18 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_19 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_2 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_20 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_21 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_22 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_23 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_24 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_25 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_26 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_27 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_28 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_29 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_3 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_30 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_31 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_32 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_33 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_34 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_35 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_36 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_37 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_38 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_39 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_4 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_40 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_41 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_42 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_43 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_44 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_45 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_46 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_47 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_5 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_6 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_7 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_8 : STD_LOGIC;
  signal image_filter_mac_eOg_U54_n_9 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_0 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_1 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_10 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_11 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_12 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_13 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_14 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_15 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_16 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_17 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_18 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_19 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_2 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_20 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_21 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_22 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_23 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_24 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_25 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_26 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_27 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_28 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_29 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_3 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_30 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_31 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_32 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_33 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_34 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_35 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_36 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_37 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_38 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_39 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_4 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_40 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_41 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_42 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_43 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_44 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_45 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_46 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_47 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_5 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_6 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_7 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_8 : STD_LOGIC;
  signal image_filter_mac_eOg_U55_n_9 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_0 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_1 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_10 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_11 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_12 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_13 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_14 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_15 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_2 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_3 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_4 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_5 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_6 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_7 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_8 : STD_LOGIC;
  signal image_filter_mac_eOg_U58_n_9 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_0 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_1 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_10 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_11 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_12 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_13 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_14 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_15 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_2 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_3 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_4 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_5 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_6 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_7 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_8 : STD_LOGIC;
  signal image_filter_mac_eOg_U59_n_9 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_0 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_1 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_10 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_11 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_12 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_13 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_14 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_15 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_2 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_3 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_4 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_5 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_6 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_7 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_8 : STD_LOGIC;
  signal image_filter_mac_eOg_U60_n_9 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_0 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_1 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_10 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_11 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_12 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_13 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_14 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_15 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_2 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_3 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_4 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_5 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_6 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_7 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_8 : STD_LOGIC;
  signal image_filter_mac_eOg_U61_n_9 : STD_LOGIC;
  signal or_cond3_i_i_i_fu_682_p2 : STD_LOGIC;
  signal or_cond3_i_i_i_reg_1355 : STD_LOGIC;
  signal \or_cond3_i_i_i_reg_1355[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond3_i_i_i_reg_1355[0]_i_4_n_0\ : STD_LOGIC;
  signal \or_cond3_i_i_i_reg_1355[0]_i_6_n_0\ : STD_LOGIC;
  signal or_cond_i_i_i_fu_666_p2 : STD_LOGIC;
  signal or_cond_i_i_i_reg_1346 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC;
  signal row_fu_602_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal row_i_i_i_reg_380 : STD_LOGIC;
  signal row_reg_1289 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \row_reg_1289[11]_i_2_n_0\ : STD_LOGIC;
  signal \row_reg_1289[11]_i_3_n_0\ : STD_LOGIC;
  signal \row_reg_1289[11]_i_4_n_0\ : STD_LOGIC;
  signal \row_reg_1289[4]_i_2_n_0\ : STD_LOGIC;
  signal \row_reg_1289[4]_i_3_n_0\ : STD_LOGIC;
  signal \row_reg_1289[4]_i_4_n_0\ : STD_LOGIC;
  signal \row_reg_1289[4]_i_5_n_0\ : STD_LOGIC;
  signal \row_reg_1289[8]_i_2_n_0\ : STD_LOGIC;
  signal \row_reg_1289[8]_i_3_n_0\ : STD_LOGIC;
  signal \row_reg_1289[8]_i_4_n_0\ : STD_LOGIC;
  signal \row_reg_1289[8]_i_5_n_0\ : STD_LOGIC;
  signal \row_reg_1289_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \row_reg_1289_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg_1289_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \row_reg_1289_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \row_reg_1289_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \row_reg_1289_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg_1289_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \row_reg_1289_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \row_reg_1289_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \row_reg_1289_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^sobel_filter_core_u0_c_low_thresh_channel_1_read\ : STD_LOGIC;
  signal \^sobel_filter_core_u0_src_data_stream_0_v_read\ : STD_LOGIC;
  signal tmp11_i_fu_873_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp11_i_reg_1450 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp11_i_reg_1450[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp11_i_reg_1450_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp12_i_reg_14550 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_100 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_101 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_102 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_103 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_104 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_105 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_90 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_91 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_92 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_93 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_94 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_95 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_96 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_97 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_98 : STD_LOGIC;
  signal tmp12_i_reg_1455_reg_n_99 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_100 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_101 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_102 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_103 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_104 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_105 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_90 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_91 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_92 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_93 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_94 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_95 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_96 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_97 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_98 : STD_LOGIC;
  signal tmp14_i_reg_1460_reg_n_99 : STD_LOGIC;
  signal tmp15_i_fu_886_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp4_i_fu_869_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp4_i_reg_1435 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp4_i_reg_1435[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_i_reg_1435_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_100 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_101 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_102 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_103 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_104 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_105 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_90 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_91 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_92 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_93 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_94 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_95 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_96 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_97 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_98 : STD_LOGIC;
  signal tmp5_i_reg_1440_reg_n_99 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_100 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_101 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_102 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_103 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_104 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_105 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_90 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_91 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_92 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_93 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_94 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_95 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_96 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_97 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_98 : STD_LOGIC;
  signal tmp7_i_reg_1445_reg_n_99 : STD_LOGIC;
  signal tmp8_i_fu_877_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_18_i_i_i_i_fu_901_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal tmp_19_i_i_i_i_reg_1465 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_19_i_i_i_i_reg_1465[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[11]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[11]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[11]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[1]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[1]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[1]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[1]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[4]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[4]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[4]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[4]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal tmp_21_fu_710_p4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_21_i_i_i_i_fu_921_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal tmp_22_fu_935_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_22_i_i_i_i_reg_1470 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_22_i_i_i_i_reg_1470[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[11]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[11]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[11]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[1]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[1]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[1]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[1]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[4]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[4]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[4]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[4]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal tmp_23_fu_939_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_25_i_i_i_i_fu_953_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_27_i_i_i_i_fu_975_p2 : STD_LOGIC;
  signal tmp_27_i_i_i_i_reg_1490 : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal tmp_28_i_i_i_i_fu_980_p2 : STD_LOGIC;
  signal tmp_28_i_i_i_i_reg_1496 : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_34_i_i_i_fu_608_p2 : STD_LOGIC;
  signal tmp_34_i_i_i_reg_1294 : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_34_i_i_i_reg_1294_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_36_i_i_i_fu_629_p2 : STD_LOGIC;
  signal tmp_36_i_i_i_reg_1304 : STD_LOGIC;
  signal \tmp_36_i_i_i_reg_1304[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_36_i_i_i_reg_1304[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_36_i_i_i_reg_1304[0]_i_4_n_0\ : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_106 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_107 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_108 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_109 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_110 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_111 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_112 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_113 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_114 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_115 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_116 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_117 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_118 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_119 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_120 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_121 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_122 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_123 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_124 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_125 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_126 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_127 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_128 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_129 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_130 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_131 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_132 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_133 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_134 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_135 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_136 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_137 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_138 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_139 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_140 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_141 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_142 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_143 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_144 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_145 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_146 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_147 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_148 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_149 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_150 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_151 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_152 : STD_LOGIC;
  signal tmp_37_0_i_i_i_i_reg_1399_reg_n_153 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_106 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_107 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_108 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_109 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_110 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_111 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_112 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_113 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_114 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_115 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_116 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_117 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_118 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_119 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_120 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_121 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_122 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_123 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_124 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_125 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_126 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_127 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_128 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_129 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_130 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_131 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_132 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_133 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_134 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_135 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_136 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_137 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_138 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_139 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_140 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_141 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_142 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_143 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_144 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_145 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_146 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_147 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_148 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_149 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_150 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_151 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_152 : STD_LOGIC;
  signal tmp_37_1_1_i_i_i_i_reg_1409_reg_n_153 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_106 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_107 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_108 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_109 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_110 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_111 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_112 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_113 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_114 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_115 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_116 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_117 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_118 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_119 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_120 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_121 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_122 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_123 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_124 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_125 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_126 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_127 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_128 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_129 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_130 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_131 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_132 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_133 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_134 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_135 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_136 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_137 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_138 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_139 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_140 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_141 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_142 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_143 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_144 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_145 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_146 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_147 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_148 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_149 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_150 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_151 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_152 : STD_LOGIC;
  signal tmp_37_2_1_i_i_i_i_reg_1419_reg_n_153 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_100 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_101 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_102 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_103 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_104 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_105 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_106 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_107 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_108 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_109 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_110 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_111 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_112 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_113 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_114 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_115 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_116 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_117 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_118 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_119 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_120 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_121 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_122 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_123 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_124 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_125 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_126 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_127 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_128 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_129 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_130 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_131 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_132 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_133 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_134 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_135 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_136 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_137 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_138 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_139 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_140 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_141 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_142 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_143 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_144 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_145 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_146 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_147 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_148 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_149 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_150 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_151 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_152 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_153 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_90 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_91 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_92 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_93 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_94 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_95 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_96 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_97 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_98 : STD_LOGIC;
  signal tmp_37_2_2_i_i_i_i_reg_1429_reg_n_99 : STD_LOGIC;
  signal tmp_37_i_i_i_reg_1309 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_106 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_107 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_108 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_109 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_110 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_111 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_112 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_113 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_114 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_115 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_116 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_117 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_118 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_119 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_120 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_121 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_122 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_123 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_124 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_125 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_126 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_127 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_128 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_129 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_130 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_131 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_132 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_133 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_134 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_135 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_136 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_137 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_138 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_139 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_140 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_141 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_142 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_143 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_144 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_145 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_146 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_147 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_148 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_149 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_150 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_151 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_152 : STD_LOGIC;
  signal tmp_39_0_i_i_i_i_reg_1404_reg_n_153 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_106 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_107 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_108 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_109 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_110 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_111 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_112 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_113 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_114 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_115 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_116 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_117 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_118 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_119 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_120 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_121 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_122 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_123 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_124 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_125 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_126 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_127 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_128 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_129 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_130 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_131 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_132 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_133 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_134 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_135 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_136 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_137 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_138 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_139 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_140 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_141 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_142 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_143 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_144 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_145 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_146 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_147 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_148 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_149 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_150 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_151 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_152 : STD_LOGIC;
  signal tmp_39_1_1_i_i_i_i_reg_1414_reg_n_153 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_106 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_107 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_108 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_109 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_110 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_111 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_112 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_113 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_114 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_115 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_116 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_117 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_118 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_119 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_120 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_121 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_122 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_123 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_124 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_125 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_126 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_127 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_128 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_129 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_130 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_131 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_132 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_133 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_134 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_135 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_136 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_137 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_138 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_139 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_140 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_141 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_142 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_143 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_144 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_145 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_146 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_147 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_148 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_149 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_150 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_151 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_152 : STD_LOGIC;
  signal tmp_39_2_1_i_i_i_i_reg_1424_reg_n_153 : STD_LOGIC;
  signal tmp_39_i_i_i_fu_655_p2 : STD_LOGIC;
  signal tmp_39_i_i_i_reg_1323 : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323[0]_i_9_n_0\ : STD_LOGIC;
  signal \^tmp_39_i_i_i_reg_1323_reg[0]_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[10]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[8]\ : STD_LOGIC;
  signal \tmp_40_i_i_i_reg_1330_reg_n_0_[9]\ : STD_LOGIC;
  signal tmp_45_i_i_i_reg_1350 : STD_LOGIC;
  signal x_weight_2_2_2_i_i_i_fu_881_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_weight_2_2_2_i_i_i_fu_890_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_col_assign_i_reg_391_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_reg_1318_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exitcond_i_reg_1314_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_reg_1289_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_reg_1289_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp11_i_reg_1450_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp12_i_reg_1455_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp12_i_reg_1455_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp12_i_reg_1455_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp12_i_reg_1455_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp12_i_reg_1455_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp12_i_reg_1455_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp12_i_reg_1455_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp12_i_reg_1455_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp12_i_reg_1455_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp12_i_reg_1455_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_tmp12_i_reg_1455_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp14_i_reg_1460_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp14_i_reg_1460_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp14_i_reg_1460_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp14_i_reg_1460_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp14_i_reg_1460_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp14_i_reg_1460_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp14_i_reg_1460_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp14_i_reg_1460_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp14_i_reg_1460_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp14_i_reg_1460_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_tmp14_i_reg_1460_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp4_i_reg_1435_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp5_i_reg_1440_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_i_reg_1440_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_i_reg_1440_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_i_reg_1440_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_i_reg_1440_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_i_reg_1440_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_i_reg_1440_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp5_i_reg_1440_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp5_i_reg_1440_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp5_i_reg_1440_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_tmp5_i_reg_1440_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp7_i_reg_1445_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp7_i_reg_1445_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp7_i_reg_1445_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp7_i_reg_1445_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp7_i_reg_1445_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp7_i_reg_1445_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp7_i_reg_1445_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp7_i_reg_1445_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp7_i_reg_1445_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp7_i_reg_1445_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_tmp7_i_reg_1445_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_37_0_i_i_i_i_reg_1399_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_39_0_i_i_i_i_reg_1404_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair442";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3\ : label is "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3\ : label is "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4\ : label is "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4\ : label is "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4\ : label is "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4\ : label is "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4 ";
  attribute SOFT_HLUTNM of \exitcond_i_reg_1314[0]_i_13\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \icmp_reg_1299[0]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \or_cond3_i_i_i_reg_1355[0]_i_5\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \row_reg_1289[0]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[10]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[11]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[12]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[13]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[14]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[15]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[1]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[2]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[4]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[5]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[6]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[7]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[8]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \tmp_19_i_i_i_i_reg_1465[9]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[10]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[12]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[13]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[14]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[15]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[1]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[2]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[3]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[4]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[5]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[6]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[7]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[8]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \tmp_22_i_i_i_i_reg_1470[9]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \tmp_36_i_i_i_reg_1304[0]_i_3\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \tmp_36_i_i_i_reg_1304[0]_i_4\ : label is "soft_lutpair435";
begin
  ADDRBWRADDR(5 downto 0) <= \^addrbwraddr\(5 downto 0);
  Q(0) <= \^q\(0);
  \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1 downto 0) <= \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1 downto 0);
  \col_assign_i_reg_391_reg[7]_0\(1 downto 0) <= \^col_assign_i_reg_391_reg[7]_0\(1 downto 0);
  \exitcond_i_reg_1314_reg[0]_0\(0) <= \^exitcond_i_reg_1314_reg[0]_0\(0);
  \icmp_reg_1299_reg[0]_0\(11 downto 0) <= \^icmp_reg_1299_reg[0]_0\(11 downto 0);
  ram_reg <= \^ram_reg\;
  shiftReg_ce <= \^shiftreg_ce\;
  sobel_filter_core_U0_c_low_thresh_channel_1_read <= \^sobel_filter_core_u0_c_low_thresh_channel_1_read\;
  sobel_filter_core_U0_src_data_stream_0_V_read <= \^sobel_filter_core_u0_src_data_stream_0_v_read\;
  \tmp_39_i_i_i_reg_1323_reg[0]_0\ <= \^tmp_39_i_i_i_reg_1323_reg[0]_0\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => tmp_27_i_i_i_i_reg_1490,
      I1 => edge_val1_i_i_i_i_reg_1485(0),
      I2 => tmp_28_i_i_i_i_reg_1496,
      I3 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => tmp_27_i_i_i_i_reg_1490,
      I1 => edge_val1_i_i_i_i_reg_1485(1),
      I2 => tmp_28_i_i_i_i_reg_1496,
      I3 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      O => \SRL_SIG_reg[0][1]\
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => tmp_27_i_i_i_i_reg_1490,
      I1 => edge_val1_i_i_i_i_reg_1485(2),
      I2 => tmp_28_i_i_i_i_reg_1496,
      I3 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      O => \SRL_SIG_reg[0][2]\
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => tmp_27_i_i_i_i_reg_1490,
      I1 => edge_val1_i_i_i_i_reg_1485(3),
      I2 => tmp_28_i_i_i_i_reg_1496,
      I3 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      O => \SRL_SIG_reg[0][3]\
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => tmp_27_i_i_i_i_reg_1490,
      I1 => edge_val1_i_i_i_i_reg_1485(4),
      I2 => tmp_28_i_i_i_i_reg_1496,
      I3 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      O => \SRL_SIG_reg[0][4]\
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => tmp_27_i_i_i_i_reg_1490,
      I1 => edge_val1_i_i_i_i_reg_1485(5),
      I2 => tmp_28_i_i_i_i_reg_1496,
      I3 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      O => \SRL_SIG_reg[0][5]\
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => tmp_27_i_i_i_i_reg_1490,
      I1 => edge_val1_i_i_i_i_reg_1485(6),
      I2 => tmp_28_i_i_i_i_reg_1496,
      I3 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      O => \SRL_SIG_reg[0][6]\
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => img_1_data_stream_0_full_n,
      I1 => ap_NS_fsm66_out,
      I2 => ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355,
      I3 => ap_enable_reg_pp0_iter7_reg_n_0,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => tmp_27_i_i_i_i_reg_1490,
      I1 => edge_val1_i_i_i_i_reg_1485(7),
      I2 => tmp_28_i_i_i_i_reg_1496,
      I3 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      O => \SRL_SIG_reg[0][7]\
    );
\U_image_filter_img_CeG_ram/SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \icmp_reg_1299_reg_n_0_[0]\,
      I1 => tmp_37_i_i_i_reg_1309,
      I2 => ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350,
      I3 => ap_pipeline_reg_pp0_iter6_icmp6_reg_1369,
      I4 => \^shiftreg_ce\,
      O => \SRL_SIG_reg[0][0]\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      I1 => ap_CS_fsm_state2,
      I2 => ap_condition_245,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      I1 => ap_CS_fsm_state11,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2_n_0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000FF0010"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_NS_fsm66_out,
      I4 => ap_enable_reg_pp0_iter7_reg_n_0,
      I5 => ap_enable_reg_pp0_iter6,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state2,
      I2 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      I3 => ap_rst_n,
      I4 => exitcond_i_fu_644_p2,
      I5 => p_20_in,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A000A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      I4 => ap_CS_fsm_state2,
      I5 => p_20_in,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_NS_fsm66_out,
      O => ap_condition_201
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => ap_enable_reg_pp0_iter1_reg_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm66_out,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => ap_enable_reg_pp0_iter4,
      R => '0'
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A000A0C0A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_enable_reg_pp0_iter7_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm66_out,
      I4 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      I5 => ap_CS_fsm_state2,
      O => ap_enable_reg_pp0_iter7_i_1_n_0
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7_i_1_n_0,
      Q => ap_enable_reg_pp0_iter7_reg_n_0,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[10]\,
      Q => tmp_21_fu_710_p4(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[11]\,
      Q => sel0(10),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[1]\,
      Q => tmp_21_fu_710_p4(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(0),
      Q => tmp_21_fu_710_p4(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[3]\,
      Q => tmp_21_fu_710_p4(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[4]\,
      Q => tmp_21_fu_710_p4(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[5]\,
      Q => tmp_21_fu_710_p4(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[6]\,
      Q => tmp_21_fu_710_p4(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1),
      Q => tmp_21_fu_710_p4(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[8]\,
      Q => tmp_21_fu_710_p4(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \col_assign_i_reg_391_reg_n_0_[9]\,
      Q => tmp_21_fu_710_p4(8),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \exitcond_i_reg_1314_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => or_cond3_i_i_i_reg_1355,
      Q => ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => or_cond_i_i_i_reg_1346,
      Q => ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => tmp_39_i_i_i_reg_1323,
      Q => ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => tmp_45_i_i_i_reg_1350,
      Q => ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0]\,
      Q => ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323,
      Q => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_condition_201,
      CLK => ap_clk,
      D => \icmp6_reg_1369_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3_n_0\
    );
\ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_condition_201,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355,
      Q => \ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4_n_0\
    );
\ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_condition_201,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350,
      Q => \ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4_n_0\
    );
\ap_pipeline_reg_pp0_iter6_icmp6_reg_1369_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_icmp6_reg_1369,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350,
      R => '0'
    );
buff_A_val_0_U: entity work.system_image_filter_0_1_sobel_filter_corebkb
     port map (
      ADDRBWRADDR(10) => buff_A_val_1_U_n_9,
      ADDRBWRADDR(9 downto 7) => \^addrbwraddr\(5 downto 3),
      ADDRBWRADDR(6) => \^ram_reg\,
      ADDRBWRADDR(5 downto 3) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(2) => buff_A_val_1_U_n_17,
      ADDRBWRADDR(1) => buff_A_val_1_U_n_18,
      ADDRBWRADDR(0) => buff_A_val_1_U_n_19,
      D(7 downto 0) => buff_A_val_0_q0(7 downto 0),
      E(0) => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      Q(10 downto 1) => tmp_21_fu_710_p4(9 downto 0),
      Q(0) => \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg_n_0_[0]\,
      \SRL_SIG_reg[1][7]\(7 downto 0) => D(7 downto 0),
      WEA(0) => buff_A_val_0_ce1,
      ap_NS_fsm66_out => ap_NS_fsm66_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter7_reg => ap_enable_reg_pp0_iter7_reg_n_0,
      \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0]\ => \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0]\,
      ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346 => ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346,
      ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355 => ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355,
      buff_A_val_0_ce0 => buff_A_val_0_ce0,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n
    );
buff_A_val_1_U: entity work.system_image_filter_0_1_sobel_filter_corebkb_0
     port map (
      ADDRARDADDR(10) => \tmp_40_i_i_i_reg_1330_reg_n_0_[10]\,
      ADDRARDADDR(9) => \tmp_40_i_i_i_reg_1330_reg_n_0_[9]\,
      ADDRARDADDR(8) => \tmp_40_i_i_i_reg_1330_reg_n_0_[8]\,
      ADDRARDADDR(7) => \tmp_40_i_i_i_reg_1330_reg_n_0_[7]\,
      ADDRARDADDR(6) => \tmp_40_i_i_i_reg_1330_reg_n_0_[6]\,
      ADDRARDADDR(5) => \tmp_40_i_i_i_reg_1330_reg_n_0_[5]\,
      ADDRARDADDR(4) => \tmp_40_i_i_i_reg_1330_reg_n_0_[4]\,
      ADDRARDADDR(3) => \tmp_40_i_i_i_reg_1330_reg_n_0_[3]\,
      ADDRARDADDR(2) => \tmp_40_i_i_i_reg_1330_reg_n_0_[2]\,
      ADDRARDADDR(1) => \tmp_40_i_i_i_reg_1330_reg_n_0_[1]\,
      ADDRARDADDR(0) => \tmp_40_i_i_i_reg_1330_reg_n_0_[0]\,
      ADDRBWRADDR(10) => buff_A_val_1_U_n_9,
      ADDRBWRADDR(9 downto 7) => \^addrbwraddr\(5 downto 3),
      ADDRBWRADDR(6) => \^ram_reg\,
      ADDRBWRADDR(5 downto 3) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(2) => buff_A_val_1_U_n_17,
      ADDRBWRADDR(1) => buff_A_val_1_U_n_18,
      ADDRBWRADDR(0) => buff_A_val_1_U_n_19,
      D(7 downto 0) => buff_A_val_0_q0(7 downto 0),
      DOBDO(7 downto 0) => buff_A_val_1_q0(7 downto 0),
      E(0) => buff_A_val_1_we1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      WEA(0) => p_18_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      buff_A_val_0_ce0 => buff_A_val_0_ce0,
      \col_assign_i_reg_391_reg[10]\(10) => \col_assign_i_reg_391_reg_n_0_[10]\,
      \col_assign_i_reg_391_reg[10]\(9) => \col_assign_i_reg_391_reg_n_0_[9]\,
      \col_assign_i_reg_391_reg[10]\(8) => \col_assign_i_reg_391_reg_n_0_[8]\,
      \col_assign_i_reg_391_reg[10]\(7) => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1),
      \col_assign_i_reg_391_reg[10]\(6) => \col_assign_i_reg_391_reg_n_0_[6]\,
      \col_assign_i_reg_391_reg[10]\(5) => \col_assign_i_reg_391_reg_n_0_[5]\,
      \col_assign_i_reg_391_reg[10]\(4) => \col_assign_i_reg_391_reg_n_0_[4]\,
      \col_assign_i_reg_391_reg[10]\(3) => \col_assign_i_reg_391_reg_n_0_[3]\,
      \col_assign_i_reg_391_reg[10]\(2) => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(0),
      \col_assign_i_reg_391_reg[10]\(1) => \col_assign_i_reg_391_reg_n_0_[1]\,
      \col_assign_i_reg_391_reg[10]\(0) => \col_assign_i_reg_391_reg_n_0_[0]\,
      col_reg_1318_reg(8 downto 6) => col_reg_1318_reg(10 downto 8),
      col_reg_1318_reg(5 downto 2) => col_reg_1318_reg(6 downto 3),
      col_reg_1318_reg(1 downto 0) => col_reg_1318_reg(1 downto 0),
      \col_reg_1318_reg[7]\(1 downto 0) => \^col_assign_i_reg_391_reg[7]_0\(1 downto 0),
      \exitcond_i_reg_1314_reg[0]\ => \exitcond_i_reg_1314_reg_n_0_[0]\,
      p_20_in => p_20_in
    );
buff_A_val_2_U: entity work.system_image_filter_0_1_sobel_filter_coredEe
     port map (
      A(7 downto 0) => buff_C_val_2_0_1_fu_747_p3(7 downto 0),
      ADDRARDADDR(10) => \tmp_40_i_i_i_reg_1330_reg_n_0_[10]\,
      ADDRARDADDR(9) => \tmp_40_i_i_i_reg_1330_reg_n_0_[9]\,
      ADDRARDADDR(8) => \tmp_40_i_i_i_reg_1330_reg_n_0_[8]\,
      ADDRARDADDR(7) => \tmp_40_i_i_i_reg_1330_reg_n_0_[7]\,
      ADDRARDADDR(6) => \tmp_40_i_i_i_reg_1330_reg_n_0_[6]\,
      ADDRARDADDR(5) => \tmp_40_i_i_i_reg_1330_reg_n_0_[5]\,
      ADDRARDADDR(4) => \tmp_40_i_i_i_reg_1330_reg_n_0_[4]\,
      ADDRARDADDR(3) => \tmp_40_i_i_i_reg_1330_reg_n_0_[3]\,
      ADDRARDADDR(2) => \tmp_40_i_i_i_reg_1330_reg_n_0_[2]\,
      ADDRARDADDR(1) => \tmp_40_i_i_i_reg_1330_reg_n_0_[1]\,
      ADDRARDADDR(0) => \tmp_40_i_i_i_reg_1330_reg_n_0_[0]\,
      DOBDO(7 downto 0) => buff_A_val_1_q0(7 downto 0),
      E(0) => buff_A_val_1_we1,
      Q(10 downto 1) => tmp_21_fu_710_p4(9 downto 0),
      Q(0) => \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg_n_0_[0]\,
      WEA(0) => buff_A_val_0_ce1,
      \ap_CS_fsm_reg[2]\(0) => ap_CS_fsm_pp0_stage0,
      ap_NS_fsm66_out => ap_NS_fsm66_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      \buff_C_val_2_0_i_i_s_fu_146_reg[7]\(7 downto 0) => buff_C_val_2_0_i_i_s_fu_146(7 downto 0),
      \exitcond_i_reg_1314_reg[0]\ => \exitcond_i_reg_1314_reg_n_0_[0]\,
      p_20_in => p_20_in,
      ram_reg(0) => p_18_in,
      tmp_39_i_i_i_reg_1323 => tmp_39_i_i_i_reg_1323
    );
\buff_C_val_0_0_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      D => D(0),
      Q => buff_C_val_0_0_fu_130(0),
      R => '0'
    );
\buff_C_val_0_0_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      D => D(1),
      Q => buff_C_val_0_0_fu_130(1),
      R => '0'
    );
\buff_C_val_0_0_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      D => D(2),
      Q => buff_C_val_0_0_fu_130(2),
      R => '0'
    );
\buff_C_val_0_0_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      D => D(3),
      Q => buff_C_val_0_0_fu_130(3),
      R => '0'
    );
\buff_C_val_0_0_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      D => D(4),
      Q => buff_C_val_0_0_fu_130(4),
      R => '0'
    );
\buff_C_val_0_0_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      D => D(5),
      Q => buff_C_val_0_0_fu_130(5),
      R => '0'
    );
\buff_C_val_0_0_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      D => D(6),
      Q => buff_C_val_0_0_fu_130(6),
      R => '0'
    );
\buff_C_val_0_0_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_src_data_stream_0_v_read\,
      D => D(7),
      Q => buff_C_val_0_0_fu_130(7),
      R => '0'
    );
\buff_C_val_0_0_i_i_s_fu_122[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_0_0_fu_130(0),
      I1 => buff_C_val_0_0_i_i_s_fu_122(0),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => \buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0\
    );
\buff_C_val_0_0_i_i_s_fu_122[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_0_0_fu_130(1),
      I1 => buff_C_val_0_0_i_i_s_fu_122(1),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => \buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0\
    );
\buff_C_val_0_0_i_i_s_fu_122[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_0_0_fu_130(2),
      I1 => buff_C_val_0_0_i_i_s_fu_122(2),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => \buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0\
    );
\buff_C_val_0_0_i_i_s_fu_122[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_0_0_fu_130(3),
      I1 => buff_C_val_0_0_i_i_s_fu_122(3),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => \buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0\
    );
\buff_C_val_0_0_i_i_s_fu_122[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_0_0_fu_130(4),
      I1 => buff_C_val_0_0_i_i_s_fu_122(4),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => \buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0\
    );
\buff_C_val_0_0_i_i_s_fu_122[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_0_0_fu_130(5),
      I1 => buff_C_val_0_0_i_i_s_fu_122(5),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => \buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0\
    );
\buff_C_val_0_0_i_i_s_fu_122[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_0_0_fu_130(6),
      I1 => buff_C_val_0_0_i_i_s_fu_122(6),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => \buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0\
    );
\buff_C_val_0_0_i_i_s_fu_122[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_0_0_fu_130(7),
      I1 => buff_C_val_0_0_i_i_s_fu_122(7),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => \buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0\
    );
\buff_C_val_0_0_i_i_s_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => \buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0\,
      Q => buff_C_val_0_0_i_i_s_fu_122(0),
      R => '0'
    );
\buff_C_val_0_0_i_i_s_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => \buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0\,
      Q => buff_C_val_0_0_i_i_s_fu_122(1),
      R => '0'
    );
\buff_C_val_0_0_i_i_s_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => \buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0\,
      Q => buff_C_val_0_0_i_i_s_fu_122(2),
      R => '0'
    );
\buff_C_val_0_0_i_i_s_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => \buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0\,
      Q => buff_C_val_0_0_i_i_s_fu_122(3),
      R => '0'
    );
\buff_C_val_0_0_i_i_s_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => \buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0\,
      Q => buff_C_val_0_0_i_i_s_fu_122(4),
      R => '0'
    );
\buff_C_val_0_0_i_i_s_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => \buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0\,
      Q => buff_C_val_0_0_i_i_s_fu_122(5),
      R => '0'
    );
\buff_C_val_0_0_i_i_s_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => \buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0\,
      Q => buff_C_val_0_0_i_i_s_fu_122(6),
      R => '0'
    );
\buff_C_val_0_0_i_i_s_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => \buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0\,
      Q => buff_C_val_0_0_i_i_s_fu_122(7),
      R => '0'
    );
\buff_C_val_1_0_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_we1,
      D => buff_A_val_0_q0(0),
      Q => buff_C_val_1_0_fu_118(0),
      R => '0'
    );
\buff_C_val_1_0_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_we1,
      D => buff_A_val_0_q0(1),
      Q => buff_C_val_1_0_fu_118(1),
      R => '0'
    );
\buff_C_val_1_0_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_we1,
      D => buff_A_val_0_q0(2),
      Q => buff_C_val_1_0_fu_118(2),
      R => '0'
    );
\buff_C_val_1_0_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_we1,
      D => buff_A_val_0_q0(3),
      Q => buff_C_val_1_0_fu_118(3),
      R => '0'
    );
\buff_C_val_1_0_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_we1,
      D => buff_A_val_0_q0(4),
      Q => buff_C_val_1_0_fu_118(4),
      R => '0'
    );
\buff_C_val_1_0_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_we1,
      D => buff_A_val_0_q0(5),
      Q => buff_C_val_1_0_fu_118(5),
      R => '0'
    );
\buff_C_val_1_0_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_we1,
      D => buff_A_val_0_q0(6),
      Q => buff_C_val_1_0_fu_118(6),
      R => '0'
    );
\buff_C_val_1_0_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_we1,
      D => buff_A_val_0_q0(7),
      Q => buff_C_val_1_0_fu_118(7),
      R => '0'
    );
\buff_C_val_1_0_i_i_s_fu_134[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_1_0_loa_reg_1359(0),
      I1 => buff_C_val_1_0_i_i_s_fu_134(0),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_1_fu_754_p3(0)
    );
\buff_C_val_1_0_i_i_s_fu_134[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_1_0_loa_reg_1359(1),
      I1 => buff_C_val_1_0_i_i_s_fu_134(1),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_1_fu_754_p3(1)
    );
\buff_C_val_1_0_i_i_s_fu_134[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_1_0_loa_reg_1359(2),
      I1 => buff_C_val_1_0_i_i_s_fu_134(2),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_1_fu_754_p3(2)
    );
\buff_C_val_1_0_i_i_s_fu_134[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_1_0_loa_reg_1359(3),
      I1 => buff_C_val_1_0_i_i_s_fu_134(3),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_1_fu_754_p3(3)
    );
\buff_C_val_1_0_i_i_s_fu_134[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_1_0_loa_reg_1359(4),
      I1 => buff_C_val_1_0_i_i_s_fu_134(4),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_1_fu_754_p3(4)
    );
\buff_C_val_1_0_i_i_s_fu_134[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_1_0_loa_reg_1359(5),
      I1 => buff_C_val_1_0_i_i_s_fu_134(5),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_1_fu_754_p3(5)
    );
\buff_C_val_1_0_i_i_s_fu_134[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_1_0_loa_reg_1359(6),
      I1 => buff_C_val_1_0_i_i_s_fu_134(6),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_1_fu_754_p3(6)
    );
\buff_C_val_1_0_i_i_s_fu_134[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => buff_C_val_1_0_loa_reg_1359(7),
      I1 => buff_C_val_1_0_i_i_s_fu_134(7),
      I2 => ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_1_fu_754_p3(7)
    );
\buff_C_val_1_0_i_i_s_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_1_0_1_fu_754_p3(0),
      Q => buff_C_val_1_0_i_i_s_fu_134(0),
      R => '0'
    );
\buff_C_val_1_0_i_i_s_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_1_0_1_fu_754_p3(1),
      Q => buff_C_val_1_0_i_i_s_fu_134(1),
      R => '0'
    );
\buff_C_val_1_0_i_i_s_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_1_0_1_fu_754_p3(2),
      Q => buff_C_val_1_0_i_i_s_fu_134(2),
      R => '0'
    );
\buff_C_val_1_0_i_i_s_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_1_0_1_fu_754_p3(3),
      Q => buff_C_val_1_0_i_i_s_fu_134(3),
      R => '0'
    );
\buff_C_val_1_0_i_i_s_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_1_0_1_fu_754_p3(4),
      Q => buff_C_val_1_0_i_i_s_fu_134(4),
      R => '0'
    );
\buff_C_val_1_0_i_i_s_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_1_0_1_fu_754_p3(5),
      Q => buff_C_val_1_0_i_i_s_fu_134(5),
      R => '0'
    );
\buff_C_val_1_0_i_i_s_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_1_0_1_fu_754_p3(6),
      Q => buff_C_val_1_0_i_i_s_fu_134(6),
      R => '0'
    );
\buff_C_val_1_0_i_i_s_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_1_0_1_fu_754_p3(7),
      Q => buff_C_val_1_0_i_i_s_fu_134(7),
      R => '0'
    );
\buff_C_val_1_0_loa_reg_1359[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ap_NS_fsm66_out,
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0]\,
      I2 => ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323,
      O => buff_C_val_1_0_loa_reg_13590
    );
\buff_C_val_1_0_loa_reg_1359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_loa_reg_13590,
      D => buff_C_val_1_0_fu_118(0),
      Q => buff_C_val_1_0_loa_reg_1359(0),
      R => '0'
    );
\buff_C_val_1_0_loa_reg_1359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_loa_reg_13590,
      D => buff_C_val_1_0_fu_118(1),
      Q => buff_C_val_1_0_loa_reg_1359(1),
      R => '0'
    );
\buff_C_val_1_0_loa_reg_1359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_loa_reg_13590,
      D => buff_C_val_1_0_fu_118(2),
      Q => buff_C_val_1_0_loa_reg_1359(2),
      R => '0'
    );
\buff_C_val_1_0_loa_reg_1359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_loa_reg_13590,
      D => buff_C_val_1_0_fu_118(3),
      Q => buff_C_val_1_0_loa_reg_1359(3),
      R => '0'
    );
\buff_C_val_1_0_loa_reg_1359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_loa_reg_13590,
      D => buff_C_val_1_0_fu_118(4),
      Q => buff_C_val_1_0_loa_reg_1359(4),
      R => '0'
    );
\buff_C_val_1_0_loa_reg_1359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_loa_reg_13590,
      D => buff_C_val_1_0_fu_118(5),
      Q => buff_C_val_1_0_loa_reg_1359(5),
      R => '0'
    );
\buff_C_val_1_0_loa_reg_1359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_loa_reg_13590,
      D => buff_C_val_1_0_fu_118(6),
      Q => buff_C_val_1_0_loa_reg_1359(6),
      R => '0'
    );
\buff_C_val_1_0_loa_reg_1359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_loa_reg_13590,
      D => buff_C_val_1_0_fu_118(7),
      Q => buff_C_val_1_0_loa_reg_1359(7),
      R => '0'
    );
\buff_C_val_2_0_i_i_s_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_2_0_1_fu_747_p3(0),
      Q => buff_C_val_2_0_i_i_s_fu_146(0),
      R => '0'
    );
\buff_C_val_2_0_i_i_s_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_2_0_1_fu_747_p3(1),
      Q => buff_C_val_2_0_i_i_s_fu_146(1),
      R => '0'
    );
\buff_C_val_2_0_i_i_s_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_2_0_1_fu_747_p3(2),
      Q => buff_C_val_2_0_i_i_s_fu_146(2),
      R => '0'
    );
\buff_C_val_2_0_i_i_s_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_2_0_1_fu_747_p3(3),
      Q => buff_C_val_2_0_i_i_s_fu_146(3),
      R => '0'
    );
\buff_C_val_2_0_i_i_s_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_2_0_1_fu_747_p3(4),
      Q => buff_C_val_2_0_i_i_s_fu_146(4),
      R => '0'
    );
\buff_C_val_2_0_i_i_s_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_2_0_1_fu_747_p3(5),
      Q => buff_C_val_2_0_i_i_s_fu_146(5),
      R => '0'
    );
\buff_C_val_2_0_i_i_s_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_2_0_1_fu_747_p3(6),
      Q => buff_C_val_2_0_i_i_s_fu_146(6),
      R => '0'
    );
\buff_C_val_2_0_i_i_s_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_i_i_s_fu_1220,
      D => buff_C_val_2_0_1_fu_747_p3(7),
      Q => buff_C_val_2_0_i_i_s_fu_146(7),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(0),
      Q => c_high_thresh_channe_1_reg_1155(0),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(10),
      Q => c_high_thresh_channe_1_reg_1155(10),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(11),
      Q => c_high_thresh_channe_1_reg_1155(11),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(12),
      Q => c_high_thresh_channe_1_reg_1155(12),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(13),
      Q => c_high_thresh_channe_1_reg_1155(13),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(14),
      Q => c_high_thresh_channe_1_reg_1155(14),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(15),
      Q => c_high_thresh_channe_1_reg_1155(15),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(16),
      Q => c_high_thresh_channe_1_reg_1155(16),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(17),
      Q => c_high_thresh_channe_1_reg_1155(17),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(18),
      Q => c_high_thresh_channe_1_reg_1155(18),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(19),
      Q => c_high_thresh_channe_1_reg_1155(19),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(1),
      Q => c_high_thresh_channe_1_reg_1155(1),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(20),
      Q => c_high_thresh_channe_1_reg_1155(20),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(21),
      Q => c_high_thresh_channe_1_reg_1155(21),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(22),
      Q => c_high_thresh_channe_1_reg_1155(22),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(23),
      Q => c_high_thresh_channe_1_reg_1155(23),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(24),
      Q => c_high_thresh_channe_1_reg_1155(24),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(25),
      Q => c_high_thresh_channe_1_reg_1155(25),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(26),
      Q => c_high_thresh_channe_1_reg_1155(26),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(27),
      Q => c_high_thresh_channe_1_reg_1155(27),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(28),
      Q => c_high_thresh_channe_1_reg_1155(28),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(29),
      Q => c_high_thresh_channe_1_reg_1155(29),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(2),
      Q => c_high_thresh_channe_1_reg_1155(2),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(30),
      Q => c_high_thresh_channe_1_reg_1155(30),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(31),
      Q => c_high_thresh_channe_1_reg_1155(31),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(3),
      Q => c_high_thresh_channe_1_reg_1155(3),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(4),
      Q => c_high_thresh_channe_1_reg_1155(4),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(5),
      Q => c_high_thresh_channe_1_reg_1155(5),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(6),
      Q => c_high_thresh_channe_1_reg_1155(6),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(7),
      Q => c_high_thresh_channe_1_reg_1155(7),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(8),
      Q => c_high_thresh_channe_1_reg_1155(8),
      R => '0'
    );
\c_high_thresh_channe_1_reg_1155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]_0\(9),
      Q => c_high_thresh_channe_1_reg_1155(9),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(0),
      Q => c_low_thresh_channel_reg_1160(0),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(10),
      Q => c_low_thresh_channel_reg_1160(10),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(11),
      Q => c_low_thresh_channel_reg_1160(11),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(12),
      Q => c_low_thresh_channel_reg_1160(12),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(13),
      Q => c_low_thresh_channel_reg_1160(13),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(14),
      Q => c_low_thresh_channel_reg_1160(14),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(15),
      Q => c_low_thresh_channel_reg_1160(15),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(16),
      Q => c_low_thresh_channel_reg_1160(16),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(17),
      Q => c_low_thresh_channel_reg_1160(17),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(18),
      Q => c_low_thresh_channel_reg_1160(18),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(19),
      Q => c_low_thresh_channel_reg_1160(19),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(1),
      Q => c_low_thresh_channel_reg_1160(1),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(20),
      Q => c_low_thresh_channel_reg_1160(20),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(21),
      Q => c_low_thresh_channel_reg_1160(21),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(22),
      Q => c_low_thresh_channel_reg_1160(22),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(23),
      Q => c_low_thresh_channel_reg_1160(23),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(24),
      Q => c_low_thresh_channel_reg_1160(24),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(25),
      Q => c_low_thresh_channel_reg_1160(25),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(26),
      Q => c_low_thresh_channel_reg_1160(26),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(27),
      Q => c_low_thresh_channel_reg_1160(27),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(28),
      Q => c_low_thresh_channel_reg_1160(28),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(29),
      Q => c_low_thresh_channel_reg_1160(29),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(2),
      Q => c_low_thresh_channel_reg_1160(2),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(30),
      Q => c_low_thresh_channel_reg_1160(30),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(31),
      Q => c_low_thresh_channel_reg_1160(31),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(3),
      Q => c_low_thresh_channel_reg_1160(3),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(4),
      Q => c_low_thresh_channel_reg_1160(4),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(5),
      Q => c_low_thresh_channel_reg_1160(5),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(6),
      Q => c_low_thresh_channel_reg_1160(6),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(7),
      Q => c_low_thresh_channel_reg_1160(7),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(8),
      Q => c_low_thresh_channel_reg_1160(8),
      R => '0'
    );
\c_low_thresh_channel_reg_1160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      D => \SRL_SIG_reg[1][31]\(9),
      Q => c_low_thresh_channel_reg_1160(9),
      R => '0'
    );
\col_assign_i_reg_391[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      I1 => ap_CS_fsm_state2,
      I2 => p_20_in,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      O => col_assign_i_reg_391
    );
\col_assign_i_reg_391[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => p_20_in,
      O => col_assign_i_reg_3910
    );
\col_assign_i_reg_391[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004080208020401"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(9),
      I1 => \^icmp_reg_1299_reg[0]_0\(10),
      I2 => \^icmp_reg_1299_reg[0]_0\(11),
      I3 => \int_rows_reg[10]\(10),
      I4 => \int_rows_reg[8]\,
      I5 => \int_rows_reg[10]\(9),
      O => \col_assign_i_reg_391[11]_i_4_n_0\
    );
\col_assign_i_reg_391[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(0),
      I1 => \^icmp_reg_1299_reg[0]_0\(1),
      I2 => \^icmp_reg_1299_reg[0]_0\(2),
      I3 => \int_rows_reg[10]\(0),
      I4 => \int_rows_reg[10]\(1),
      I5 => \int_rows_reg[10]\(2),
      O => \col_assign_i_reg_391[11]_i_7_n_0\
    );
\col_assign_i_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(0),
      Q => \col_assign_i_reg_391_reg_n_0_[0]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(10),
      Q => \col_assign_i_reg_391_reg_n_0_[10]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(11),
      Q => \col_assign_i_reg_391_reg_n_0_[11]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      CO(2) => \col_assign_i_reg_391_reg[11]_i_3_n_1\,
      CO(1) => \col_assign_i_reg_391_reg[11]_i_3_n_2\,
      CO(0) => \col_assign_i_reg_391_reg[11]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_col_assign_i_reg_391_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \col_assign_i_reg_391[11]_i_4_n_0\,
      S(2 downto 1) => \int_rows_reg[6]\(1 downto 0),
      S(0) => \col_assign_i_reg_391[11]_i_7_n_0\
    );
\col_assign_i_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(1),
      Q => \col_assign_i_reg_391_reg_n_0_[1]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => \^col_assign_i_reg_391_reg[7]_0\(0),
      Q => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(0),
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(3),
      Q => \col_assign_i_reg_391_reg_n_0_[3]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(4),
      Q => \col_assign_i_reg_391_reg_n_0_[4]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(5),
      Q => \col_assign_i_reg_391_reg_n_0_[5]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(6),
      Q => \col_assign_i_reg_391_reg_n_0_[6]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => \^col_assign_i_reg_391_reg[7]_0\(1),
      Q => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1),
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(8),
      Q => \col_assign_i_reg_391_reg_n_0_[8]\,
      R => col_assign_i_reg_391
    );
\col_assign_i_reg_391_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_i_reg_3910,
      D => col_reg_1318_reg(9),
      Q => \col_assign_i_reg_391_reg_n_0_[9]\,
      R => col_assign_i_reg_391
    );
\col_reg_1318[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[3]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(3),
      O => \col_reg_1318[0]_i_2_n_0\
    );
\col_reg_1318[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \^col_assign_i_reg_391_reg[7]_0\(0),
      O => \col_reg_1318[0]_i_3_n_0\
    );
\col_reg_1318[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(1),
      O => \col_reg_1318[0]_i_4_n_0\
    );
\col_reg_1318[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(0),
      O => \col_reg_1318[0]_i_5_n_0\
    );
\col_reg_1318[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \^col_assign_i_reg_391_reg[7]_0\(1),
      O => \col_reg_1318[4]_i_2_n_0\
    );
\col_reg_1318[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(6),
      O => \col_reg_1318[4]_i_3_n_0\
    );
\col_reg_1318[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[5]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(5),
      O => \col_reg_1318[4]_i_4_n_0\
    );
\col_reg_1318[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[4]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(4),
      O => \col_reg_1318[4]_i_5_n_0\
    );
\col_reg_1318[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[11]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(11),
      O => \col_reg_1318[8]_i_2_n_0\
    );
\col_reg_1318[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[10]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(10),
      O => \col_reg_1318[8]_i_3_n_0\
    );
\col_reg_1318[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[9]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(9),
      O => \col_reg_1318[8]_i_4_n_0\
    );
\col_reg_1318[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[8]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(8),
      O => \col_reg_1318[8]_i_5_n_0\
    );
\col_reg_1318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[0]_i_1_n_7\,
      Q => col_reg_1318_reg(0),
      R => '0'
    );
\col_reg_1318_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_reg_1318_reg[0]_i_1_n_0\,
      CO(2) => \col_reg_1318_reg[0]_i_1_n_1\,
      CO(1) => \col_reg_1318_reg[0]_i_1_n_2\,
      CO(0) => \col_reg_1318_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \col_reg_1318_reg[0]_i_1_n_4\,
      O(2) => \col_reg_1318_reg[0]_i_1_n_5\,
      O(1) => \col_reg_1318_reg[0]_i_1_n_6\,
      O(0) => \col_reg_1318_reg[0]_i_1_n_7\,
      S(3) => \col_reg_1318[0]_i_2_n_0\,
      S(2) => \col_reg_1318[0]_i_3_n_0\,
      S(1) => \col_reg_1318[0]_i_4_n_0\,
      S(0) => \col_reg_1318[0]_i_5_n_0\
    );
\col_reg_1318_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[8]_i_1_n_5\,
      Q => col_reg_1318_reg(10),
      R => '0'
    );
\col_reg_1318_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[8]_i_1_n_4\,
      Q => col_reg_1318_reg(11),
      R => '0'
    );
\col_reg_1318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[0]_i_1_n_6\,
      Q => col_reg_1318_reg(1),
      R => '0'
    );
\col_reg_1318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[0]_i_1_n_5\,
      Q => \^col_assign_i_reg_391_reg[7]_0\(0),
      R => '0'
    );
\col_reg_1318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[0]_i_1_n_4\,
      Q => col_reg_1318_reg(3),
      R => '0'
    );
\col_reg_1318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[4]_i_1_n_7\,
      Q => col_reg_1318_reg(4),
      R => '0'
    );
\col_reg_1318_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_reg_1318_reg[0]_i_1_n_0\,
      CO(3) => \col_reg_1318_reg[4]_i_1_n_0\,
      CO(2) => \col_reg_1318_reg[4]_i_1_n_1\,
      CO(1) => \col_reg_1318_reg[4]_i_1_n_2\,
      CO(0) => \col_reg_1318_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_reg_1318_reg[4]_i_1_n_4\,
      O(2) => \col_reg_1318_reg[4]_i_1_n_5\,
      O(1) => \col_reg_1318_reg[4]_i_1_n_6\,
      O(0) => \col_reg_1318_reg[4]_i_1_n_7\,
      S(3) => \col_reg_1318[4]_i_2_n_0\,
      S(2) => \col_reg_1318[4]_i_3_n_0\,
      S(1) => \col_reg_1318[4]_i_4_n_0\,
      S(0) => \col_reg_1318[4]_i_5_n_0\
    );
\col_reg_1318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[4]_i_1_n_6\,
      Q => col_reg_1318_reg(5),
      R => '0'
    );
\col_reg_1318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[4]_i_1_n_5\,
      Q => col_reg_1318_reg(6),
      R => '0'
    );
\col_reg_1318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[4]_i_1_n_4\,
      Q => \^col_assign_i_reg_391_reg[7]_0\(1),
      R => '0'
    );
\col_reg_1318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[8]_i_1_n_7\,
      Q => col_reg_1318_reg(8),
      R => '0'
    );
\col_reg_1318_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_reg_1318_reg[4]_i_1_n_0\,
      CO(3) => \NLW_col_reg_1318_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \col_reg_1318_reg[8]_i_1_n_1\,
      CO(1) => \col_reg_1318_reg[8]_i_1_n_2\,
      CO(0) => \col_reg_1318_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_reg_1318_reg[8]_i_1_n_4\,
      O(2) => \col_reg_1318_reg[8]_i_1_n_5\,
      O(1) => \col_reg_1318_reg[8]_i_1_n_6\,
      O(0) => \col_reg_1318_reg[8]_i_1_n_7\,
      S(3) => \col_reg_1318[8]_i_2_n_0\,
      S(2) => \col_reg_1318[8]_i_3_n_0\,
      S(1) => \col_reg_1318[8]_i_4_n_0\,
      S(0) => \col_reg_1318[8]_i_5_n_0\
    );
\col_reg_1318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_0_ce0,
      D => \col_reg_1318_reg[8]_i_1_n_6\,
      Q => col_reg_1318_reg(9),
      R => '0'
    );
\edge_val1_i_i_i_i_reg_1485[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(0),
      O => \edge_val1_i_i_i_i_reg_1485[0]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(1),
      O => \edge_val1_i_i_i_i_reg_1485[1]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(2),
      O => \edge_val1_i_i_i_i_reg_1485[2]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(3),
      O => \edge_val1_i_i_i_i_reg_1485[3]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_i_i_i_i_reg_1465(3),
      I1 => tmp_22_i_i_i_i_reg_1470(3),
      O => \edge_val1_i_i_i_i_reg_1485[3]_i_3_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_i_i_i_i_reg_1465(2),
      I1 => tmp_22_i_i_i_i_reg_1470(2),
      O => \edge_val1_i_i_i_i_reg_1485[3]_i_4_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_i_i_i_i_reg_1465(1),
      I1 => tmp_22_i_i_i_i_reg_1470(1),
      O => \edge_val1_i_i_i_i_reg_1485[3]_i_5_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_i_i_i_i_reg_1465(0),
      I1 => tmp_22_i_i_i_i_reg_1470(0),
      O => \edge_val1_i_i_i_i_reg_1485[3]_i_6_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(4),
      O => \edge_val1_i_i_i_i_reg_1485[4]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(5),
      O => \edge_val1_i_i_i_i_reg_1485[5]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(6),
      O => \edge_val1_i_i_i_i_reg_1485[6]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I1 => ap_NS_fsm66_out,
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_fu_943_p2(8),
      I1 => edge_weight_fu_943_p2(9),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_10_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_i_i_i_i_reg_1465(7),
      I1 => tmp_22_i_i_i_i_reg_1470(7),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_11_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_i_i_i_i_reg_1465(6),
      I1 => tmp_22_i_i_i_i_reg_1470(6),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_12_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_i_i_i_i_reg_1465(5),
      I1 => tmp_22_i_i_i_i_reg_1470(5),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_13_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_i_i_i_i_reg_1465(4),
      I1 => tmp_22_i_i_i_i_reg_1470(4),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_14_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => edge_weight_fu_943_p2(6),
      I1 => edge_weight_fu_943_p2(7),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_15_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => edge_weight_fu_943_p2(4),
      I1 => edge_weight_fu_943_p2(5),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_16_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => edge_weight_fu_943_p2(2),
      I1 => edge_weight_fu_943_p2(3),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_17_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => edge_weight_fu_943_p2(0),
      I1 => edge_weight_fu_943_p2(1),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_18_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_weight_fu_943_p2(6),
      I1 => edge_weight_fu_943_p2(7),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_19_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(7),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_2_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_weight_fu_943_p2(4),
      I1 => edge_weight_fu_943_p2(5),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_20_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_weight_fu_943_p2(2),
      I1 => edge_weight_fu_943_p2(3),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_21_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_weight_fu_943_p2(0),
      I1 => edge_weight_fu_943_p2(1),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_22_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(15),
      I1 => tmp_19_i_i_i_i_reg_1465(15),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_24_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(14),
      I1 => tmp_19_i_i_i_i_reg_1465(14),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_25_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(13),
      I1 => tmp_19_i_i_i_i_reg_1465(13),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_26_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(12),
      I1 => tmp_19_i_i_i_i_reg_1465(12),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_27_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(11),
      I1 => tmp_19_i_i_i_i_reg_1465(11),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_30_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(10),
      I1 => tmp_19_i_i_i_i_reg_1465(10),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_31_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(9),
      I1 => tmp_19_i_i_i_i_reg_1465(9),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_32_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(8),
      I1 => tmp_19_i_i_i_i_reg_1465(8),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_33_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(7),
      I1 => tmp_19_i_i_i_i_reg_1465(7),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_34_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(6),
      I1 => tmp_19_i_i_i_i_reg_1465(6),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_35_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(5),
      I1 => tmp_19_i_i_i_i_reg_1465(5),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_36_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(4),
      I1 => tmp_19_i_i_i_i_reg_1465(4),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_37_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(3),
      I1 => tmp_19_i_i_i_i_reg_1465(3),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_38_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(2),
      I1 => tmp_19_i_i_i_i_reg_1465(2),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_39_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(1),
      I1 => tmp_19_i_i_i_i_reg_1465(1),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_40_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_22_i_i_i_i_reg_1470(0),
      I1 => tmp_19_i_i_i_i_reg_1465(0),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_41_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_fu_943_p2(14),
      I1 => edge_weight_fu_943_p2(15),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_7_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_fu_943_p2(12),
      I1 => edge_weight_fu_943_p2(13),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_8_n_0\
    );
\edge_val1_i_i_i_i_reg_1485[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_fu_943_p2(10),
      I1 => edge_weight_fu_943_p2(11),
      O => \edge_val1_i_i_i_i_reg_1485[7]_i_9_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \edge_val1_i_i_i_i_reg_1485[0]_i_1_n_0\,
      Q => edge_val1_i_i_i_i_reg_1485(0),
      R => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \edge_val1_i_i_i_i_reg_1485[1]_i_1_n_0\,
      Q => edge_val1_i_i_i_i_reg_1485(1),
      R => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \edge_val1_i_i_i_i_reg_1485[2]_i_1_n_0\,
      Q => edge_val1_i_i_i_i_reg_1485(2),
      R => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \edge_val1_i_i_i_i_reg_1485[3]_i_1_n_0\,
      Q => edge_val1_i_i_i_i_reg_1485(3),
      R => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_0\,
      CO(2) => \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_1\,
      CO(1) => \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_2\,
      CO(0) => \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_19_i_i_i_i_reg_1465(3 downto 0),
      O(3 downto 0) => tmp_25_i_i_i_i_fu_953_p2(3 downto 0),
      S(3) => \edge_val1_i_i_i_i_reg_1485[3]_i_3_n_0\,
      S(2) => \edge_val1_i_i_i_i_reg_1485[3]_i_4_n_0\,
      S(1) => \edge_val1_i_i_i_i_reg_1485[3]_i_5_n_0\,
      S(0) => \edge_val1_i_i_i_i_reg_1485[3]_i_6_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \edge_val1_i_i_i_i_reg_1485[4]_i_1_n_0\,
      Q => edge_val1_i_i_i_i_reg_1485(4),
      R => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \edge_val1_i_i_i_i_reg_1485[5]_i_1_n_0\,
      Q => edge_val1_i_i_i_i_reg_1485(5),
      R => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \edge_val1_i_i_i_i_reg_1485[6]_i_1_n_0\,
      Q => edge_val1_i_i_i_i_reg_1485(6),
      R => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => \edge_val1_i_i_i_i_reg_1485[7]_i_2_n_0\,
      Q => edge_val1_i_i_i_i_reg_1485(7),
      R => \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[7]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_0\,
      CO(3) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_0\,
      CO(2) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_1\,
      CO(1) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_2\,
      CO(0) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_22_i_i_i_i_reg_1470(11 downto 8),
      O(3 downto 0) => edge_weight_fu_943_p2(11 downto 8),
      S(3) => \edge_val1_i_i_i_i_reg_1485[7]_i_30_n_0\,
      S(2) => \edge_val1_i_i_i_i_reg_1485[7]_i_31_n_0\,
      S(1) => \edge_val1_i_i_i_i_reg_1485[7]_i_32_n_0\,
      S(0) => \edge_val1_i_i_i_i_reg_1485[7]_i_33_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[7]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_0\,
      CO(3) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_0\,
      CO(2) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_1\,
      CO(1) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_2\,
      CO(0) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_22_i_i_i_i_reg_1470(7 downto 4),
      O(3 downto 0) => edge_weight_fu_943_p2(7 downto 4),
      S(3) => \edge_val1_i_i_i_i_reg_1485[7]_i_34_n_0\,
      S(2) => \edge_val1_i_i_i_i_reg_1485[7]_i_35_n_0\,
      S(1) => \edge_val1_i_i_i_i_reg_1485[7]_i_36_n_0\,
      S(0) => \edge_val1_i_i_i_i_reg_1485[7]_i_37_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[7]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_0\,
      CO(2) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_1\,
      CO(1) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_2\,
      CO(0) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_22_i_i_i_i_reg_1470(3 downto 0),
      O(3 downto 0) => edge_weight_fu_943_p2(3 downto 0),
      S(3) => \edge_val1_i_i_i_i_reg_1485[7]_i_38_n_0\,
      S(2) => \edge_val1_i_i_i_i_reg_1485[7]_i_39_n_0\,
      S(1) => \edge_val1_i_i_i_i_reg_1485[7]_i_40_n_0\,
      S(0) => \edge_val1_i_i_i_i_reg_1485[7]_i_41_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_0\,
      CO(3) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      CO(2) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_1\,
      CO(1) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_2\,
      CO(0) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => edge_weight_fu_943_p2(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val1_i_i_i_i_reg_1485[7]_i_7_n_0\,
      S(2) => \edge_val1_i_i_i_i_reg_1485[7]_i_8_n_0\,
      S(1) => \edge_val1_i_i_i_i_reg_1485[7]_i_9_n_0\,
      S(0) => \edge_val1_i_i_i_i_reg_1485[7]_i_10_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_0\,
      CO(3) => \NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_1\,
      CO(1) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_2\,
      CO(0) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_19_i_i_i_i_reg_1465(6 downto 4),
      O(3 downto 0) => tmp_25_i_i_i_i_fu_953_p2(7 downto 4),
      S(3) => \edge_val1_i_i_i_i_reg_1485[7]_i_11_n_0\,
      S(2) => \edge_val1_i_i_i_i_reg_1485[7]_i_12_n_0\,
      S(1) => \edge_val1_i_i_i_i_reg_1485[7]_i_13_n_0\,
      S(0) => \edge_val1_i_i_i_i_reg_1485[7]_i_14_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_0\,
      CO(2) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_1\,
      CO(1) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_2\,
      CO(0) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \edge_val1_i_i_i_i_reg_1485[7]_i_15_n_0\,
      DI(2) => \edge_val1_i_i_i_i_reg_1485[7]_i_16_n_0\,
      DI(1) => \edge_val1_i_i_i_i_reg_1485[7]_i_17_n_0\,
      DI(0) => \edge_val1_i_i_i_i_reg_1485[7]_i_18_n_0\,
      O(3 downto 0) => \NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val1_i_i_i_i_reg_1485[7]_i_19_n_0\,
      S(2) => \edge_val1_i_i_i_i_reg_1485[7]_i_20_n_0\,
      S(1) => \edge_val1_i_i_i_i_reg_1485[7]_i_21_n_0\,
      S(0) => \edge_val1_i_i_i_i_reg_1485[7]_i_22_n_0\
    );
\edge_val1_i_i_i_i_reg_1485_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_0\,
      CO(3) => \NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_1\,
      CO(1) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_2\,
      CO(0) => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_22_i_i_i_i_reg_1470(14 downto 12),
      O(3 downto 0) => edge_weight_fu_943_p2(15 downto 12),
      S(3) => \edge_val1_i_i_i_i_reg_1485[7]_i_24_n_0\,
      S(2) => \edge_val1_i_i_i_i_reg_1485[7]_i_25_n_0\,
      S(1) => \edge_val1_i_i_i_i_reg_1485[7]_i_26_n_0\,
      S(0) => \edge_val1_i_i_i_i_reg_1485[7]_i_27_n_0\
    );
\exitcond_i_reg_1314[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(0),
      O => \exitcond_i_reg_1314[0]_i_13_n_0\
    );
\exitcond_i_reg_1314[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004080208020401"
    )
        port map (
      I0 => \^addrbwraddr\(5),
      I1 => buff_A_val_1_U_n_9,
      I2 => \^exitcond_i_reg_1314_reg[0]_0\(0),
      I3 => \int_cols_reg[10]\(10),
      I4 => \int_cols_reg[8]\,
      I5 => \int_cols_reg[10]\(9),
      O => \exitcond_i_reg_1314[0]_i_3_n_0\
    );
\exitcond_i_reg_1314[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0240801020040801"
    )
        port map (
      I0 => \exitcond_i_reg_1314[0]_i_13_n_0\,
      I1 => buff_A_val_1_U_n_18,
      I2 => buff_A_val_1_U_n_17,
      I3 => \int_cols_reg[10]\(0),
      I4 => \int_cols_reg[10]\(1),
      I5 => \int_cols_reg[10]\(2),
      O => \exitcond_i_reg_1314[0]_i_6_n_0\
    );
\exitcond_i_reg_1314[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[11]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_reg_1318_reg(11),
      O => \^exitcond_i_reg_1314_reg[0]_0\(0)
    );
\exitcond_i_reg_1314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => exitcond_i_fu_644_p2,
      Q => \exitcond_i_reg_1314_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_i_reg_1314_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond_i_fu_644_p2,
      CO(2) => \exitcond_i_reg_1314_reg[0]_i_2_n_1\,
      CO(1) => \exitcond_i_reg_1314_reg[0]_i_2_n_2\,
      CO(0) => \exitcond_i_reg_1314_reg[0]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond_i_reg_1314_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \exitcond_i_reg_1314[0]_i_3_n_0\,
      S(2 downto 1) => S(1 downto 0),
      S(0) => \exitcond_i_reg_1314[0]_i_6_n_0\
    );
\icmp6_reg_1369[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222222222E2"
    )
        port map (
      I0 => \icmp6_reg_1369_reg_n_0_[0]\,
      I1 => p_9_in,
      I2 => \icmp6_reg_1369[0]_i_3_n_0\,
      I3 => tmp_21_fu_710_p4(0),
      I4 => tmp_21_fu_710_p4(1),
      I5 => tmp_21_fu_710_p4(2),
      O => \icmp6_reg_1369[0]_i_1_n_0\
    );
\icmp6_reg_1369[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0]\,
      I1 => ap_NS_fsm66_out,
      O => p_9_in
    );
\icmp6_reg_1369[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => tmp_21_fu_710_p4(7),
      I1 => tmp_21_fu_710_p4(8),
      I2 => tmp_21_fu_710_p4(9),
      I3 => sel0(10),
      I4 => \icmp6_reg_1369[0]_i_4_n_0\,
      O => \icmp6_reg_1369[0]_i_3_n_0\
    );
\icmp6_reg_1369[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_21_fu_710_p4(6),
      I1 => tmp_21_fu_710_p4(5),
      I2 => tmp_21_fu_710_p4(4),
      I3 => tmp_21_fu_710_p4(3),
      O => \icmp6_reg_1369[0]_i_4_n_0\
    );
\icmp6_reg_1369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp6_reg_1369[0]_i_1_n_0\,
      Q => \icmp6_reg_1369_reg_n_0_[0]\,
      R => '0'
    );
\icmp_reg_1299[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA03AA00AA00AA"
    )
        port map (
      I0 => \icmp_reg_1299_reg_n_0_[0]\,
      I1 => \^icmp_reg_1299_reg[0]_0\(8),
      I2 => \^icmp_reg_1299_reg[0]_0\(9),
      I3 => ap_enable_reg_pp0_iter00,
      I4 => \icmp_reg_1299[0]_i_2_n_0\,
      I5 => \icmp_reg_1299[0]_i_3_n_0\,
      O => \icmp_reg_1299[0]_i_1_n_0\
    );
\icmp_reg_1299[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(10),
      I1 => \^icmp_reg_1299_reg[0]_0\(11),
      O => \icmp_reg_1299[0]_i_2_n_0\
    );
\icmp_reg_1299[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(1),
      I1 => \^icmp_reg_1299_reg[0]_0\(2),
      I2 => \^icmp_reg_1299_reg[0]_0\(3),
      I3 => \icmp_reg_1299[0]_i_4_n_0\,
      O => \icmp_reg_1299[0]_i_3_n_0\
    );
\icmp_reg_1299[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(7),
      I1 => \^icmp_reg_1299_reg[0]_0\(6),
      I2 => \^icmp_reg_1299_reg[0]_0\(5),
      I3 => \^icmp_reg_1299_reg[0]_0\(4),
      O => \icmp_reg_1299[0]_i_4_n_0\
    );
\icmp_reg_1299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_1299[0]_i_1_n_0\,
      Q => \icmp_reg_1299_reg_n_0_[0]\,
      R => '0'
    );
image_filter_mac_eOg_U54: entity work.system_image_filter_0_1_image_filter_mac_eOg
     port map (
      P(15) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_90,
      P(14) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_91,
      P(13) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_92,
      P(12) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_93,
      P(11) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_94,
      P(10) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_95,
      P(9) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_96,
      P(8) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_97,
      P(7) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_98,
      P(6) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_99,
      P(5) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_100,
      P(4) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_101,
      P(3) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_102,
      P(2) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_103,
      P(1) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_104,
      P(0) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_105,
      PCOUT(47) => image_filter_mac_eOg_U54_n_0,
      PCOUT(46) => image_filter_mac_eOg_U54_n_1,
      PCOUT(45) => image_filter_mac_eOg_U54_n_2,
      PCOUT(44) => image_filter_mac_eOg_U54_n_3,
      PCOUT(43) => image_filter_mac_eOg_U54_n_4,
      PCOUT(42) => image_filter_mac_eOg_U54_n_5,
      PCOUT(41) => image_filter_mac_eOg_U54_n_6,
      PCOUT(40) => image_filter_mac_eOg_U54_n_7,
      PCOUT(39) => image_filter_mac_eOg_U54_n_8,
      PCOUT(38) => image_filter_mac_eOg_U54_n_9,
      PCOUT(37) => image_filter_mac_eOg_U54_n_10,
      PCOUT(36) => image_filter_mac_eOg_U54_n_11,
      PCOUT(35) => image_filter_mac_eOg_U54_n_12,
      PCOUT(34) => image_filter_mac_eOg_U54_n_13,
      PCOUT(33) => image_filter_mac_eOg_U54_n_14,
      PCOUT(32) => image_filter_mac_eOg_U54_n_15,
      PCOUT(31) => image_filter_mac_eOg_U54_n_16,
      PCOUT(30) => image_filter_mac_eOg_U54_n_17,
      PCOUT(29) => image_filter_mac_eOg_U54_n_18,
      PCOUT(28) => image_filter_mac_eOg_U54_n_19,
      PCOUT(27) => image_filter_mac_eOg_U54_n_20,
      PCOUT(26) => image_filter_mac_eOg_U54_n_21,
      PCOUT(25) => image_filter_mac_eOg_U54_n_22,
      PCOUT(24) => image_filter_mac_eOg_U54_n_23,
      PCOUT(23) => image_filter_mac_eOg_U54_n_24,
      PCOUT(22) => image_filter_mac_eOg_U54_n_25,
      PCOUT(21) => image_filter_mac_eOg_U54_n_26,
      PCOUT(20) => image_filter_mac_eOg_U54_n_27,
      PCOUT(19) => image_filter_mac_eOg_U54_n_28,
      PCOUT(18) => image_filter_mac_eOg_U54_n_29,
      PCOUT(17) => image_filter_mac_eOg_U54_n_30,
      PCOUT(16) => image_filter_mac_eOg_U54_n_31,
      PCOUT(15) => image_filter_mac_eOg_U54_n_32,
      PCOUT(14) => image_filter_mac_eOg_U54_n_33,
      PCOUT(13) => image_filter_mac_eOg_U54_n_34,
      PCOUT(12) => image_filter_mac_eOg_U54_n_35,
      PCOUT(11) => image_filter_mac_eOg_U54_n_36,
      PCOUT(10) => image_filter_mac_eOg_U54_n_37,
      PCOUT(9) => image_filter_mac_eOg_U54_n_38,
      PCOUT(8) => image_filter_mac_eOg_U54_n_39,
      PCOUT(7) => image_filter_mac_eOg_U54_n_40,
      PCOUT(6) => image_filter_mac_eOg_U54_n_41,
      PCOUT(5) => image_filter_mac_eOg_U54_n_42,
      PCOUT(4) => image_filter_mac_eOg_U54_n_43,
      PCOUT(3) => image_filter_mac_eOg_U54_n_44,
      PCOUT(2) => image_filter_mac_eOg_U54_n_45,
      PCOUT(1) => image_filter_mac_eOg_U54_n_46,
      PCOUT(0) => image_filter_mac_eOg_U54_n_47,
      Q(7 downto 0) => buff_C_val_0_0_i_i_s_fu_122(7 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]_7\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      ap_clk => ap_clk,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      buff_C_val_0_0_i_i_s_fu_1220 => buff_C_val_0_0_i_i_s_fu_1220
    );
image_filter_mac_eOg_U55: entity work.system_image_filter_0_1_image_filter_mac_eOg_1
     port map (
      PCOUT(47) => image_filter_mac_eOg_U55_n_0,
      PCOUT(46) => image_filter_mac_eOg_U55_n_1,
      PCOUT(45) => image_filter_mac_eOg_U55_n_2,
      PCOUT(44) => image_filter_mac_eOg_U55_n_3,
      PCOUT(43) => image_filter_mac_eOg_U55_n_4,
      PCOUT(42) => image_filter_mac_eOg_U55_n_5,
      PCOUT(41) => image_filter_mac_eOg_U55_n_6,
      PCOUT(40) => image_filter_mac_eOg_U55_n_7,
      PCOUT(39) => image_filter_mac_eOg_U55_n_8,
      PCOUT(38) => image_filter_mac_eOg_U55_n_9,
      PCOUT(37) => image_filter_mac_eOg_U55_n_10,
      PCOUT(36) => image_filter_mac_eOg_U55_n_11,
      PCOUT(35) => image_filter_mac_eOg_U55_n_12,
      PCOUT(34) => image_filter_mac_eOg_U55_n_13,
      PCOUT(33) => image_filter_mac_eOg_U55_n_14,
      PCOUT(32) => image_filter_mac_eOg_U55_n_15,
      PCOUT(31) => image_filter_mac_eOg_U55_n_16,
      PCOUT(30) => image_filter_mac_eOg_U55_n_17,
      PCOUT(29) => image_filter_mac_eOg_U55_n_18,
      PCOUT(28) => image_filter_mac_eOg_U55_n_19,
      PCOUT(27) => image_filter_mac_eOg_U55_n_20,
      PCOUT(26) => image_filter_mac_eOg_U55_n_21,
      PCOUT(25) => image_filter_mac_eOg_U55_n_22,
      PCOUT(24) => image_filter_mac_eOg_U55_n_23,
      PCOUT(23) => image_filter_mac_eOg_U55_n_24,
      PCOUT(22) => image_filter_mac_eOg_U55_n_25,
      PCOUT(21) => image_filter_mac_eOg_U55_n_26,
      PCOUT(20) => image_filter_mac_eOg_U55_n_27,
      PCOUT(19) => image_filter_mac_eOg_U55_n_28,
      PCOUT(18) => image_filter_mac_eOg_U55_n_29,
      PCOUT(17) => image_filter_mac_eOg_U55_n_30,
      PCOUT(16) => image_filter_mac_eOg_U55_n_31,
      PCOUT(15) => image_filter_mac_eOg_U55_n_32,
      PCOUT(14) => image_filter_mac_eOg_U55_n_33,
      PCOUT(13) => image_filter_mac_eOg_U55_n_34,
      PCOUT(12) => image_filter_mac_eOg_U55_n_35,
      PCOUT(11) => image_filter_mac_eOg_U55_n_36,
      PCOUT(10) => image_filter_mac_eOg_U55_n_37,
      PCOUT(9) => image_filter_mac_eOg_U55_n_38,
      PCOUT(8) => image_filter_mac_eOg_U55_n_39,
      PCOUT(7) => image_filter_mac_eOg_U55_n_40,
      PCOUT(6) => image_filter_mac_eOg_U55_n_41,
      PCOUT(5) => image_filter_mac_eOg_U55_n_42,
      PCOUT(4) => image_filter_mac_eOg_U55_n_43,
      PCOUT(3) => image_filter_mac_eOg_U55_n_44,
      PCOUT(2) => image_filter_mac_eOg_U55_n_45,
      PCOUT(1) => image_filter_mac_eOg_U55_n_46,
      PCOUT(0) => image_filter_mac_eOg_U55_n_47,
      Q(7 downto 0) => buff_C_val_0_0_i_i_s_fu_122(7 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      ap_clk => ap_clk,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      buff_C_val_0_0_i_i_s_fu_1220 => buff_C_val_0_0_i_i_s_fu_1220,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(47) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_106,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(46) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_107,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(45) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_108,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(44) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_109,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(43) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_110,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(42) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_111,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(41) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_112,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(40) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_113,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(39) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_114,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(38) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_115,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(37) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_116,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(36) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_117,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(35) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_118,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(34) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_119,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(33) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_120,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(32) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_121,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(31) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_122,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(30) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_123,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(29) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_124,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(28) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_125,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(27) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_126,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(26) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_127,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(25) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_128,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(24) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_129,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(23) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_130,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(22) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_131,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(21) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_132,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(20) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_133,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(19) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_134,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(18) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_135,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(17) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_136,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(16) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_137,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(15) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_138,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(14) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_139,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(13) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_140,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(12) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_141,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(11) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_142,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(10) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_143,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(9) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_144,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(8) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_145,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(7) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_146,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(6) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_147,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(5) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_148,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(4) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_149,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(3) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_150,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(2) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_151,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(1) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_152,
      tmp_37_2_2_i_i_i_i_reg_1429_reg(0) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_153
    );
image_filter_mac_eOg_U58: entity work.system_image_filter_0_1_image_filter_mac_eOg_2
     port map (
      P(15) => image_filter_mac_eOg_U58_n_0,
      P(14) => image_filter_mac_eOg_U58_n_1,
      P(13) => image_filter_mac_eOg_U58_n_2,
      P(12) => image_filter_mac_eOg_U58_n_3,
      P(11) => image_filter_mac_eOg_U58_n_4,
      P(10) => image_filter_mac_eOg_U58_n_5,
      P(9) => image_filter_mac_eOg_U58_n_6,
      P(8) => image_filter_mac_eOg_U58_n_7,
      P(7) => image_filter_mac_eOg_U58_n_8,
      P(6) => image_filter_mac_eOg_U58_n_9,
      P(5) => image_filter_mac_eOg_U58_n_10,
      P(4) => image_filter_mac_eOg_U58_n_11,
      P(3) => image_filter_mac_eOg_U58_n_12,
      P(2) => image_filter_mac_eOg_U58_n_13,
      P(1) => image_filter_mac_eOg_U58_n_14,
      P(0) => image_filter_mac_eOg_U58_n_15,
      PCOUT(47) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_106,
      PCOUT(46) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_107,
      PCOUT(45) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_108,
      PCOUT(44) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_109,
      PCOUT(43) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_110,
      PCOUT(42) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_111,
      PCOUT(41) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_112,
      PCOUT(40) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_113,
      PCOUT(39) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_114,
      PCOUT(38) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_115,
      PCOUT(37) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_116,
      PCOUT(36) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_117,
      PCOUT(35) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_118,
      PCOUT(34) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_119,
      PCOUT(33) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_120,
      PCOUT(32) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_121,
      PCOUT(31) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_122,
      PCOUT(30) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_123,
      PCOUT(29) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_124,
      PCOUT(28) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_125,
      PCOUT(27) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_126,
      PCOUT(26) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_127,
      PCOUT(25) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_128,
      PCOUT(24) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_129,
      PCOUT(23) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_130,
      PCOUT(22) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_131,
      PCOUT(21) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_132,
      PCOUT(20) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_133,
      PCOUT(19) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_134,
      PCOUT(18) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_135,
      PCOUT(17) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_136,
      PCOUT(16) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_137,
      PCOUT(15) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_138,
      PCOUT(14) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_139,
      PCOUT(13) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_140,
      PCOUT(12) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_141,
      PCOUT(11) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_142,
      PCOUT(10) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_143,
      PCOUT(9) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_144,
      PCOUT(8) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_145,
      PCOUT(7) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_146,
      PCOUT(6) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_147,
      PCOUT(5) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_148,
      PCOUT(4) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_149,
      PCOUT(3) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_150,
      PCOUT(2) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_151,
      PCOUT(1) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_152,
      PCOUT(0) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_153,
      Q(7 downto 0) => buff_C_val_1_0_i_i_s_fu_134(7 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]_12\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      ap_NS_fsm66_out => ap_NS_fsm66_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 => ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      buff_C_val_0_0_i_i_s_fu_1220 => buff_C_val_0_0_i_i_s_fu_1220
    );
image_filter_mac_eOg_U59: entity work.system_image_filter_0_1_image_filter_mac_eOg_3
     port map (
      P(15) => image_filter_mac_eOg_U59_n_0,
      P(14) => image_filter_mac_eOg_U59_n_1,
      P(13) => image_filter_mac_eOg_U59_n_2,
      P(12) => image_filter_mac_eOg_U59_n_3,
      P(11) => image_filter_mac_eOg_U59_n_4,
      P(10) => image_filter_mac_eOg_U59_n_5,
      P(9) => image_filter_mac_eOg_U59_n_6,
      P(8) => image_filter_mac_eOg_U59_n_7,
      P(7) => image_filter_mac_eOg_U59_n_8,
      P(6) => image_filter_mac_eOg_U59_n_9,
      P(5) => image_filter_mac_eOg_U59_n_10,
      P(4) => image_filter_mac_eOg_U59_n_11,
      P(3) => image_filter_mac_eOg_U59_n_12,
      P(2) => image_filter_mac_eOg_U59_n_13,
      P(1) => image_filter_mac_eOg_U59_n_14,
      P(0) => image_filter_mac_eOg_U59_n_15,
      PCOUT(47) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_106,
      PCOUT(46) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_107,
      PCOUT(45) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_108,
      PCOUT(44) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_109,
      PCOUT(43) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_110,
      PCOUT(42) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_111,
      PCOUT(41) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_112,
      PCOUT(40) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_113,
      PCOUT(39) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_114,
      PCOUT(38) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_115,
      PCOUT(37) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_116,
      PCOUT(36) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_117,
      PCOUT(35) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_118,
      PCOUT(34) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_119,
      PCOUT(33) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_120,
      PCOUT(32) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_121,
      PCOUT(31) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_122,
      PCOUT(30) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_123,
      PCOUT(29) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_124,
      PCOUT(28) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_125,
      PCOUT(27) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_126,
      PCOUT(26) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_127,
      PCOUT(25) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_128,
      PCOUT(24) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_129,
      PCOUT(23) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_130,
      PCOUT(22) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_131,
      PCOUT(21) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_132,
      PCOUT(20) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_133,
      PCOUT(19) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_134,
      PCOUT(18) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_135,
      PCOUT(17) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_136,
      PCOUT(16) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_137,
      PCOUT(15) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_138,
      PCOUT(14) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_139,
      PCOUT(13) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_140,
      PCOUT(12) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_141,
      PCOUT(11) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_142,
      PCOUT(10) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_143,
      PCOUT(9) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_144,
      PCOUT(8) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_145,
      PCOUT(7) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_146,
      PCOUT(6) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_147,
      PCOUT(5) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_148,
      PCOUT(4) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_149,
      PCOUT(3) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_150,
      PCOUT(2) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_151,
      PCOUT(1) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_152,
      PCOUT(0) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_153,
      Q(7 downto 0) => buff_C_val_1_0_i_i_s_fu_134(7 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]_4\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      ap_clk => ap_clk,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      buff_C_val_0_0_i_i_s_fu_1220 => buff_C_val_0_0_i_i_s_fu_1220
    );
image_filter_mac_eOg_U60: entity work.system_image_filter_0_1_image_filter_mac_eOg_4
     port map (
      A(7 downto 0) => buff_C_val_2_0_1_fu_747_p3(7 downto 0),
      P(15) => image_filter_mac_eOg_U60_n_0,
      P(14) => image_filter_mac_eOg_U60_n_1,
      P(13) => image_filter_mac_eOg_U60_n_2,
      P(12) => image_filter_mac_eOg_U60_n_3,
      P(11) => image_filter_mac_eOg_U60_n_4,
      P(10) => image_filter_mac_eOg_U60_n_5,
      P(9) => image_filter_mac_eOg_U60_n_6,
      P(8) => image_filter_mac_eOg_U60_n_7,
      P(7) => image_filter_mac_eOg_U60_n_8,
      P(6) => image_filter_mac_eOg_U60_n_9,
      P(5) => image_filter_mac_eOg_U60_n_10,
      P(4) => image_filter_mac_eOg_U60_n_11,
      P(3) => image_filter_mac_eOg_U60_n_12,
      P(2) => image_filter_mac_eOg_U60_n_13,
      P(1) => image_filter_mac_eOg_U60_n_14,
      P(0) => image_filter_mac_eOg_U60_n_15,
      PCOUT(47) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_106,
      PCOUT(46) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_107,
      PCOUT(45) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_108,
      PCOUT(44) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_109,
      PCOUT(43) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_110,
      PCOUT(42) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_111,
      PCOUT(41) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_112,
      PCOUT(40) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_113,
      PCOUT(39) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_114,
      PCOUT(38) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_115,
      PCOUT(37) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_116,
      PCOUT(36) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_117,
      PCOUT(35) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_118,
      PCOUT(34) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_119,
      PCOUT(33) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_120,
      PCOUT(32) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_121,
      PCOUT(31) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_122,
      PCOUT(30) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_123,
      PCOUT(29) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_124,
      PCOUT(28) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_125,
      PCOUT(27) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_126,
      PCOUT(26) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_127,
      PCOUT(25) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_128,
      PCOUT(24) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_129,
      PCOUT(23) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_130,
      PCOUT(22) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_131,
      PCOUT(21) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_132,
      PCOUT(20) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_133,
      PCOUT(19) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_134,
      PCOUT(18) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_135,
      PCOUT(17) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_136,
      PCOUT(16) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_137,
      PCOUT(15) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_138,
      PCOUT(14) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_139,
      PCOUT(13) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_140,
      PCOUT(12) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_141,
      PCOUT(11) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_142,
      PCOUT(10) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_143,
      PCOUT(9) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_144,
      PCOUT(8) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_145,
      PCOUT(7) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_146,
      PCOUT(6) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_147,
      PCOUT(5) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_148,
      PCOUT(4) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_149,
      PCOUT(3) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_150,
      PCOUT(2) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_151,
      PCOUT(1) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_152,
      PCOUT(0) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_153,
      Q(0) => \^q\(0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]_14\(7 downto 0),
      ap_NS_fsm66_out => ap_NS_fsm66_out,
      ap_clk => ap_clk,
      ap_condition_245 => ap_condition_245,
      ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314 => ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740,
      \^p\ => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\
    );
image_filter_mac_eOg_U61: entity work.system_image_filter_0_1_image_filter_mac_eOg_5
     port map (
      A(7 downto 0) => buff_C_val_2_0_1_fu_747_p3(7 downto 0),
      P(15) => image_filter_mac_eOg_U61_n_0,
      P(14) => image_filter_mac_eOg_U61_n_1,
      P(13) => image_filter_mac_eOg_U61_n_2,
      P(12) => image_filter_mac_eOg_U61_n_3,
      P(11) => image_filter_mac_eOg_U61_n_4,
      P(10) => image_filter_mac_eOg_U61_n_5,
      P(9) => image_filter_mac_eOg_U61_n_6,
      P(8) => image_filter_mac_eOg_U61_n_7,
      P(7) => image_filter_mac_eOg_U61_n_8,
      P(6) => image_filter_mac_eOg_U61_n_9,
      P(5) => image_filter_mac_eOg_U61_n_10,
      P(4) => image_filter_mac_eOg_U61_n_11,
      P(3) => image_filter_mac_eOg_U61_n_12,
      P(2) => image_filter_mac_eOg_U61_n_13,
      P(1) => image_filter_mac_eOg_U61_n_14,
      P(0) => image_filter_mac_eOg_U61_n_15,
      PCOUT(47) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_106,
      PCOUT(46) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_107,
      PCOUT(45) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_108,
      PCOUT(44) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_109,
      PCOUT(43) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_110,
      PCOUT(42) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_111,
      PCOUT(41) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_112,
      PCOUT(40) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_113,
      PCOUT(39) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_114,
      PCOUT(38) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_115,
      PCOUT(37) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_116,
      PCOUT(36) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_117,
      PCOUT(35) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_118,
      PCOUT(34) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_119,
      PCOUT(33) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_120,
      PCOUT(32) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_121,
      PCOUT(31) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_122,
      PCOUT(30) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_123,
      PCOUT(29) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_124,
      PCOUT(28) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_125,
      PCOUT(27) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_126,
      PCOUT(26) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_127,
      PCOUT(25) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_128,
      PCOUT(24) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_129,
      PCOUT(23) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_130,
      PCOUT(22) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_131,
      PCOUT(21) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_132,
      PCOUT(20) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_133,
      PCOUT(19) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_134,
      PCOUT(18) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_135,
      PCOUT(17) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_136,
      PCOUT(16) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_137,
      PCOUT(15) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_138,
      PCOUT(14) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_139,
      PCOUT(13) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_140,
      PCOUT(12) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_141,
      PCOUT(11) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_142,
      PCOUT(10) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_143,
      PCOUT(9) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_144,
      PCOUT(8) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_145,
      PCOUT(7) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_146,
      PCOUT(6) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_147,
      PCOUT(5) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_148,
      PCOUT(4) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_149,
      PCOUT(3) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_150,
      PCOUT(2) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_151,
      PCOUT(1) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_152,
      PCOUT(0) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_153,
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]_6\(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      ap_clk => ap_clk,
      buff_C_val_0_0_i_i_1_reg_13740 => buff_C_val_0_0_i_i_1_reg_13740
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7_reg_n_0,
      I1 => ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355,
      I2 => ap_NS_fsm66_out,
      O => sobel_filter_core_U0_dst_data_stream_1_V_write
    );
\or_cond3_i_i_i_reg_1355[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_20_in,
      I1 => exitcond_i_fu_644_p2,
      O => p_15_in
    );
\or_cond3_i_i_i_reg_1355[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => tmp_36_i_i_i_reg_1304,
      I1 => \^addrbwraddr\(3),
      I2 => \^addrbwraddr\(1),
      I3 => \or_cond3_i_i_i_reg_1355[0]_i_3_n_0\,
      I4 => \^addrbwraddr\(4),
      I5 => \or_cond3_i_i_i_reg_1355[0]_i_4_n_0\,
      O => or_cond3_i_i_i_fu_682_p2
    );
\or_cond3_i_i_i_reg_1355[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => col_reg_1318_reg(11),
      I1 => \col_assign_i_reg_391_reg_n_0_[11]\,
      I2 => col_reg_1318_reg(10),
      I3 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I4 => \col_assign_i_reg_391_reg_n_0_[10]\,
      O => \or_cond3_i_i_i_reg_1355[0]_i_3_n_0\
    );
\or_cond3_i_i_i_reg_1355[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => buff_A_val_1_U_n_17,
      I1 => \^addrbwraddr\(2),
      I2 => \or_cond3_i_i_i_reg_1355[0]_i_6_n_0\,
      I3 => buff_A_val_1_U_n_18,
      I4 => \^ram_reg\,
      I5 => \^addrbwraddr\(5),
      O => \or_cond3_i_i_i_reg_1355[0]_i_4_n_0\
    );
\or_cond3_i_i_i_reg_1355[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^tmp_39_i_i_i_reg_1323_reg[0]_0\
    );
\or_cond3_i_i_i_reg_1355[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => col_reg_1318_reg(3),
      I1 => \col_assign_i_reg_391_reg_n_0_[3]\,
      I2 => col_reg_1318_reg(0),
      I3 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I4 => \col_assign_i_reg_391_reg_n_0_[0]\,
      O => \or_cond3_i_i_i_reg_1355[0]_i_6_n_0\
    );
\or_cond3_i_i_i_reg_1355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => or_cond3_i_i_i_fu_682_p2,
      Q => or_cond3_i_i_i_reg_1355,
      R => '0'
    );
\or_cond_i_i_i_reg_1346[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_39_i_i_i_fu_655_p2,
      I1 => tmp_34_i_i_i_reg_1294,
      O => or_cond_i_i_i_fu_666_p2
    );
\or_cond_i_i_i_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => or_cond_i_i_i_fu_666_p2,
      Q => or_cond_i_i_i_reg_1346,
      R => '0'
    );
\row_i_i_i_reg_380[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      I1 => ap_CS_fsm_state11,
      O => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(0),
      Q => \^icmp_reg_1299_reg[0]_0\(0),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(10),
      Q => \^icmp_reg_1299_reg[0]_0\(10),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(11),
      Q => \^icmp_reg_1299_reg[0]_0\(11),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(1),
      Q => \^icmp_reg_1299_reg[0]_0\(1),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(2),
      Q => \^icmp_reg_1299_reg[0]_0\(2),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(3),
      Q => \^icmp_reg_1299_reg[0]_0\(3),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(4),
      Q => \^icmp_reg_1299_reg[0]_0\(4),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(5),
      Q => \^icmp_reg_1299_reg[0]_0\(5),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(6),
      Q => \^icmp_reg_1299_reg[0]_0\(6),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(7),
      Q => \^icmp_reg_1299_reg[0]_0\(7),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(8),
      Q => \^icmp_reg_1299_reg[0]_0\(8),
      R => row_i_i_i_reg_380
    );
\row_i_i_i_reg_380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => row_reg_1289(9),
      Q => \^icmp_reg_1299_reg[0]_0\(9),
      R => row_i_i_i_reg_380
    );
\row_reg_1289[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(0),
      O => row_fu_602_p2(0)
    );
\row_reg_1289[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(11),
      O => \row_reg_1289[11]_i_2_n_0\
    );
\row_reg_1289[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(10),
      O => \row_reg_1289[11]_i_3_n_0\
    );
\row_reg_1289[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(9),
      O => \row_reg_1289[11]_i_4_n_0\
    );
\row_reg_1289[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(4),
      O => \row_reg_1289[4]_i_2_n_0\
    );
\row_reg_1289[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(3),
      O => \row_reg_1289[4]_i_3_n_0\
    );
\row_reg_1289[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(2),
      O => \row_reg_1289[4]_i_4_n_0\
    );
\row_reg_1289[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(1),
      O => \row_reg_1289[4]_i_5_n_0\
    );
\row_reg_1289[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(8),
      O => \row_reg_1289[8]_i_2_n_0\
    );
\row_reg_1289[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(7),
      O => \row_reg_1289[8]_i_3_n_0\
    );
\row_reg_1289[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(6),
      O => \row_reg_1289[8]_i_4_n_0\
    );
\row_reg_1289[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(5),
      O => \row_reg_1289[8]_i_5_n_0\
    );
\row_reg_1289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(0),
      Q => row_reg_1289(0),
      R => '0'
    );
\row_reg_1289_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(10),
      Q => row_reg_1289(10),
      R => '0'
    );
\row_reg_1289_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(11),
      Q => row_reg_1289(11),
      R => '0'
    );
\row_reg_1289_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_reg_1289_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_row_reg_1289_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \row_reg_1289_reg[11]_i_1_n_2\,
      CO(0) => \row_reg_1289_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_row_reg_1289_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => row_fu_602_p2(11 downto 9),
      S(3) => '0',
      S(2) => \row_reg_1289[11]_i_2_n_0\,
      S(1) => \row_reg_1289[11]_i_3_n_0\,
      S(0) => \row_reg_1289[11]_i_4_n_0\
    );
\row_reg_1289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(1),
      Q => row_reg_1289(1),
      R => '0'
    );
\row_reg_1289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(2),
      Q => row_reg_1289(2),
      R => '0'
    );
\row_reg_1289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(3),
      Q => row_reg_1289(3),
      R => '0'
    );
\row_reg_1289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(4),
      Q => row_reg_1289(4),
      R => '0'
    );
\row_reg_1289_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_reg_1289_reg[4]_i_1_n_0\,
      CO(2) => \row_reg_1289_reg[4]_i_1_n_1\,
      CO(1) => \row_reg_1289_reg[4]_i_1_n_2\,
      CO(0) => \row_reg_1289_reg[4]_i_1_n_3\,
      CYINIT => \^icmp_reg_1299_reg[0]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_fu_602_p2(4 downto 1),
      S(3) => \row_reg_1289[4]_i_2_n_0\,
      S(2) => \row_reg_1289[4]_i_3_n_0\,
      S(1) => \row_reg_1289[4]_i_4_n_0\,
      S(0) => \row_reg_1289[4]_i_5_n_0\
    );
\row_reg_1289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(5),
      Q => row_reg_1289(5),
      R => '0'
    );
\row_reg_1289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(6),
      Q => row_reg_1289(6),
      R => '0'
    );
\row_reg_1289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(7),
      Q => row_reg_1289(7),
      R => '0'
    );
\row_reg_1289_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(8),
      Q => row_reg_1289(8),
      R => '0'
    );
\row_reg_1289_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_reg_1289_reg[4]_i_1_n_0\,
      CO(3) => \row_reg_1289_reg[8]_i_1_n_0\,
      CO(2) => \row_reg_1289_reg[8]_i_1_n_1\,
      CO(1) => \row_reg_1289_reg[8]_i_1_n_2\,
      CO(0) => \row_reg_1289_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_fu_602_p2(8 downto 5),
      S(3) => \row_reg_1289[8]_i_2_n_0\,
      S(2) => \row_reg_1289[8]_i_3_n_0\,
      S(1) => \row_reg_1289[8]_i_4_n_0\,
      S(0) => \row_reg_1289[8]_i_5_n_0\
    );
\row_reg_1289_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_fu_602_p2(9),
      Q => row_reg_1289(9),
      R => '0'
    );
\tmp11_i_reg_1450[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_4,
      I1 => image_filter_mac_eOg_U59_n_4,
      O => \tmp11_i_reg_1450[11]_i_2_n_0\
    );
\tmp11_i_reg_1450[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_5,
      I1 => image_filter_mac_eOg_U59_n_5,
      O => \tmp11_i_reg_1450[11]_i_3_n_0\
    );
\tmp11_i_reg_1450[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_6,
      I1 => image_filter_mac_eOg_U59_n_6,
      O => \tmp11_i_reg_1450[11]_i_4_n_0\
    );
\tmp11_i_reg_1450[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_7,
      I1 => image_filter_mac_eOg_U59_n_7,
      O => \tmp11_i_reg_1450[11]_i_5_n_0\
    );
\tmp11_i_reg_1450[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_0,
      I1 => image_filter_mac_eOg_U59_n_0,
      O => \tmp11_i_reg_1450[15]_i_2_n_0\
    );
\tmp11_i_reg_1450[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_1,
      I1 => image_filter_mac_eOg_U59_n_1,
      O => \tmp11_i_reg_1450[15]_i_3_n_0\
    );
\tmp11_i_reg_1450[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_2,
      I1 => image_filter_mac_eOg_U59_n_2,
      O => \tmp11_i_reg_1450[15]_i_4_n_0\
    );
\tmp11_i_reg_1450[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_3,
      I1 => image_filter_mac_eOg_U59_n_3,
      O => \tmp11_i_reg_1450[15]_i_5_n_0\
    );
\tmp11_i_reg_1450[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_12,
      I1 => image_filter_mac_eOg_U59_n_12,
      O => \tmp11_i_reg_1450[3]_i_2_n_0\
    );
\tmp11_i_reg_1450[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_13,
      I1 => image_filter_mac_eOg_U59_n_13,
      O => \tmp11_i_reg_1450[3]_i_3_n_0\
    );
\tmp11_i_reg_1450[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_14,
      I1 => image_filter_mac_eOg_U59_n_14,
      O => \tmp11_i_reg_1450[3]_i_4_n_0\
    );
\tmp11_i_reg_1450[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_15,
      I1 => image_filter_mac_eOg_U59_n_15,
      O => \tmp11_i_reg_1450[3]_i_5_n_0\
    );
\tmp11_i_reg_1450[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_8,
      I1 => image_filter_mac_eOg_U59_n_8,
      O => \tmp11_i_reg_1450[7]_i_2_n_0\
    );
\tmp11_i_reg_1450[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_9,
      I1 => image_filter_mac_eOg_U59_n_9,
      O => \tmp11_i_reg_1450[7]_i_3_n_0\
    );
\tmp11_i_reg_1450[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_10,
      I1 => image_filter_mac_eOg_U59_n_10,
      O => \tmp11_i_reg_1450[7]_i_4_n_0\
    );
\tmp11_i_reg_1450[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U61_n_11,
      I1 => image_filter_mac_eOg_U59_n_11,
      O => \tmp11_i_reg_1450[7]_i_5_n_0\
    );
\tmp11_i_reg_1450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(0),
      Q => tmp11_i_reg_1450(0),
      R => '0'
    );
\tmp11_i_reg_1450_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(10),
      Q => tmp11_i_reg_1450(10),
      R => '0'
    );
\tmp11_i_reg_1450_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(11),
      Q => tmp11_i_reg_1450(11),
      R => '0'
    );
\tmp11_i_reg_1450_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp11_i_reg_1450_reg[7]_i_1_n_0\,
      CO(3) => \tmp11_i_reg_1450_reg[11]_i_1_n_0\,
      CO(2) => \tmp11_i_reg_1450_reg[11]_i_1_n_1\,
      CO(1) => \tmp11_i_reg_1450_reg[11]_i_1_n_2\,
      CO(0) => \tmp11_i_reg_1450_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => image_filter_mac_eOg_U61_n_4,
      DI(2) => image_filter_mac_eOg_U61_n_5,
      DI(1) => image_filter_mac_eOg_U61_n_6,
      DI(0) => image_filter_mac_eOg_U61_n_7,
      O(3 downto 0) => tmp11_i_fu_873_p2(11 downto 8),
      S(3) => \tmp11_i_reg_1450[11]_i_2_n_0\,
      S(2) => \tmp11_i_reg_1450[11]_i_3_n_0\,
      S(1) => \tmp11_i_reg_1450[11]_i_4_n_0\,
      S(0) => \tmp11_i_reg_1450[11]_i_5_n_0\
    );
\tmp11_i_reg_1450_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(12),
      Q => tmp11_i_reg_1450(12),
      R => '0'
    );
\tmp11_i_reg_1450_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(13),
      Q => tmp11_i_reg_1450(13),
      R => '0'
    );
\tmp11_i_reg_1450_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(14),
      Q => tmp11_i_reg_1450(14),
      R => '0'
    );
\tmp11_i_reg_1450_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(15),
      Q => tmp11_i_reg_1450(15),
      R => '0'
    );
\tmp11_i_reg_1450_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp11_i_reg_1450_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp11_i_reg_1450_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp11_i_reg_1450_reg[15]_i_1_n_1\,
      CO(1) => \tmp11_i_reg_1450_reg[15]_i_1_n_2\,
      CO(0) => \tmp11_i_reg_1450_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => image_filter_mac_eOg_U61_n_1,
      DI(1) => image_filter_mac_eOg_U61_n_2,
      DI(0) => image_filter_mac_eOg_U61_n_3,
      O(3 downto 0) => tmp11_i_fu_873_p2(15 downto 12),
      S(3) => \tmp11_i_reg_1450[15]_i_2_n_0\,
      S(2) => \tmp11_i_reg_1450[15]_i_3_n_0\,
      S(1) => \tmp11_i_reg_1450[15]_i_4_n_0\,
      S(0) => \tmp11_i_reg_1450[15]_i_5_n_0\
    );
\tmp11_i_reg_1450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(1),
      Q => tmp11_i_reg_1450(1),
      R => '0'
    );
\tmp11_i_reg_1450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(2),
      Q => tmp11_i_reg_1450(2),
      R => '0'
    );
\tmp11_i_reg_1450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(3),
      Q => tmp11_i_reg_1450(3),
      R => '0'
    );
\tmp11_i_reg_1450_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp11_i_reg_1450_reg[3]_i_1_n_0\,
      CO(2) => \tmp11_i_reg_1450_reg[3]_i_1_n_1\,
      CO(1) => \tmp11_i_reg_1450_reg[3]_i_1_n_2\,
      CO(0) => \tmp11_i_reg_1450_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => image_filter_mac_eOg_U61_n_12,
      DI(2) => image_filter_mac_eOg_U61_n_13,
      DI(1) => image_filter_mac_eOg_U61_n_14,
      DI(0) => image_filter_mac_eOg_U61_n_15,
      O(3 downto 0) => tmp11_i_fu_873_p2(3 downto 0),
      S(3) => \tmp11_i_reg_1450[3]_i_2_n_0\,
      S(2) => \tmp11_i_reg_1450[3]_i_3_n_0\,
      S(1) => \tmp11_i_reg_1450[3]_i_4_n_0\,
      S(0) => \tmp11_i_reg_1450[3]_i_5_n_0\
    );
\tmp11_i_reg_1450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(4),
      Q => tmp11_i_reg_1450(4),
      R => '0'
    );
\tmp11_i_reg_1450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(5),
      Q => tmp11_i_reg_1450(5),
      R => '0'
    );
\tmp11_i_reg_1450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(6),
      Q => tmp11_i_reg_1450(6),
      R => '0'
    );
\tmp11_i_reg_1450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(7),
      Q => tmp11_i_reg_1450(7),
      R => '0'
    );
\tmp11_i_reg_1450_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp11_i_reg_1450_reg[3]_i_1_n_0\,
      CO(3) => \tmp11_i_reg_1450_reg[7]_i_1_n_0\,
      CO(2) => \tmp11_i_reg_1450_reg[7]_i_1_n_1\,
      CO(1) => \tmp11_i_reg_1450_reg[7]_i_1_n_2\,
      CO(0) => \tmp11_i_reg_1450_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => image_filter_mac_eOg_U61_n_8,
      DI(2) => image_filter_mac_eOg_U61_n_9,
      DI(1) => image_filter_mac_eOg_U61_n_10,
      DI(0) => image_filter_mac_eOg_U61_n_11,
      O(3 downto 0) => tmp11_i_fu_873_p2(7 downto 4),
      S(3) => \tmp11_i_reg_1450[7]_i_2_n_0\,
      S(2) => \tmp11_i_reg_1450[7]_i_3_n_0\,
      S(1) => \tmp11_i_reg_1450[7]_i_4_n_0\,
      S(0) => \tmp11_i_reg_1450[7]_i_5_n_0\
    );
\tmp11_i_reg_1450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(8),
      Q => tmp11_i_reg_1450(8),
      R => '0'
    );
\tmp11_i_reg_1450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp11_i_fu_873_p2(9),
      Q => tmp11_i_reg_1450(9),
      R => '0'
    );
tmp12_i_reg_1455_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0\,
      A(6) => \buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0\,
      A(5) => \buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0\,
      A(4) => \buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0\,
      A(3) => \buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0\,
      A(2) => \buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0\,
      A(1) => \buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0\,
      A(0) => \buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp12_i_reg_1455_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_2\(7),
      B(16) => \SRL_SIG_reg[1][7]_2\(7),
      B(15) => \SRL_SIG_reg[1][7]_2\(7),
      B(14) => \SRL_SIG_reg[1][7]_2\(7),
      B(13) => \SRL_SIG_reg[1][7]_2\(7),
      B(12) => \SRL_SIG_reg[1][7]_2\(7),
      B(11) => \SRL_SIG_reg[1][7]_2\(7),
      B(10) => \SRL_SIG_reg[1][7]_2\(7),
      B(9) => \SRL_SIG_reg[1][7]_2\(7),
      B(8) => \SRL_SIG_reg[1][7]_2\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_2\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp12_i_reg_1455_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp12_i_reg_1455_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp12_i_reg_1455_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff_C_val_0_0_i_i_s_fu_1220,
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp12_i_reg_14550,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp12_i_reg_1455_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp12_i_reg_1455_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_tmp12_i_reg_1455_reg_P_UNCONNECTED(47 downto 16),
      P(15) => tmp12_i_reg_1455_reg_n_90,
      P(14) => tmp12_i_reg_1455_reg_n_91,
      P(13) => tmp12_i_reg_1455_reg_n_92,
      P(12) => tmp12_i_reg_1455_reg_n_93,
      P(11) => tmp12_i_reg_1455_reg_n_94,
      P(10) => tmp12_i_reg_1455_reg_n_95,
      P(9) => tmp12_i_reg_1455_reg_n_96,
      P(8) => tmp12_i_reg_1455_reg_n_97,
      P(7) => tmp12_i_reg_1455_reg_n_98,
      P(6) => tmp12_i_reg_1455_reg_n_99,
      P(5) => tmp12_i_reg_1455_reg_n_100,
      P(4) => tmp12_i_reg_1455_reg_n_101,
      P(3) => tmp12_i_reg_1455_reg_n_102,
      P(2) => tmp12_i_reg_1455_reg_n_103,
      P(1) => tmp12_i_reg_1455_reg_n_104,
      P(0) => tmp12_i_reg_1455_reg_n_105,
      PATTERNBDETECT => NLW_tmp12_i_reg_1455_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp12_i_reg_1455_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_39_0_i_i_i_i_reg_1404_reg_n_106,
      PCIN(46) => tmp_39_0_i_i_i_i_reg_1404_reg_n_107,
      PCIN(45) => tmp_39_0_i_i_i_i_reg_1404_reg_n_108,
      PCIN(44) => tmp_39_0_i_i_i_i_reg_1404_reg_n_109,
      PCIN(43) => tmp_39_0_i_i_i_i_reg_1404_reg_n_110,
      PCIN(42) => tmp_39_0_i_i_i_i_reg_1404_reg_n_111,
      PCIN(41) => tmp_39_0_i_i_i_i_reg_1404_reg_n_112,
      PCIN(40) => tmp_39_0_i_i_i_i_reg_1404_reg_n_113,
      PCIN(39) => tmp_39_0_i_i_i_i_reg_1404_reg_n_114,
      PCIN(38) => tmp_39_0_i_i_i_i_reg_1404_reg_n_115,
      PCIN(37) => tmp_39_0_i_i_i_i_reg_1404_reg_n_116,
      PCIN(36) => tmp_39_0_i_i_i_i_reg_1404_reg_n_117,
      PCIN(35) => tmp_39_0_i_i_i_i_reg_1404_reg_n_118,
      PCIN(34) => tmp_39_0_i_i_i_i_reg_1404_reg_n_119,
      PCIN(33) => tmp_39_0_i_i_i_i_reg_1404_reg_n_120,
      PCIN(32) => tmp_39_0_i_i_i_i_reg_1404_reg_n_121,
      PCIN(31) => tmp_39_0_i_i_i_i_reg_1404_reg_n_122,
      PCIN(30) => tmp_39_0_i_i_i_i_reg_1404_reg_n_123,
      PCIN(29) => tmp_39_0_i_i_i_i_reg_1404_reg_n_124,
      PCIN(28) => tmp_39_0_i_i_i_i_reg_1404_reg_n_125,
      PCIN(27) => tmp_39_0_i_i_i_i_reg_1404_reg_n_126,
      PCIN(26) => tmp_39_0_i_i_i_i_reg_1404_reg_n_127,
      PCIN(25) => tmp_39_0_i_i_i_i_reg_1404_reg_n_128,
      PCIN(24) => tmp_39_0_i_i_i_i_reg_1404_reg_n_129,
      PCIN(23) => tmp_39_0_i_i_i_i_reg_1404_reg_n_130,
      PCIN(22) => tmp_39_0_i_i_i_i_reg_1404_reg_n_131,
      PCIN(21) => tmp_39_0_i_i_i_i_reg_1404_reg_n_132,
      PCIN(20) => tmp_39_0_i_i_i_i_reg_1404_reg_n_133,
      PCIN(19) => tmp_39_0_i_i_i_i_reg_1404_reg_n_134,
      PCIN(18) => tmp_39_0_i_i_i_i_reg_1404_reg_n_135,
      PCIN(17) => tmp_39_0_i_i_i_i_reg_1404_reg_n_136,
      PCIN(16) => tmp_39_0_i_i_i_i_reg_1404_reg_n_137,
      PCIN(15) => tmp_39_0_i_i_i_i_reg_1404_reg_n_138,
      PCIN(14) => tmp_39_0_i_i_i_i_reg_1404_reg_n_139,
      PCIN(13) => tmp_39_0_i_i_i_i_reg_1404_reg_n_140,
      PCIN(12) => tmp_39_0_i_i_i_i_reg_1404_reg_n_141,
      PCIN(11) => tmp_39_0_i_i_i_i_reg_1404_reg_n_142,
      PCIN(10) => tmp_39_0_i_i_i_i_reg_1404_reg_n_143,
      PCIN(9) => tmp_39_0_i_i_i_i_reg_1404_reg_n_144,
      PCIN(8) => tmp_39_0_i_i_i_i_reg_1404_reg_n_145,
      PCIN(7) => tmp_39_0_i_i_i_i_reg_1404_reg_n_146,
      PCIN(6) => tmp_39_0_i_i_i_i_reg_1404_reg_n_147,
      PCIN(5) => tmp_39_0_i_i_i_i_reg_1404_reg_n_148,
      PCIN(4) => tmp_39_0_i_i_i_i_reg_1404_reg_n_149,
      PCIN(3) => tmp_39_0_i_i_i_i_reg_1404_reg_n_150,
      PCIN(2) => tmp_39_0_i_i_i_i_reg_1404_reg_n_151,
      PCIN(1) => tmp_39_0_i_i_i_i_reg_1404_reg_n_152,
      PCIN(0) => tmp_39_0_i_i_i_i_reg_1404_reg_n_153,
      PCOUT(47 downto 0) => NLW_tmp12_i_reg_1455_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp12_i_reg_1455_reg_UNDERFLOW_UNCONNECTED
    );
tmp14_i_reg_1460_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => buff_C_val_1_0_1_fu_754_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp14_i_reg_1460_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_0\(7),
      B(16) => \SRL_SIG_reg[1][7]_0\(7),
      B(15) => \SRL_SIG_reg[1][7]_0\(7),
      B(14) => \SRL_SIG_reg[1][7]_0\(7),
      B(13) => \SRL_SIG_reg[1][7]_0\(7),
      B(12) => \SRL_SIG_reg[1][7]_0\(7),
      B(11) => \SRL_SIG_reg[1][7]_0\(7),
      B(10) => \SRL_SIG_reg[1][7]_0\(7),
      B(9) => \SRL_SIG_reg[1][7]_0\(7),
      B(8) => \SRL_SIG_reg[1][7]_0\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp14_i_reg_1460_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp14_i_reg_1460_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp14_i_reg_1460_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp12_i_reg_14550,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp14_i_reg_1460_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp14_i_reg_1460_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_tmp14_i_reg_1460_reg_P_UNCONNECTED(47 downto 16),
      P(15) => tmp14_i_reg_1460_reg_n_90,
      P(14) => tmp14_i_reg_1460_reg_n_91,
      P(13) => tmp14_i_reg_1460_reg_n_92,
      P(12) => tmp14_i_reg_1460_reg_n_93,
      P(11) => tmp14_i_reg_1460_reg_n_94,
      P(10) => tmp14_i_reg_1460_reg_n_95,
      P(9) => tmp14_i_reg_1460_reg_n_96,
      P(8) => tmp14_i_reg_1460_reg_n_97,
      P(7) => tmp14_i_reg_1460_reg_n_98,
      P(6) => tmp14_i_reg_1460_reg_n_99,
      P(5) => tmp14_i_reg_1460_reg_n_100,
      P(4) => tmp14_i_reg_1460_reg_n_101,
      P(3) => tmp14_i_reg_1460_reg_n_102,
      P(2) => tmp14_i_reg_1460_reg_n_103,
      P(1) => tmp14_i_reg_1460_reg_n_104,
      P(0) => tmp14_i_reg_1460_reg_n_105,
      PATTERNBDETECT => NLW_tmp14_i_reg_1460_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp14_i_reg_1460_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => image_filter_mac_eOg_U55_n_0,
      PCIN(46) => image_filter_mac_eOg_U55_n_1,
      PCIN(45) => image_filter_mac_eOg_U55_n_2,
      PCIN(44) => image_filter_mac_eOg_U55_n_3,
      PCIN(43) => image_filter_mac_eOg_U55_n_4,
      PCIN(42) => image_filter_mac_eOg_U55_n_5,
      PCIN(41) => image_filter_mac_eOg_U55_n_6,
      PCIN(40) => image_filter_mac_eOg_U55_n_7,
      PCIN(39) => image_filter_mac_eOg_U55_n_8,
      PCIN(38) => image_filter_mac_eOg_U55_n_9,
      PCIN(37) => image_filter_mac_eOg_U55_n_10,
      PCIN(36) => image_filter_mac_eOg_U55_n_11,
      PCIN(35) => image_filter_mac_eOg_U55_n_12,
      PCIN(34) => image_filter_mac_eOg_U55_n_13,
      PCIN(33) => image_filter_mac_eOg_U55_n_14,
      PCIN(32) => image_filter_mac_eOg_U55_n_15,
      PCIN(31) => image_filter_mac_eOg_U55_n_16,
      PCIN(30) => image_filter_mac_eOg_U55_n_17,
      PCIN(29) => image_filter_mac_eOg_U55_n_18,
      PCIN(28) => image_filter_mac_eOg_U55_n_19,
      PCIN(27) => image_filter_mac_eOg_U55_n_20,
      PCIN(26) => image_filter_mac_eOg_U55_n_21,
      PCIN(25) => image_filter_mac_eOg_U55_n_22,
      PCIN(24) => image_filter_mac_eOg_U55_n_23,
      PCIN(23) => image_filter_mac_eOg_U55_n_24,
      PCIN(22) => image_filter_mac_eOg_U55_n_25,
      PCIN(21) => image_filter_mac_eOg_U55_n_26,
      PCIN(20) => image_filter_mac_eOg_U55_n_27,
      PCIN(19) => image_filter_mac_eOg_U55_n_28,
      PCIN(18) => image_filter_mac_eOg_U55_n_29,
      PCIN(17) => image_filter_mac_eOg_U55_n_30,
      PCIN(16) => image_filter_mac_eOg_U55_n_31,
      PCIN(15) => image_filter_mac_eOg_U55_n_32,
      PCIN(14) => image_filter_mac_eOg_U55_n_33,
      PCIN(13) => image_filter_mac_eOg_U55_n_34,
      PCIN(12) => image_filter_mac_eOg_U55_n_35,
      PCIN(11) => image_filter_mac_eOg_U55_n_36,
      PCIN(10) => image_filter_mac_eOg_U55_n_37,
      PCIN(9) => image_filter_mac_eOg_U55_n_38,
      PCIN(8) => image_filter_mac_eOg_U55_n_39,
      PCIN(7) => image_filter_mac_eOg_U55_n_40,
      PCIN(6) => image_filter_mac_eOg_U55_n_41,
      PCIN(5) => image_filter_mac_eOg_U55_n_42,
      PCIN(4) => image_filter_mac_eOg_U55_n_43,
      PCIN(3) => image_filter_mac_eOg_U55_n_44,
      PCIN(2) => image_filter_mac_eOg_U55_n_45,
      PCIN(1) => image_filter_mac_eOg_U55_n_46,
      PCIN(0) => image_filter_mac_eOg_U55_n_47,
      PCOUT(47 downto 0) => NLW_tmp14_i_reg_1460_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp14_i_reg_1460_reg_UNDERFLOW_UNCONNECTED
    );
tmp14_i_reg_1460_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => ap_NS_fsm66_out,
      O => tmp12_i_reg_14550
    );
\tmp4_i_reg_1435[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_4,
      I1 => image_filter_mac_eOg_U58_n_4,
      O => \tmp4_i_reg_1435[11]_i_2_n_0\
    );
\tmp4_i_reg_1435[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_5,
      I1 => image_filter_mac_eOg_U58_n_5,
      O => \tmp4_i_reg_1435[11]_i_3_n_0\
    );
\tmp4_i_reg_1435[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_6,
      I1 => image_filter_mac_eOg_U58_n_6,
      O => \tmp4_i_reg_1435[11]_i_4_n_0\
    );
\tmp4_i_reg_1435[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_7,
      I1 => image_filter_mac_eOg_U58_n_7,
      O => \tmp4_i_reg_1435[11]_i_5_n_0\
    );
\tmp4_i_reg_1435[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_0,
      I1 => image_filter_mac_eOg_U58_n_0,
      O => \tmp4_i_reg_1435[15]_i_2_n_0\
    );
\tmp4_i_reg_1435[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_1,
      I1 => image_filter_mac_eOg_U58_n_1,
      O => \tmp4_i_reg_1435[15]_i_3_n_0\
    );
\tmp4_i_reg_1435[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_2,
      I1 => image_filter_mac_eOg_U58_n_2,
      O => \tmp4_i_reg_1435[15]_i_4_n_0\
    );
\tmp4_i_reg_1435[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_3,
      I1 => image_filter_mac_eOg_U58_n_3,
      O => \tmp4_i_reg_1435[15]_i_5_n_0\
    );
\tmp4_i_reg_1435[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_12,
      I1 => image_filter_mac_eOg_U58_n_12,
      O => \tmp4_i_reg_1435[3]_i_2_n_0\
    );
\tmp4_i_reg_1435[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_13,
      I1 => image_filter_mac_eOg_U58_n_13,
      O => \tmp4_i_reg_1435[3]_i_3_n_0\
    );
\tmp4_i_reg_1435[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_14,
      I1 => image_filter_mac_eOg_U58_n_14,
      O => \tmp4_i_reg_1435[3]_i_4_n_0\
    );
\tmp4_i_reg_1435[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_15,
      I1 => image_filter_mac_eOg_U58_n_15,
      O => \tmp4_i_reg_1435[3]_i_5_n_0\
    );
\tmp4_i_reg_1435[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_8,
      I1 => image_filter_mac_eOg_U58_n_8,
      O => \tmp4_i_reg_1435[7]_i_2_n_0\
    );
\tmp4_i_reg_1435[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_9,
      I1 => image_filter_mac_eOg_U58_n_9,
      O => \tmp4_i_reg_1435[7]_i_3_n_0\
    );
\tmp4_i_reg_1435[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_10,
      I1 => image_filter_mac_eOg_U58_n_10,
      O => \tmp4_i_reg_1435[7]_i_4_n_0\
    );
\tmp4_i_reg_1435[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => image_filter_mac_eOg_U60_n_11,
      I1 => image_filter_mac_eOg_U58_n_11,
      O => \tmp4_i_reg_1435[7]_i_5_n_0\
    );
\tmp4_i_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(0),
      Q => tmp4_i_reg_1435(0),
      R => '0'
    );
\tmp4_i_reg_1435_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(10),
      Q => tmp4_i_reg_1435(10),
      R => '0'
    );
\tmp4_i_reg_1435_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(11),
      Q => tmp4_i_reg_1435(11),
      R => '0'
    );
\tmp4_i_reg_1435_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_i_reg_1435_reg[7]_i_1_n_0\,
      CO(3) => \tmp4_i_reg_1435_reg[11]_i_1_n_0\,
      CO(2) => \tmp4_i_reg_1435_reg[11]_i_1_n_1\,
      CO(1) => \tmp4_i_reg_1435_reg[11]_i_1_n_2\,
      CO(0) => \tmp4_i_reg_1435_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => image_filter_mac_eOg_U60_n_4,
      DI(2) => image_filter_mac_eOg_U60_n_5,
      DI(1) => image_filter_mac_eOg_U60_n_6,
      DI(0) => image_filter_mac_eOg_U60_n_7,
      O(3 downto 0) => tmp4_i_fu_869_p2(11 downto 8),
      S(3) => \tmp4_i_reg_1435[11]_i_2_n_0\,
      S(2) => \tmp4_i_reg_1435[11]_i_3_n_0\,
      S(1) => \tmp4_i_reg_1435[11]_i_4_n_0\,
      S(0) => \tmp4_i_reg_1435[11]_i_5_n_0\
    );
\tmp4_i_reg_1435_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(12),
      Q => tmp4_i_reg_1435(12),
      R => '0'
    );
\tmp4_i_reg_1435_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(13),
      Q => tmp4_i_reg_1435(13),
      R => '0'
    );
\tmp4_i_reg_1435_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(14),
      Q => tmp4_i_reg_1435(14),
      R => '0'
    );
\tmp4_i_reg_1435_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(15),
      Q => tmp4_i_reg_1435(15),
      R => '0'
    );
\tmp4_i_reg_1435_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_i_reg_1435_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp4_i_reg_1435_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp4_i_reg_1435_reg[15]_i_1_n_1\,
      CO(1) => \tmp4_i_reg_1435_reg[15]_i_1_n_2\,
      CO(0) => \tmp4_i_reg_1435_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => image_filter_mac_eOg_U60_n_1,
      DI(1) => image_filter_mac_eOg_U60_n_2,
      DI(0) => image_filter_mac_eOg_U60_n_3,
      O(3 downto 0) => tmp4_i_fu_869_p2(15 downto 12),
      S(3) => \tmp4_i_reg_1435[15]_i_2_n_0\,
      S(2) => \tmp4_i_reg_1435[15]_i_3_n_0\,
      S(1) => \tmp4_i_reg_1435[15]_i_4_n_0\,
      S(0) => \tmp4_i_reg_1435[15]_i_5_n_0\
    );
\tmp4_i_reg_1435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(1),
      Q => tmp4_i_reg_1435(1),
      R => '0'
    );
\tmp4_i_reg_1435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(2),
      Q => tmp4_i_reg_1435(2),
      R => '0'
    );
\tmp4_i_reg_1435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(3),
      Q => tmp4_i_reg_1435(3),
      R => '0'
    );
\tmp4_i_reg_1435_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp4_i_reg_1435_reg[3]_i_1_n_0\,
      CO(2) => \tmp4_i_reg_1435_reg[3]_i_1_n_1\,
      CO(1) => \tmp4_i_reg_1435_reg[3]_i_1_n_2\,
      CO(0) => \tmp4_i_reg_1435_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => image_filter_mac_eOg_U60_n_12,
      DI(2) => image_filter_mac_eOg_U60_n_13,
      DI(1) => image_filter_mac_eOg_U60_n_14,
      DI(0) => image_filter_mac_eOg_U60_n_15,
      O(3 downto 0) => tmp4_i_fu_869_p2(3 downto 0),
      S(3) => \tmp4_i_reg_1435[3]_i_2_n_0\,
      S(2) => \tmp4_i_reg_1435[3]_i_3_n_0\,
      S(1) => \tmp4_i_reg_1435[3]_i_4_n_0\,
      S(0) => \tmp4_i_reg_1435[3]_i_5_n_0\
    );
\tmp4_i_reg_1435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(4),
      Q => tmp4_i_reg_1435(4),
      R => '0'
    );
\tmp4_i_reg_1435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(5),
      Q => tmp4_i_reg_1435(5),
      R => '0'
    );
\tmp4_i_reg_1435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(6),
      Q => tmp4_i_reg_1435(6),
      R => '0'
    );
\tmp4_i_reg_1435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(7),
      Q => tmp4_i_reg_1435(7),
      R => '0'
    );
\tmp4_i_reg_1435_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_i_reg_1435_reg[3]_i_1_n_0\,
      CO(3) => \tmp4_i_reg_1435_reg[7]_i_1_n_0\,
      CO(2) => \tmp4_i_reg_1435_reg[7]_i_1_n_1\,
      CO(1) => \tmp4_i_reg_1435_reg[7]_i_1_n_2\,
      CO(0) => \tmp4_i_reg_1435_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => image_filter_mac_eOg_U60_n_8,
      DI(2) => image_filter_mac_eOg_U60_n_9,
      DI(1) => image_filter_mac_eOg_U60_n_10,
      DI(0) => image_filter_mac_eOg_U60_n_11,
      O(3 downto 0) => tmp4_i_fu_869_p2(7 downto 4),
      S(3) => \tmp4_i_reg_1435[7]_i_2_n_0\,
      S(2) => \tmp4_i_reg_1435[7]_i_3_n_0\,
      S(1) => \tmp4_i_reg_1435[7]_i_4_n_0\,
      S(0) => \tmp4_i_reg_1435[7]_i_5_n_0\
    );
\tmp4_i_reg_1435_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(8),
      Q => tmp4_i_reg_1435(8),
      R => '0'
    );
\tmp4_i_reg_1435_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp4_i_fu_869_p2(9),
      Q => tmp4_i_reg_1435(9),
      R => '0'
    );
tmp5_i_reg_1440_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0\,
      A(6) => \buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0\,
      A(5) => \buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0\,
      A(4) => \buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0\,
      A(3) => \buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0\,
      A(2) => \buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0\,
      A(1) => \buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0\,
      A(0) => \buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp5_i_reg_1440_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_10\(7),
      B(16) => \SRL_SIG_reg[1][7]_10\(7),
      B(15) => \SRL_SIG_reg[1][7]_10\(7),
      B(14) => \SRL_SIG_reg[1][7]_10\(7),
      B(13) => \SRL_SIG_reg[1][7]_10\(7),
      B(12) => \SRL_SIG_reg[1][7]_10\(7),
      B(11) => \SRL_SIG_reg[1][7]_10\(7),
      B(10) => \SRL_SIG_reg[1][7]_10\(7),
      B(9) => \SRL_SIG_reg[1][7]_10\(7),
      B(8) => \SRL_SIG_reg[1][7]_10\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_10\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp5_i_reg_1440_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp5_i_reg_1440_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp5_i_reg_1440_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff_C_val_0_0_i_i_s_fu_1220,
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp12_i_reg_14550,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp5_i_reg_1440_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp5_i_reg_1440_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_tmp5_i_reg_1440_reg_P_UNCONNECTED(47 downto 16),
      P(15) => tmp5_i_reg_1440_reg_n_90,
      P(14) => tmp5_i_reg_1440_reg_n_91,
      P(13) => tmp5_i_reg_1440_reg_n_92,
      P(12) => tmp5_i_reg_1440_reg_n_93,
      P(11) => tmp5_i_reg_1440_reg_n_94,
      P(10) => tmp5_i_reg_1440_reg_n_95,
      P(9) => tmp5_i_reg_1440_reg_n_96,
      P(8) => tmp5_i_reg_1440_reg_n_97,
      P(7) => tmp5_i_reg_1440_reg_n_98,
      P(6) => tmp5_i_reg_1440_reg_n_99,
      P(5) => tmp5_i_reg_1440_reg_n_100,
      P(4) => tmp5_i_reg_1440_reg_n_101,
      P(3) => tmp5_i_reg_1440_reg_n_102,
      P(2) => tmp5_i_reg_1440_reg_n_103,
      P(1) => tmp5_i_reg_1440_reg_n_104,
      P(0) => tmp5_i_reg_1440_reg_n_105,
      PATTERNBDETECT => NLW_tmp5_i_reg_1440_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp5_i_reg_1440_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_37_0_i_i_i_i_reg_1399_reg_n_106,
      PCIN(46) => tmp_37_0_i_i_i_i_reg_1399_reg_n_107,
      PCIN(45) => tmp_37_0_i_i_i_i_reg_1399_reg_n_108,
      PCIN(44) => tmp_37_0_i_i_i_i_reg_1399_reg_n_109,
      PCIN(43) => tmp_37_0_i_i_i_i_reg_1399_reg_n_110,
      PCIN(42) => tmp_37_0_i_i_i_i_reg_1399_reg_n_111,
      PCIN(41) => tmp_37_0_i_i_i_i_reg_1399_reg_n_112,
      PCIN(40) => tmp_37_0_i_i_i_i_reg_1399_reg_n_113,
      PCIN(39) => tmp_37_0_i_i_i_i_reg_1399_reg_n_114,
      PCIN(38) => tmp_37_0_i_i_i_i_reg_1399_reg_n_115,
      PCIN(37) => tmp_37_0_i_i_i_i_reg_1399_reg_n_116,
      PCIN(36) => tmp_37_0_i_i_i_i_reg_1399_reg_n_117,
      PCIN(35) => tmp_37_0_i_i_i_i_reg_1399_reg_n_118,
      PCIN(34) => tmp_37_0_i_i_i_i_reg_1399_reg_n_119,
      PCIN(33) => tmp_37_0_i_i_i_i_reg_1399_reg_n_120,
      PCIN(32) => tmp_37_0_i_i_i_i_reg_1399_reg_n_121,
      PCIN(31) => tmp_37_0_i_i_i_i_reg_1399_reg_n_122,
      PCIN(30) => tmp_37_0_i_i_i_i_reg_1399_reg_n_123,
      PCIN(29) => tmp_37_0_i_i_i_i_reg_1399_reg_n_124,
      PCIN(28) => tmp_37_0_i_i_i_i_reg_1399_reg_n_125,
      PCIN(27) => tmp_37_0_i_i_i_i_reg_1399_reg_n_126,
      PCIN(26) => tmp_37_0_i_i_i_i_reg_1399_reg_n_127,
      PCIN(25) => tmp_37_0_i_i_i_i_reg_1399_reg_n_128,
      PCIN(24) => tmp_37_0_i_i_i_i_reg_1399_reg_n_129,
      PCIN(23) => tmp_37_0_i_i_i_i_reg_1399_reg_n_130,
      PCIN(22) => tmp_37_0_i_i_i_i_reg_1399_reg_n_131,
      PCIN(21) => tmp_37_0_i_i_i_i_reg_1399_reg_n_132,
      PCIN(20) => tmp_37_0_i_i_i_i_reg_1399_reg_n_133,
      PCIN(19) => tmp_37_0_i_i_i_i_reg_1399_reg_n_134,
      PCIN(18) => tmp_37_0_i_i_i_i_reg_1399_reg_n_135,
      PCIN(17) => tmp_37_0_i_i_i_i_reg_1399_reg_n_136,
      PCIN(16) => tmp_37_0_i_i_i_i_reg_1399_reg_n_137,
      PCIN(15) => tmp_37_0_i_i_i_i_reg_1399_reg_n_138,
      PCIN(14) => tmp_37_0_i_i_i_i_reg_1399_reg_n_139,
      PCIN(13) => tmp_37_0_i_i_i_i_reg_1399_reg_n_140,
      PCIN(12) => tmp_37_0_i_i_i_i_reg_1399_reg_n_141,
      PCIN(11) => tmp_37_0_i_i_i_i_reg_1399_reg_n_142,
      PCIN(10) => tmp_37_0_i_i_i_i_reg_1399_reg_n_143,
      PCIN(9) => tmp_37_0_i_i_i_i_reg_1399_reg_n_144,
      PCIN(8) => tmp_37_0_i_i_i_i_reg_1399_reg_n_145,
      PCIN(7) => tmp_37_0_i_i_i_i_reg_1399_reg_n_146,
      PCIN(6) => tmp_37_0_i_i_i_i_reg_1399_reg_n_147,
      PCIN(5) => tmp_37_0_i_i_i_i_reg_1399_reg_n_148,
      PCIN(4) => tmp_37_0_i_i_i_i_reg_1399_reg_n_149,
      PCIN(3) => tmp_37_0_i_i_i_i_reg_1399_reg_n_150,
      PCIN(2) => tmp_37_0_i_i_i_i_reg_1399_reg_n_151,
      PCIN(1) => tmp_37_0_i_i_i_i_reg_1399_reg_n_152,
      PCIN(0) => tmp_37_0_i_i_i_i_reg_1399_reg_n_153,
      PCOUT(47 downto 0) => NLW_tmp5_i_reg_1440_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp5_i_reg_1440_reg_UNDERFLOW_UNCONNECTED
    );
tmp7_i_reg_1445_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => buff_C_val_1_0_1_fu_754_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp7_i_reg_1445_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_8\(7),
      B(16) => \SRL_SIG_reg[1][7]_8\(7),
      B(15) => \SRL_SIG_reg[1][7]_8\(7),
      B(14) => \SRL_SIG_reg[1][7]_8\(7),
      B(13) => \SRL_SIG_reg[1][7]_8\(7),
      B(12) => \SRL_SIG_reg[1][7]_8\(7),
      B(11) => \SRL_SIG_reg[1][7]_8\(7),
      B(10) => \SRL_SIG_reg[1][7]_8\(7),
      B(9) => \SRL_SIG_reg[1][7]_8\(7),
      B(8) => \SRL_SIG_reg[1][7]_8\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_8\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp7_i_reg_1445_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp7_i_reg_1445_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp7_i_reg_1445_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff_C_val_0_0_i_i_1_reg_13740,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp12_i_reg_14550,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp7_i_reg_1445_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp7_i_reg_1445_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_tmp7_i_reg_1445_reg_P_UNCONNECTED(47 downto 16),
      P(15) => tmp7_i_reg_1445_reg_n_90,
      P(14) => tmp7_i_reg_1445_reg_n_91,
      P(13) => tmp7_i_reg_1445_reg_n_92,
      P(12) => tmp7_i_reg_1445_reg_n_93,
      P(11) => tmp7_i_reg_1445_reg_n_94,
      P(10) => tmp7_i_reg_1445_reg_n_95,
      P(9) => tmp7_i_reg_1445_reg_n_96,
      P(8) => tmp7_i_reg_1445_reg_n_97,
      P(7) => tmp7_i_reg_1445_reg_n_98,
      P(6) => tmp7_i_reg_1445_reg_n_99,
      P(5) => tmp7_i_reg_1445_reg_n_100,
      P(4) => tmp7_i_reg_1445_reg_n_101,
      P(3) => tmp7_i_reg_1445_reg_n_102,
      P(2) => tmp7_i_reg_1445_reg_n_103,
      P(1) => tmp7_i_reg_1445_reg_n_104,
      P(0) => tmp7_i_reg_1445_reg_n_105,
      PATTERNBDETECT => NLW_tmp7_i_reg_1445_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp7_i_reg_1445_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => image_filter_mac_eOg_U54_n_0,
      PCIN(46) => image_filter_mac_eOg_U54_n_1,
      PCIN(45) => image_filter_mac_eOg_U54_n_2,
      PCIN(44) => image_filter_mac_eOg_U54_n_3,
      PCIN(43) => image_filter_mac_eOg_U54_n_4,
      PCIN(42) => image_filter_mac_eOg_U54_n_5,
      PCIN(41) => image_filter_mac_eOg_U54_n_6,
      PCIN(40) => image_filter_mac_eOg_U54_n_7,
      PCIN(39) => image_filter_mac_eOg_U54_n_8,
      PCIN(38) => image_filter_mac_eOg_U54_n_9,
      PCIN(37) => image_filter_mac_eOg_U54_n_10,
      PCIN(36) => image_filter_mac_eOg_U54_n_11,
      PCIN(35) => image_filter_mac_eOg_U54_n_12,
      PCIN(34) => image_filter_mac_eOg_U54_n_13,
      PCIN(33) => image_filter_mac_eOg_U54_n_14,
      PCIN(32) => image_filter_mac_eOg_U54_n_15,
      PCIN(31) => image_filter_mac_eOg_U54_n_16,
      PCIN(30) => image_filter_mac_eOg_U54_n_17,
      PCIN(29) => image_filter_mac_eOg_U54_n_18,
      PCIN(28) => image_filter_mac_eOg_U54_n_19,
      PCIN(27) => image_filter_mac_eOg_U54_n_20,
      PCIN(26) => image_filter_mac_eOg_U54_n_21,
      PCIN(25) => image_filter_mac_eOg_U54_n_22,
      PCIN(24) => image_filter_mac_eOg_U54_n_23,
      PCIN(23) => image_filter_mac_eOg_U54_n_24,
      PCIN(22) => image_filter_mac_eOg_U54_n_25,
      PCIN(21) => image_filter_mac_eOg_U54_n_26,
      PCIN(20) => image_filter_mac_eOg_U54_n_27,
      PCIN(19) => image_filter_mac_eOg_U54_n_28,
      PCIN(18) => image_filter_mac_eOg_U54_n_29,
      PCIN(17) => image_filter_mac_eOg_U54_n_30,
      PCIN(16) => image_filter_mac_eOg_U54_n_31,
      PCIN(15) => image_filter_mac_eOg_U54_n_32,
      PCIN(14) => image_filter_mac_eOg_U54_n_33,
      PCIN(13) => image_filter_mac_eOg_U54_n_34,
      PCIN(12) => image_filter_mac_eOg_U54_n_35,
      PCIN(11) => image_filter_mac_eOg_U54_n_36,
      PCIN(10) => image_filter_mac_eOg_U54_n_37,
      PCIN(9) => image_filter_mac_eOg_U54_n_38,
      PCIN(8) => image_filter_mac_eOg_U54_n_39,
      PCIN(7) => image_filter_mac_eOg_U54_n_40,
      PCIN(6) => image_filter_mac_eOg_U54_n_41,
      PCIN(5) => image_filter_mac_eOg_U54_n_42,
      PCIN(4) => image_filter_mac_eOg_U54_n_43,
      PCIN(3) => image_filter_mac_eOg_U54_n_44,
      PCIN(2) => image_filter_mac_eOg_U54_n_45,
      PCIN(1) => image_filter_mac_eOg_U54_n_46,
      PCIN(0) => image_filter_mac_eOg_U54_n_47,
      PCOUT(47 downto 0) => NLW_tmp7_i_reg_1445_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp7_i_reg_1445_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(0),
      O => tmp_23_fu_939_p1(0)
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_104,
      I1 => tmp7_i_reg_1445_reg_n_104,
      O => \tmp_19_i_i_i_i_reg_1465[0]_i_10_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_105,
      I1 => tmp7_i_reg_1445_reg_n_105,
      O => \tmp_19_i_i_i_i_reg_1465[0]_i_11_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(3),
      I1 => tmp8_i_fu_877_p2(3),
      O => \tmp_19_i_i_i_i_reg_1465[0]_i_3_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(2),
      I1 => tmp8_i_fu_877_p2(2),
      O => \tmp_19_i_i_i_i_reg_1465[0]_i_4_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(1),
      I1 => tmp8_i_fu_877_p2(1),
      O => \tmp_19_i_i_i_i_reg_1465[0]_i_5_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(0),
      I1 => tmp8_i_fu_877_p2(0),
      O => \tmp_19_i_i_i_i_reg_1465[0]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_102,
      I1 => tmp7_i_reg_1445_reg_n_102,
      O => \tmp_19_i_i_i_i_reg_1465[0]_i_8_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_103,
      I1 => tmp7_i_reg_1445_reg_n_103,
      O => \tmp_19_i_i_i_i_reg_1465[0]_i_9_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(10),
      I1 => tmp_18_i_i_i_i_fu_901_p2(10),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(10)
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(11),
      I1 => tmp_18_i_i_i_i_fu_901_p2(11),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(11)
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_96,
      I1 => tmp7_i_reg_1445_reg_n_96,
      O => \tmp_19_i_i_i_i_reg_1465[11]_i_10_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_97,
      I1 => tmp7_i_reg_1445_reg_n_97,
      O => \tmp_19_i_i_i_i_reg_1465[11]_i_11_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(11),
      I1 => tmp8_i_fu_877_p2(11),
      O => \tmp_19_i_i_i_i_reg_1465[11]_i_3_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(10),
      I1 => tmp8_i_fu_877_p2(10),
      O => \tmp_19_i_i_i_i_reg_1465[11]_i_4_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(9),
      I1 => tmp8_i_fu_877_p2(9),
      O => \tmp_19_i_i_i_i_reg_1465[11]_i_5_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(8),
      I1 => tmp8_i_fu_877_p2(8),
      O => \tmp_19_i_i_i_i_reg_1465[11]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_94,
      I1 => tmp7_i_reg_1445_reg_n_94,
      O => \tmp_19_i_i_i_i_reg_1465[11]_i_8_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_95,
      I1 => tmp7_i_reg_1445_reg_n_95,
      O => \tmp_19_i_i_i_i_reg_1465[11]_i_9_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(12),
      I1 => tmp_18_i_i_i_i_fu_901_p2(12),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(12)
    );
\tmp_19_i_i_i_i_reg_1465[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(12),
      O => \tmp_19_i_i_i_i_reg_1465[12]_i_3_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(11),
      O => \tmp_19_i_i_i_i_reg_1465[12]_i_4_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(10),
      O => \tmp_19_i_i_i_i_reg_1465[12]_i_5_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(9),
      O => \tmp_19_i_i_i_i_reg_1465[12]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(13),
      I1 => tmp_18_i_i_i_i_fu_901_p2(13),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(13)
    );
\tmp_19_i_i_i_i_reg_1465[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(14),
      I1 => tmp_18_i_i_i_i_fu_901_p2(14),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(14)
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(15),
      I1 => tmp_18_i_i_i_i_fu_901_p2(15),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(15)
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(14),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_10_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(13),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_11_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(14),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(15),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_13_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(12),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(13),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_14_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(10),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(11),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_15_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(8),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(9),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_16_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(14),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(15),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_17_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(12),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(13),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_18_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(10),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(11),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_19_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(8),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(9),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_20_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(6),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(7),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_22_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(4),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(5),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_23_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(2),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(3),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_24_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(0),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(1),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_25_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(6),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(7),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_26_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(4),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(5),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_27_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(2),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(3),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_28_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(0),
      I1 => x_weight_2_2_2_i_i_i_fu_881_p2(1),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_29_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_90,
      I1 => tmp7_i_reg_1445_reg_n_90,
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_30_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_91,
      I1 => tmp7_i_reg_1445_reg_n_91,
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_31_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_92,
      I1 => tmp7_i_reg_1445_reg_n_92,
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_32_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_93,
      I1 => tmp7_i_reg_1445_reg_n_93,
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_33_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(15),
      I1 => tmp8_i_fu_877_p2(15),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_5_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(14),
      I1 => tmp8_i_fu_877_p2(14),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(13),
      I1 => tmp8_i_fu_877_p2(13),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_7_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(12),
      I1 => tmp8_i_fu_877_p2(12),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_8_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(15),
      O => \tmp_19_i_i_i_i_reg_1465[15]_i_9_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(1),
      I1 => tmp_18_i_i_i_i_fu_901_p2(1),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(1)
    );
\tmp_19_i_i_i_i_reg_1465[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(0),
      O => \tmp_19_i_i_i_i_reg_1465[1]_i_3_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(4),
      O => \tmp_19_i_i_i_i_reg_1465[1]_i_4_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(3),
      O => \tmp_19_i_i_i_i_reg_1465[1]_i_5_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(2),
      O => \tmp_19_i_i_i_i_reg_1465[1]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(1),
      O => \tmp_19_i_i_i_i_reg_1465[1]_i_7_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(2),
      I1 => tmp_18_i_i_i_i_fu_901_p2(2),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(2)
    );
\tmp_19_i_i_i_i_reg_1465[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(3),
      I1 => tmp_18_i_i_i_i_fu_901_p2(3),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(3)
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(4),
      I1 => tmp_18_i_i_i_i_fu_901_p2(4),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(4)
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_100,
      I1 => tmp7_i_reg_1445_reg_n_100,
      O => \tmp_19_i_i_i_i_reg_1465[4]_i_10_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_101,
      I1 => tmp7_i_reg_1445_reg_n_101,
      O => \tmp_19_i_i_i_i_reg_1465[4]_i_11_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(7),
      I1 => tmp8_i_fu_877_p2(7),
      O => \tmp_19_i_i_i_i_reg_1465[4]_i_3_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(6),
      I1 => tmp8_i_fu_877_p2(6),
      O => \tmp_19_i_i_i_i_reg_1465[4]_i_4_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(5),
      I1 => tmp8_i_fu_877_p2(5),
      O => \tmp_19_i_i_i_i_reg_1465[4]_i_5_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_i_reg_1435(4),
      I1 => tmp8_i_fu_877_p2(4),
      O => \tmp_19_i_i_i_i_reg_1465[4]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_98,
      I1 => tmp7_i_reg_1445_reg_n_98,
      O => \tmp_19_i_i_i_i_reg_1465[4]_i_8_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_i_reg_1440_reg_n_99,
      I1 => tmp7_i_reg_1445_reg_n_99,
      O => \tmp_19_i_i_i_i_reg_1465[4]_i_9_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(5),
      I1 => tmp_18_i_i_i_i_fu_901_p2(5),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(5)
    );
\tmp_19_i_i_i_i_reg_1465[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(6),
      I1 => tmp_18_i_i_i_i_fu_901_p2(6),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(6)
    );
\tmp_19_i_i_i_i_reg_1465[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(7),
      I1 => tmp_18_i_i_i_i_fu_901_p2(7),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(7)
    );
\tmp_19_i_i_i_i_reg_1465[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(8),
      I1 => tmp_18_i_i_i_i_fu_901_p2(8),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(8)
    );
\tmp_19_i_i_i_i_reg_1465[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(8),
      O => \tmp_19_i_i_i_i_reg_1465[8]_i_3_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(7),
      O => \tmp_19_i_i_i_i_reg_1465[8]_i_4_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(6),
      O => \tmp_19_i_i_i_i_reg_1465[8]_i_5_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(5),
      O => \tmp_19_i_i_i_i_reg_1465[8]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => x_weight_2_2_2_i_i_i_fu_881_p2(9),
      I1 => tmp_18_i_i_i_i_fu_901_p2(9),
      I2 => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      O => tmp_23_fu_939_p1(9)
    );
\tmp_19_i_i_i_i_reg_1465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(0),
      Q => tmp_19_i_i_i_i_reg_1465(0),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp4_i_reg_1435(3 downto 0),
      O(3 downto 0) => x_weight_2_2_2_i_i_i_fu_881_p2(3 downto 0),
      S(3) => \tmp_19_i_i_i_i_reg_1465[0]_i_3_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[0]_i_4_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[0]_i_5_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[0]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => tmp5_i_reg_1440_reg_n_102,
      DI(2) => tmp5_i_reg_1440_reg_n_103,
      DI(1) => tmp5_i_reg_1440_reg_n_104,
      DI(0) => tmp5_i_reg_1440_reg_n_105,
      O(3 downto 0) => tmp8_i_fu_877_p2(3 downto 0),
      S(3) => \tmp_19_i_i_i_i_reg_1465[0]_i_8_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[0]_i_9_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[0]_i_10_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[0]_i_11_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(10),
      Q => tmp_19_i_i_i_i_reg_1465(10),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(11),
      Q => tmp_19_i_i_i_i_reg_1465(11),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_0\,
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp4_i_reg_1435(11 downto 8),
      O(3 downto 0) => x_weight_2_2_2_i_i_i_fu_881_p2(11 downto 8),
      S(3) => \tmp_19_i_i_i_i_reg_1465[11]_i_3_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[11]_i_4_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[11]_i_5_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[11]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_0\,
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => tmp5_i_reg_1440_reg_n_94,
      DI(2) => tmp5_i_reg_1440_reg_n_95,
      DI(1) => tmp5_i_reg_1440_reg_n_96,
      DI(0) => tmp5_i_reg_1440_reg_n_97,
      O(3 downto 0) => tmp8_i_fu_877_p2(11 downto 8),
      S(3) => \tmp_19_i_i_i_i_reg_1465[11]_i_8_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[11]_i_9_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[11]_i_10_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[11]_i_11_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(12),
      Q => tmp_19_i_i_i_i_reg_1465(12),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_0\,
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_18_i_i_i_i_fu_901_p2(12 downto 9),
      S(3) => \tmp_19_i_i_i_i_reg_1465[12]_i_3_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[12]_i_4_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[12]_i_5_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[12]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(13),
      Q => tmp_19_i_i_i_i_reg_1465(13),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(14),
      Q => tmp_19_i_i_i_i_reg_1465(14),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(15),
      Q => tmp_19_i_i_i_i_reg_1465(15),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_19_i_i_i_i_reg_1465[15]_i_22_n_0\,
      DI(2) => \tmp_19_i_i_i_i_reg_1465[15]_i_23_n_0\,
      DI(1) => \tmp_19_i_i_i_i_reg_1465[15]_i_24_n_0\,
      DI(0) => \tmp_19_i_i_i_i_reg_1465[15]_i_25_n_0\,
      O(3 downto 0) => \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_19_i_i_i_i_reg_1465[15]_i_26_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[15]_i_27_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[15]_i_28_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[15]_i_29_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_0\,
      CO(3) => \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp4_i_reg_1435(14 downto 12),
      O(3 downto 0) => x_weight_2_2_2_i_i_i_fu_881_p2(15 downto 12),
      S(3) => \tmp_19_i_i_i_i_reg_1465[15]_i_5_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[15]_i_6_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[15]_i_7_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[15]_i_8_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[15]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_0\,
      CO(3) => \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_CO_UNCONNECTED\(3),
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp5_i_reg_1440_reg_n_91,
      DI(1) => tmp5_i_reg_1440_reg_n_92,
      DI(0) => tmp5_i_reg_1440_reg_n_93,
      O(3 downto 0) => tmp8_i_fu_877_p2(15 downto 12),
      S(3) => \tmp_19_i_i_i_i_reg_1465[15]_i_30_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[15]_i_31_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[15]_i_32_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[15]_i_33_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_18_i_i_i_i_fu_901_p2(15 downto 13),
      S(3) => '0',
      S(2) => \tmp_19_i_i_i_i_reg_1465[15]_i_9_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[15]_i_10_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[15]_i_11_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_0\,
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_19_i_i_i_i_reg_1465[15]_i_13_n_0\,
      DI(2) => \tmp_19_i_i_i_i_reg_1465[15]_i_14_n_0\,
      DI(1) => \tmp_19_i_i_i_i_reg_1465[15]_i_15_n_0\,
      DI(0) => \tmp_19_i_i_i_i_reg_1465[15]_i_16_n_0\,
      O(3 downto 0) => \NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_19_i_i_i_i_reg_1465[15]_i_17_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[15]_i_18_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[15]_i_19_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[15]_i_20_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(1),
      Q => tmp_19_i_i_i_i_reg_1465(1),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_3\,
      CYINIT => \tmp_19_i_i_i_i_reg_1465[1]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_18_i_i_i_i_fu_901_p2(4 downto 1),
      S(3) => \tmp_19_i_i_i_i_reg_1465[1]_i_4_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[1]_i_5_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[1]_i_6_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[1]_i_7_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(2),
      Q => tmp_19_i_i_i_i_reg_1465(2),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(3),
      Q => tmp_19_i_i_i_i_reg_1465(3),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(4),
      Q => tmp_19_i_i_i_i_reg_1465(4),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_0\,
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp4_i_reg_1435(7 downto 4),
      O(3 downto 0) => x_weight_2_2_2_i_i_i_fu_881_p2(7 downto 4),
      S(3) => \tmp_19_i_i_i_i_reg_1465[4]_i_3_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[4]_i_4_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[4]_i_5_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[4]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_0\,
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => tmp5_i_reg_1440_reg_n_98,
      DI(2) => tmp5_i_reg_1440_reg_n_99,
      DI(1) => tmp5_i_reg_1440_reg_n_100,
      DI(0) => tmp5_i_reg_1440_reg_n_101,
      O(3 downto 0) => tmp8_i_fu_877_p2(7 downto 4),
      S(3) => \tmp_19_i_i_i_i_reg_1465[4]_i_8_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[4]_i_9_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[4]_i_10_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[4]_i_11_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(5),
      Q => tmp_19_i_i_i_i_reg_1465(5),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(6),
      Q => tmp_19_i_i_i_i_reg_1465(6),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(7),
      Q => tmp_19_i_i_i_i_reg_1465(7),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(8),
      Q => tmp_19_i_i_i_i_reg_1465(8),
      R => '0'
    );
\tmp_19_i_i_i_i_reg_1465_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_0\,
      CO(3) => \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_0\,
      CO(2) => \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_1\,
      CO(1) => \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_2\,
      CO(0) => \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_18_i_i_i_i_fu_901_p2(8 downto 5),
      S(3) => \tmp_19_i_i_i_i_reg_1465[8]_i_3_n_0\,
      S(2) => \tmp_19_i_i_i_i_reg_1465[8]_i_4_n_0\,
      S(1) => \tmp_19_i_i_i_i_reg_1465[8]_i_5_n_0\,
      S(0) => \tmp_19_i_i_i_i_reg_1465[8]_i_6_n_0\
    );
\tmp_19_i_i_i_i_reg_1465_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_23_fu_939_p1(9),
      Q => tmp_19_i_i_i_i_reg_1465(9),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(0),
      O => tmp_22_fu_935_p1(0)
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_104,
      I1 => tmp14_i_reg_1460_reg_n_104,
      O => \tmp_22_i_i_i_i_reg_1470[0]_i_10_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_105,
      I1 => tmp14_i_reg_1460_reg_n_105,
      O => \tmp_22_i_i_i_i_reg_1470[0]_i_11_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(3),
      I1 => tmp15_i_fu_886_p2(3),
      O => \tmp_22_i_i_i_i_reg_1470[0]_i_3_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(2),
      I1 => tmp15_i_fu_886_p2(2),
      O => \tmp_22_i_i_i_i_reg_1470[0]_i_4_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(1),
      I1 => tmp15_i_fu_886_p2(1),
      O => \tmp_22_i_i_i_i_reg_1470[0]_i_5_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(0),
      I1 => tmp15_i_fu_886_p2(0),
      O => \tmp_22_i_i_i_i_reg_1470[0]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_102,
      I1 => tmp14_i_reg_1460_reg_n_102,
      O => \tmp_22_i_i_i_i_reg_1470[0]_i_8_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_103,
      I1 => tmp14_i_reg_1460_reg_n_103,
      O => \tmp_22_i_i_i_i_reg_1470[0]_i_9_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(10),
      I1 => tmp_21_i_i_i_i_fu_921_p2(10),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(10)
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(11),
      I1 => tmp_21_i_i_i_i_fu_921_p2(11),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(11)
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_96,
      I1 => tmp14_i_reg_1460_reg_n_96,
      O => \tmp_22_i_i_i_i_reg_1470[11]_i_10_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_97,
      I1 => tmp14_i_reg_1460_reg_n_97,
      O => \tmp_22_i_i_i_i_reg_1470[11]_i_11_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(11),
      I1 => tmp15_i_fu_886_p2(11),
      O => \tmp_22_i_i_i_i_reg_1470[11]_i_3_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(10),
      I1 => tmp15_i_fu_886_p2(10),
      O => \tmp_22_i_i_i_i_reg_1470[11]_i_4_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(9),
      I1 => tmp15_i_fu_886_p2(9),
      O => \tmp_22_i_i_i_i_reg_1470[11]_i_5_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(8),
      I1 => tmp15_i_fu_886_p2(8),
      O => \tmp_22_i_i_i_i_reg_1470[11]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_94,
      I1 => tmp14_i_reg_1460_reg_n_94,
      O => \tmp_22_i_i_i_i_reg_1470[11]_i_8_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_95,
      I1 => tmp14_i_reg_1460_reg_n_95,
      O => \tmp_22_i_i_i_i_reg_1470[11]_i_9_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(12),
      I1 => tmp_21_i_i_i_i_fu_921_p2(12),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(12)
    );
\tmp_22_i_i_i_i_reg_1470[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(12),
      O => \tmp_22_i_i_i_i_reg_1470[12]_i_3_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(11),
      O => \tmp_22_i_i_i_i_reg_1470[12]_i_4_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(10),
      O => \tmp_22_i_i_i_i_reg_1470[12]_i_5_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(9),
      O => \tmp_22_i_i_i_i_reg_1470[12]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(13),
      I1 => tmp_21_i_i_i_i_fu_921_p2(13),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(13)
    );
\tmp_22_i_i_i_i_reg_1470[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(14),
      I1 => tmp_21_i_i_i_i_fu_921_p2(14),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(14)
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(15),
      I1 => tmp_21_i_i_i_i_fu_921_p2(15),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(15)
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(14),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_10_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(13),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_11_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(14),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(15),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_13_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(12),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(13),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_14_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(10),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(11),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_15_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(8),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(9),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_16_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(14),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(15),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_17_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(12),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(13),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_18_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(10),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(11),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_19_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(8),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(9),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_20_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(6),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(7),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_22_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(4),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(5),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_23_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(2),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(3),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_24_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(0),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(1),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_25_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(6),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(7),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_26_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(4),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(5),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_27_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(2),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(3),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_28_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(0),
      I1 => y_weight_2_2_2_i_i_i_fu_890_p2(1),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_29_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_90,
      I1 => tmp14_i_reg_1460_reg_n_90,
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_30_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_91,
      I1 => tmp14_i_reg_1460_reg_n_91,
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_31_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_92,
      I1 => tmp14_i_reg_1460_reg_n_92,
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_32_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_93,
      I1 => tmp14_i_reg_1460_reg_n_93,
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_33_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(15),
      I1 => tmp15_i_fu_886_p2(15),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_5_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(14),
      I1 => tmp15_i_fu_886_p2(14),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(13),
      I1 => tmp15_i_fu_886_p2(13),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_7_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(12),
      I1 => tmp15_i_fu_886_p2(12),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_8_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(15),
      O => \tmp_22_i_i_i_i_reg_1470[15]_i_9_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(1),
      I1 => tmp_21_i_i_i_i_fu_921_p2(1),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(1)
    );
\tmp_22_i_i_i_i_reg_1470[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(0),
      O => \tmp_22_i_i_i_i_reg_1470[1]_i_3_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(4),
      O => \tmp_22_i_i_i_i_reg_1470[1]_i_4_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(3),
      O => \tmp_22_i_i_i_i_reg_1470[1]_i_5_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(2),
      O => \tmp_22_i_i_i_i_reg_1470[1]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(1),
      O => \tmp_22_i_i_i_i_reg_1470[1]_i_7_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(2),
      I1 => tmp_21_i_i_i_i_fu_921_p2(2),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(2)
    );
\tmp_22_i_i_i_i_reg_1470[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(3),
      I1 => tmp_21_i_i_i_i_fu_921_p2(3),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(3)
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(4),
      I1 => tmp_21_i_i_i_i_fu_921_p2(4),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(4)
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_100,
      I1 => tmp14_i_reg_1460_reg_n_100,
      O => \tmp_22_i_i_i_i_reg_1470[4]_i_10_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_101,
      I1 => tmp14_i_reg_1460_reg_n_101,
      O => \tmp_22_i_i_i_i_reg_1470[4]_i_11_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(7),
      I1 => tmp15_i_fu_886_p2(7),
      O => \tmp_22_i_i_i_i_reg_1470[4]_i_3_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(6),
      I1 => tmp15_i_fu_886_p2(6),
      O => \tmp_22_i_i_i_i_reg_1470[4]_i_4_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(5),
      I1 => tmp15_i_fu_886_p2(5),
      O => \tmp_22_i_i_i_i_reg_1470[4]_i_5_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_i_reg_1450(4),
      I1 => tmp15_i_fu_886_p2(4),
      O => \tmp_22_i_i_i_i_reg_1470[4]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_98,
      I1 => tmp14_i_reg_1460_reg_n_98,
      O => \tmp_22_i_i_i_i_reg_1470[4]_i_8_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp12_i_reg_1455_reg_n_99,
      I1 => tmp14_i_reg_1460_reg_n_99,
      O => \tmp_22_i_i_i_i_reg_1470[4]_i_9_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(5),
      I1 => tmp_21_i_i_i_i_fu_921_p2(5),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(5)
    );
\tmp_22_i_i_i_i_reg_1470[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(6),
      I1 => tmp_21_i_i_i_i_fu_921_p2(6),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(6)
    );
\tmp_22_i_i_i_i_reg_1470[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(7),
      I1 => tmp_21_i_i_i_i_fu_921_p2(7),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(7)
    );
\tmp_22_i_i_i_i_reg_1470[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(8),
      I1 => tmp_21_i_i_i_i_fu_921_p2(8),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(8)
    );
\tmp_22_i_i_i_i_reg_1470[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(8),
      O => \tmp_22_i_i_i_i_reg_1470[8]_i_3_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(7),
      O => \tmp_22_i_i_i_i_reg_1470[8]_i_4_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(6),
      O => \tmp_22_i_i_i_i_reg_1470[8]_i_5_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(5),
      O => \tmp_22_i_i_i_i_reg_1470[8]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => y_weight_2_2_2_i_i_i_fu_890_p2(9),
      I1 => tmp_21_i_i_i_i_fu_921_p2(9),
      I2 => p_0_in,
      O => tmp_22_fu_935_p1(9)
    );
\tmp_22_i_i_i_i_reg_1470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(0),
      Q => tmp_22_i_i_i_i_reg_1470(0),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp11_i_reg_1450(3 downto 0),
      O(3 downto 0) => y_weight_2_2_2_i_i_i_fu_890_p2(3 downto 0),
      S(3) => \tmp_22_i_i_i_i_reg_1470[0]_i_3_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[0]_i_4_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[0]_i_5_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[0]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => tmp12_i_reg_1455_reg_n_102,
      DI(2) => tmp12_i_reg_1455_reg_n_103,
      DI(1) => tmp12_i_reg_1455_reg_n_104,
      DI(0) => tmp12_i_reg_1455_reg_n_105,
      O(3 downto 0) => tmp15_i_fu_886_p2(3 downto 0),
      S(3) => \tmp_22_i_i_i_i_reg_1470[0]_i_8_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[0]_i_9_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[0]_i_10_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[0]_i_11_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(10),
      Q => tmp_22_i_i_i_i_reg_1470(10),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(11),
      Q => tmp_22_i_i_i_i_reg_1470(11),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_0\,
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp11_i_reg_1450(11 downto 8),
      O(3 downto 0) => y_weight_2_2_2_i_i_i_fu_890_p2(11 downto 8),
      S(3) => \tmp_22_i_i_i_i_reg_1470[11]_i_3_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[11]_i_4_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[11]_i_5_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[11]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_0\,
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => tmp12_i_reg_1455_reg_n_94,
      DI(2) => tmp12_i_reg_1455_reg_n_95,
      DI(1) => tmp12_i_reg_1455_reg_n_96,
      DI(0) => tmp12_i_reg_1455_reg_n_97,
      O(3 downto 0) => tmp15_i_fu_886_p2(11 downto 8),
      S(3) => \tmp_22_i_i_i_i_reg_1470[11]_i_8_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[11]_i_9_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[11]_i_10_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[11]_i_11_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(12),
      Q => tmp_22_i_i_i_i_reg_1470(12),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_0\,
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_21_i_i_i_i_fu_921_p2(12 downto 9),
      S(3) => \tmp_22_i_i_i_i_reg_1470[12]_i_3_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[12]_i_4_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[12]_i_5_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[12]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(13),
      Q => tmp_22_i_i_i_i_reg_1470(13),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(14),
      Q => tmp_22_i_i_i_i_reg_1470(14),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(15),
      Q => tmp_22_i_i_i_i_reg_1470(15),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_i_i_i_i_reg_1470[15]_i_22_n_0\,
      DI(2) => \tmp_22_i_i_i_i_reg_1470[15]_i_23_n_0\,
      DI(1) => \tmp_22_i_i_i_i_reg_1470[15]_i_24_n_0\,
      DI(0) => \tmp_22_i_i_i_i_reg_1470[15]_i_25_n_0\,
      O(3 downto 0) => \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_i_i_i_i_reg_1470[15]_i_26_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[15]_i_27_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[15]_i_28_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[15]_i_29_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_0\,
      CO(3) => \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp11_i_reg_1450(14 downto 12),
      O(3 downto 0) => y_weight_2_2_2_i_i_i_fu_890_p2(15 downto 12),
      S(3) => \tmp_22_i_i_i_i_reg_1470[15]_i_5_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[15]_i_6_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[15]_i_7_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[15]_i_8_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[15]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_0\,
      CO(3) => \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_CO_UNCONNECTED\(3),
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp12_i_reg_1455_reg_n_91,
      DI(1) => tmp12_i_reg_1455_reg_n_92,
      DI(0) => tmp12_i_reg_1455_reg_n_93,
      O(3 downto 0) => tmp15_i_fu_886_p2(15 downto 12),
      S(3) => \tmp_22_i_i_i_i_reg_1470[15]_i_30_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[15]_i_31_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[15]_i_32_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[15]_i_33_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_21_i_i_i_i_fu_921_p2(15 downto 13),
      S(3) => '0',
      S(2) => \tmp_22_i_i_i_i_reg_1470[15]_i_9_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[15]_i_10_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[15]_i_11_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_0\,
      CO(3) => p_0_in,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_i_i_i_i_reg_1470[15]_i_13_n_0\,
      DI(2) => \tmp_22_i_i_i_i_reg_1470[15]_i_14_n_0\,
      DI(1) => \tmp_22_i_i_i_i_reg_1470[15]_i_15_n_0\,
      DI(0) => \tmp_22_i_i_i_i_reg_1470[15]_i_16_n_0\,
      O(3 downto 0) => \NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_i_i_i_i_reg_1470[15]_i_17_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[15]_i_18_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[15]_i_19_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[15]_i_20_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(1),
      Q => tmp_22_i_i_i_i_reg_1470(1),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_3\,
      CYINIT => \tmp_22_i_i_i_i_reg_1470[1]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_21_i_i_i_i_fu_921_p2(4 downto 1),
      S(3) => \tmp_22_i_i_i_i_reg_1470[1]_i_4_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[1]_i_5_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[1]_i_6_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[1]_i_7_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(2),
      Q => tmp_22_i_i_i_i_reg_1470(2),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(3),
      Q => tmp_22_i_i_i_i_reg_1470(3),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(4),
      Q => tmp_22_i_i_i_i_reg_1470(4),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_0\,
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp11_i_reg_1450(7 downto 4),
      O(3 downto 0) => y_weight_2_2_2_i_i_i_fu_890_p2(7 downto 4),
      S(3) => \tmp_22_i_i_i_i_reg_1470[4]_i_3_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[4]_i_4_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[4]_i_5_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[4]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_0\,
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => tmp12_i_reg_1455_reg_n_98,
      DI(2) => tmp12_i_reg_1455_reg_n_99,
      DI(1) => tmp12_i_reg_1455_reg_n_100,
      DI(0) => tmp12_i_reg_1455_reg_n_101,
      O(3 downto 0) => tmp15_i_fu_886_p2(7 downto 4),
      S(3) => \tmp_22_i_i_i_i_reg_1470[4]_i_8_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[4]_i_9_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[4]_i_10_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[4]_i_11_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(5),
      Q => tmp_22_i_i_i_i_reg_1470(5),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(6),
      Q => tmp_22_i_i_i_i_reg_1470(6),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(7),
      Q => tmp_22_i_i_i_i_reg_1470(7),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(8),
      Q => tmp_22_i_i_i_i_reg_1470(8),
      R => '0'
    );
\tmp_22_i_i_i_i_reg_1470_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_0\,
      CO(3) => \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_0\,
      CO(2) => \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_1\,
      CO(1) => \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_2\,
      CO(0) => \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_21_i_i_i_i_fu_921_p2(8 downto 5),
      S(3) => \tmp_22_i_i_i_i_reg_1470[8]_i_3_n_0\,
      S(2) => \tmp_22_i_i_i_i_reg_1470[8]_i_4_n_0\,
      S(1) => \tmp_22_i_i_i_i_reg_1470[8]_i_5_n_0\,
      S(0) => \tmp_22_i_i_i_i_reg_1470[8]_i_6_n_0\
    );
\tmp_22_i_i_i_i_reg_1470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_22_fu_935_p1(9),
      Q => tmp_22_i_i_i_i_reg_1470(9),
      R => '0'
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(18),
      I1 => c_high_thresh_channe_1_reg_1155(19),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_10_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(16),
      I1 => c_high_thresh_channe_1_reg_1155(17),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_11_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(14),
      I1 => c_high_thresh_channe_1_reg_1155(15),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_13_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(12),
      I1 => c_high_thresh_channe_1_reg_1155(13),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_14_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(10),
      I1 => c_high_thresh_channe_1_reg_1155(11),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_15_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(8),
      I1 => c_high_thresh_channe_1_reg_1155(9),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_16_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001F00"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(6),
      I1 => c_high_thresh_channe_1_reg_1155(6),
      I2 => c_high_thresh_channe_1_reg_1155(7),
      I3 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I4 => tmp_25_i_i_i_i_fu_953_p2(7),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_17_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001F00"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(4),
      I1 => c_high_thresh_channe_1_reg_1155(4),
      I2 => c_high_thresh_channe_1_reg_1155(5),
      I3 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I4 => tmp_25_i_i_i_i_fu_953_p2(5),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_18_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001F00"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(2),
      I1 => c_high_thresh_channe_1_reg_1155(2),
      I2 => c_high_thresh_channe_1_reg_1155(3),
      I3 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I4 => tmp_25_i_i_i_i_fu_953_p2(3),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_19_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001F00"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(0),
      I1 => c_high_thresh_channe_1_reg_1155(0),
      I2 => c_high_thresh_channe_1_reg_1155(1),
      I3 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I4 => tmp_25_i_i_i_i_fu_953_p2(1),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_20_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606303"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(6),
      I1 => c_high_thresh_channe_1_reg_1155(6),
      I2 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I3 => tmp_25_i_i_i_i_fu_953_p2(7),
      I4 => c_high_thresh_channe_1_reg_1155(7),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_21_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606303"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(4),
      I1 => c_high_thresh_channe_1_reg_1155(4),
      I2 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I3 => tmp_25_i_i_i_i_fu_953_p2(5),
      I4 => c_high_thresh_channe_1_reg_1155(5),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_22_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606303"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(2),
      I1 => c_high_thresh_channe_1_reg_1155(2),
      I2 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I3 => tmp_25_i_i_i_i_fu_953_p2(3),
      I4 => c_high_thresh_channe_1_reg_1155(3),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_23_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606303"
    )
        port map (
      I0 => tmp_25_i_i_i_i_fu_953_p2(0),
      I1 => c_high_thresh_channe_1_reg_1155(0),
      I2 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I3 => tmp_25_i_i_i_i_fu_953_p2(1),
      I4 => c_high_thresh_channe_1_reg_1155(1),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_24_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(30),
      I1 => c_high_thresh_channe_1_reg_1155(31),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_3_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(28),
      I1 => c_high_thresh_channe_1_reg_1155(29),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_4_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(26),
      I1 => c_high_thresh_channe_1_reg_1155(27),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_5_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(24),
      I1 => c_high_thresh_channe_1_reg_1155(25),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_6_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(22),
      I1 => c_high_thresh_channe_1_reg_1155(23),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_8_n_0\
    );
\tmp_27_i_i_i_i_reg_1490[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_high_thresh_channe_1_reg_1155(20),
      I1 => c_high_thresh_channe_1_reg_1155(21),
      O => \tmp_27_i_i_i_i_reg_1490[0]_i_9_n_0\
    );
\tmp_27_i_i_i_i_reg_1490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_27_i_i_i_i_fu_975_p2,
      Q => tmp_27_i_i_i_i_reg_1490,
      R => '0'
    );
\tmp_27_i_i_i_i_reg_1490_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_0\,
      CO(3) => tmp_27_i_i_i_i_fu_975_p2,
      CO(2) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_1\,
      CO(1) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_2\,
      CO(0) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => c_high_thresh_channe_1_reg_1155(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_i_i_i_i_reg_1490[0]_i_3_n_0\,
      S(2) => \tmp_27_i_i_i_i_reg_1490[0]_i_4_n_0\,
      S(1) => \tmp_27_i_i_i_i_reg_1490[0]_i_5_n_0\,
      S(0) => \tmp_27_i_i_i_i_reg_1490[0]_i_6_n_0\
    );
\tmp_27_i_i_i_i_reg_1490_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_0\,
      CO(2) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_1\,
      CO(1) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_2\,
      CO(0) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_27_i_i_i_i_reg_1490[0]_i_17_n_0\,
      DI(2) => \tmp_27_i_i_i_i_reg_1490[0]_i_18_n_0\,
      DI(1) => \tmp_27_i_i_i_i_reg_1490[0]_i_19_n_0\,
      DI(0) => \tmp_27_i_i_i_i_reg_1490[0]_i_20_n_0\,
      O(3 downto 0) => \NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_i_i_i_i_reg_1490[0]_i_21_n_0\,
      S(2) => \tmp_27_i_i_i_i_reg_1490[0]_i_22_n_0\,
      S(1) => \tmp_27_i_i_i_i_reg_1490[0]_i_23_n_0\,
      S(0) => \tmp_27_i_i_i_i_reg_1490[0]_i_24_n_0\
    );
\tmp_27_i_i_i_i_reg_1490_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_0\,
      CO(3) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_0\,
      CO(2) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_1\,
      CO(1) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_2\,
      CO(0) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_i_i_i_i_reg_1490[0]_i_8_n_0\,
      S(2) => \tmp_27_i_i_i_i_reg_1490[0]_i_9_n_0\,
      S(1) => \tmp_27_i_i_i_i_reg_1490[0]_i_10_n_0\,
      S(0) => \tmp_27_i_i_i_i_reg_1490[0]_i_11_n_0\
    );
\tmp_27_i_i_i_i_reg_1490_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_0\,
      CO(3) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_0\,
      CO(2) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_1\,
      CO(1) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_2\,
      CO(0) => \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_i_i_i_i_reg_1490[0]_i_13_n_0\,
      S(2) => \tmp_27_i_i_i_i_reg_1490[0]_i_14_n_0\,
      S(1) => \tmp_27_i_i_i_i_reg_1490[0]_i_15_n_0\,
      S(0) => \tmp_27_i_i_i_i_reg_1490[0]_i_16_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(24),
      I1 => c_low_thresh_channel_reg_1160(25),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_10_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(22),
      I1 => c_low_thresh_channel_reg_1160(23),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_12_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(20),
      I1 => c_low_thresh_channel_reg_1160(21),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_13_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(18),
      I1 => c_low_thresh_channel_reg_1160(19),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_14_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(16),
      I1 => c_low_thresh_channel_reg_1160(17),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_15_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(22),
      I1 => c_low_thresh_channel_reg_1160(23),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_16_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(20),
      I1 => c_low_thresh_channel_reg_1160(21),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_17_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(18),
      I1 => c_low_thresh_channel_reg_1160(19),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_18_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(16),
      I1 => c_low_thresh_channel_reg_1160(17),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_19_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(14),
      I1 => c_low_thresh_channel_reg_1160(15),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_21_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(12),
      I1 => c_low_thresh_channel_reg_1160(13),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_22_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(10),
      I1 => c_low_thresh_channel_reg_1160(11),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_23_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(8),
      I1 => c_low_thresh_channel_reg_1160(9),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_24_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(14),
      I1 => c_low_thresh_channel_reg_1160(15),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_25_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(12),
      I1 => c_low_thresh_channel_reg_1160(13),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_26_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(10),
      I1 => c_low_thresh_channel_reg_1160(11),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_27_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(8),
      I1 => c_low_thresh_channel_reg_1160(9),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_28_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8A0A"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(6),
      I1 => tmp_25_i_i_i_i_fu_953_p2(6),
      I2 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I3 => tmp_25_i_i_i_i_fu_953_p2(7),
      I4 => c_low_thresh_channel_reg_1160(7),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_29_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(30),
      I1 => c_low_thresh_channel_reg_1160(31),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_3_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8A0A"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(4),
      I1 => tmp_25_i_i_i_i_fu_953_p2(4),
      I2 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I3 => tmp_25_i_i_i_i_fu_953_p2(5),
      I4 => c_low_thresh_channel_reg_1160(5),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_30_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8A0A"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(2),
      I1 => tmp_25_i_i_i_i_fu_953_p2(2),
      I2 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I3 => tmp_25_i_i_i_i_fu_953_p2(3),
      I4 => c_low_thresh_channel_reg_1160(3),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_31_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8A0A"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(0),
      I1 => tmp_25_i_i_i_i_fu_953_p2(0),
      I2 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I3 => tmp_25_i_i_i_i_fu_953_p2(1),
      I4 => c_low_thresh_channel_reg_1160(1),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_32_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06056005"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(6),
      I1 => tmp_25_i_i_i_i_fu_953_p2(6),
      I2 => c_low_thresh_channel_reg_1160(7),
      I3 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I4 => tmp_25_i_i_i_i_fu_953_p2(7),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_33_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06056005"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(4),
      I1 => tmp_25_i_i_i_i_fu_953_p2(4),
      I2 => c_low_thresh_channel_reg_1160(5),
      I3 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I4 => tmp_25_i_i_i_i_fu_953_p2(5),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_34_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06056005"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(2),
      I1 => tmp_25_i_i_i_i_fu_953_p2(2),
      I2 => c_low_thresh_channel_reg_1160(3),
      I3 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I4 => tmp_25_i_i_i_i_fu_953_p2(3),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_35_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06056005"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(0),
      I1 => tmp_25_i_i_i_i_fu_953_p2(0),
      I2 => c_low_thresh_channel_reg_1160(1),
      I3 => \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0\,
      I4 => tmp_25_i_i_i_i_fu_953_p2(1),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_36_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(28),
      I1 => c_low_thresh_channel_reg_1160(29),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_4_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(26),
      I1 => c_low_thresh_channel_reg_1160(27),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_5_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(24),
      I1 => c_low_thresh_channel_reg_1160(25),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_6_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(30),
      I1 => c_low_thresh_channel_reg_1160(31),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_7_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(28),
      I1 => c_low_thresh_channel_reg_1160(29),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_8_n_0\
    );
\tmp_28_i_i_i_i_reg_1496[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_low_thresh_channel_reg_1160(26),
      I1 => c_low_thresh_channel_reg_1160(27),
      O => \tmp_28_i_i_i_i_reg_1496[0]_i_9_n_0\
    );
\tmp_28_i_i_i_i_reg_1496_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_201,
      D => tmp_28_i_i_i_i_fu_980_p2,
      Q => tmp_28_i_i_i_i_reg_1496,
      R => '0'
    );
\tmp_28_i_i_i_i_reg_1496_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_0\,
      CO(3) => tmp_28_i_i_i_i_fu_980_p2,
      CO(2) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_1\,
      CO(1) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_2\,
      CO(0) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_28_i_i_i_i_reg_1496[0]_i_3_n_0\,
      DI(2) => \tmp_28_i_i_i_i_reg_1496[0]_i_4_n_0\,
      DI(1) => \tmp_28_i_i_i_i_reg_1496[0]_i_5_n_0\,
      DI(0) => \tmp_28_i_i_i_i_reg_1496[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_28_i_i_i_i_reg_1496[0]_i_7_n_0\,
      S(2) => \tmp_28_i_i_i_i_reg_1496[0]_i_8_n_0\,
      S(1) => \tmp_28_i_i_i_i_reg_1496[0]_i_9_n_0\,
      S(0) => \tmp_28_i_i_i_i_reg_1496[0]_i_10_n_0\
    );
\tmp_28_i_i_i_i_reg_1496_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_0\,
      CO(3) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_0\,
      CO(2) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_1\,
      CO(1) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_2\,
      CO(0) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_28_i_i_i_i_reg_1496[0]_i_21_n_0\,
      DI(2) => \tmp_28_i_i_i_i_reg_1496[0]_i_22_n_0\,
      DI(1) => \tmp_28_i_i_i_i_reg_1496[0]_i_23_n_0\,
      DI(0) => \tmp_28_i_i_i_i_reg_1496[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_28_i_i_i_i_reg_1496[0]_i_25_n_0\,
      S(2) => \tmp_28_i_i_i_i_reg_1496[0]_i_26_n_0\,
      S(1) => \tmp_28_i_i_i_i_reg_1496[0]_i_27_n_0\,
      S(0) => \tmp_28_i_i_i_i_reg_1496[0]_i_28_n_0\
    );
\tmp_28_i_i_i_i_reg_1496_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_0\,
      CO(3) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_0\,
      CO(2) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_1\,
      CO(1) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_2\,
      CO(0) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_28_i_i_i_i_reg_1496[0]_i_12_n_0\,
      DI(2) => \tmp_28_i_i_i_i_reg_1496[0]_i_13_n_0\,
      DI(1) => \tmp_28_i_i_i_i_reg_1496[0]_i_14_n_0\,
      DI(0) => \tmp_28_i_i_i_i_reg_1496[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_28_i_i_i_i_reg_1496[0]_i_16_n_0\,
      S(2) => \tmp_28_i_i_i_i_reg_1496[0]_i_17_n_0\,
      S(1) => \tmp_28_i_i_i_i_reg_1496[0]_i_18_n_0\,
      S(0) => \tmp_28_i_i_i_i_reg_1496[0]_i_19_n_0\
    );
\tmp_28_i_i_i_i_reg_1496_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_0\,
      CO(2) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_1\,
      CO(1) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_2\,
      CO(0) => \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_28_i_i_i_i_reg_1496[0]_i_29_n_0\,
      DI(2) => \tmp_28_i_i_i_i_reg_1496[0]_i_30_n_0\,
      DI(1) => \tmp_28_i_i_i_i_reg_1496[0]_i_31_n_0\,
      DI(0) => \tmp_28_i_i_i_i_reg_1496[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_28_i_i_i_i_reg_1496[0]_i_33_n_0\,
      S(2) => \tmp_28_i_i_i_i_reg_1496[0]_i_34_n_0\,
      S(1) => \tmp_28_i_i_i_i_reg_1496[0]_i_35_n_0\,
      S(0) => \tmp_28_i_i_i_i_reg_1496[0]_i_36_n_0\
    );
\tmp_30_i_i_i_i_reg_1280[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30AA"
    )
        port map (
      I0 => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      I1 => \SRL_SIG_reg[0][21]\,
      I2 => \SRL_SIG_reg[0][6]_0\,
      I3 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      O => \tmp_30_i_i_i_i_reg_1280[0]_i_1_n_0\
    );
\tmp_30_i_i_i_i_reg_1280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_30_i_i_i_i_reg_1280[0]_i_1_n_0\,
      Q => \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0]\,
      R => '0'
    );
\tmp_34_i_i_i_reg_1294[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_34_i_i_i_fu_608_p2,
      I1 => ap_CS_fsm_state2,
      I2 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      I3 => tmp_34_i_i_i_reg_1294,
      O => \tmp_34_i_i_i_reg_1294[0]_i_1_n_0\
    );
\tmp_34_i_i_i_reg_1294[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(7),
      I1 => \int_rows_reg[10]\(7),
      I2 => \^icmp_reg_1299_reg[0]_0\(6),
      I3 => \int_rows_reg[10]\(6),
      O => \tmp_34_i_i_i_reg_1294_reg[0]_0\(2)
    );
\tmp_34_i_i_i_reg_1294[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(5),
      I1 => \int_rows_reg[10]\(5),
      I2 => \^icmp_reg_1299_reg[0]_0\(4),
      I3 => \int_rows_reg[10]\(4),
      O => \tmp_34_i_i_i_reg_1294_reg[0]_0\(1)
    );
\tmp_34_i_i_i_reg_1294[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(3),
      I1 => \int_rows_reg[10]\(3),
      I2 => \^icmp_reg_1299_reg[0]_0\(2),
      I3 => \int_rows_reg[10]\(2),
      O => \tmp_34_i_i_i_reg_1294_reg[0]_0\(0)
    );
\tmp_34_i_i_i_reg_1294[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_rows_reg[10]\(10),
      I1 => \^icmp_reg_1299_reg[0]_0\(11),
      I2 => \^icmp_reg_1299_reg[0]_0\(10),
      O => \tmp_34_i_i_i_reg_1294[0]_i_4_n_0\
    );
\tmp_34_i_i_i_reg_1294[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \int_rows_reg[10]\(10),
      I1 => \^icmp_reg_1299_reg[0]_0\(10),
      I2 => \^icmp_reg_1299_reg[0]_0\(11),
      O => \tmp_34_i_i_i_reg_1294[0]_i_6_n_0\
    );
\tmp_34_i_i_i_reg_1294[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(9),
      I1 => \int_rows_reg[10]\(9),
      I2 => \^icmp_reg_1299_reg[0]_0\(8),
      I3 => \int_rows_reg[10]\(8),
      O => \tmp_34_i_i_i_reg_1294[0]_i_7_n_0\
    );
\tmp_34_i_i_i_reg_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_34_i_i_i_reg_1294[0]_i_1_n_0\,
      Q => tmp_34_i_i_i_reg_1294,
      R => '0'
    );
\tmp_34_i_i_i_reg_1294_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_34_i_i_i_fu_608_p2,
      CO(0) => \tmp_34_i_i_i_reg_1294_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_34_i_i_i_reg_1294[0]_i_4_n_0\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_34_i_i_i_reg_1294[0]_i_6_n_0\,
      S(0) => \tmp_34_i_i_i_reg_1294[0]_i_7_n_0\
    );
\tmp_36_i_i_i_reg_1304[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_36_i_i_i_fu_629_p2,
      I1 => ap_CS_fsm_state2,
      I2 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      I3 => tmp_36_i_i_i_reg_1304,
      O => \tmp_36_i_i_i_reg_1304[0]_i_1_n_0\
    );
\tmp_36_i_i_i_reg_1304[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(3),
      I1 => \^icmp_reg_1299_reg[0]_0\(4),
      I2 => \^icmp_reg_1299_reg[0]_0\(8),
      I3 => \tmp_36_i_i_i_reg_1304[0]_i_3_n_0\,
      I4 => \tmp_36_i_i_i_reg_1304[0]_i_4_n_0\,
      O => tmp_36_i_i_i_fu_629_p2
    );
\tmp_36_i_i_i_reg_1304[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(0),
      I1 => \^icmp_reg_1299_reg[0]_0\(2),
      I2 => \^icmp_reg_1299_reg[0]_0\(5),
      I3 => \^icmp_reg_1299_reg[0]_0\(1),
      O => \tmp_36_i_i_i_reg_1304[0]_i_3_n_0\
    );
\tmp_36_i_i_i_reg_1304[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(10),
      I1 => \^icmp_reg_1299_reg[0]_0\(11),
      I2 => \^icmp_reg_1299_reg[0]_0\(6),
      I3 => \^icmp_reg_1299_reg[0]_0\(9),
      I4 => \^icmp_reg_1299_reg[0]_0\(7),
      O => \tmp_36_i_i_i_reg_1304[0]_i_4_n_0\
    );
\tmp_36_i_i_i_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_36_i_i_i_reg_1304[0]_i_1_n_0\,
      Q => tmp_36_i_i_i_reg_1304,
      R => '0'
    );
tmp_37_0_i_i_i_i_reg_1399_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0\,
      A(6) => \buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0\,
      A(5) => \buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0\,
      A(4) => \buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0\,
      A(3) => \buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0\,
      A(2) => \buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0\,
      A(1) => \buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0\,
      A(0) => \buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_9\(7),
      B(16) => \SRL_SIG_reg[1][7]_9\(7),
      B(15) => \SRL_SIG_reg[1][7]_9\(7),
      B(14) => \SRL_SIG_reg[1][7]_9\(7),
      B(13) => \SRL_SIG_reg[1][7]_9\(7),
      B(12) => \SRL_SIG_reg[1][7]_9\(7),
      B(11) => \SRL_SIG_reg[1][7]_9\(7),
      B(10) => \SRL_SIG_reg[1][7]_9\(7),
      B(9) => \SRL_SIG_reg[1][7]_9\(7),
      B(8) => \SRL_SIG_reg[1][7]_9\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_9\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff_C_val_0_0_i_i_1_reg_13740,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_37_0_i_i_i_i_reg_1399_reg_n_106,
      PCOUT(46) => tmp_37_0_i_i_i_i_reg_1399_reg_n_107,
      PCOUT(45) => tmp_37_0_i_i_i_i_reg_1399_reg_n_108,
      PCOUT(44) => tmp_37_0_i_i_i_i_reg_1399_reg_n_109,
      PCOUT(43) => tmp_37_0_i_i_i_i_reg_1399_reg_n_110,
      PCOUT(42) => tmp_37_0_i_i_i_i_reg_1399_reg_n_111,
      PCOUT(41) => tmp_37_0_i_i_i_i_reg_1399_reg_n_112,
      PCOUT(40) => tmp_37_0_i_i_i_i_reg_1399_reg_n_113,
      PCOUT(39) => tmp_37_0_i_i_i_i_reg_1399_reg_n_114,
      PCOUT(38) => tmp_37_0_i_i_i_i_reg_1399_reg_n_115,
      PCOUT(37) => tmp_37_0_i_i_i_i_reg_1399_reg_n_116,
      PCOUT(36) => tmp_37_0_i_i_i_i_reg_1399_reg_n_117,
      PCOUT(35) => tmp_37_0_i_i_i_i_reg_1399_reg_n_118,
      PCOUT(34) => tmp_37_0_i_i_i_i_reg_1399_reg_n_119,
      PCOUT(33) => tmp_37_0_i_i_i_i_reg_1399_reg_n_120,
      PCOUT(32) => tmp_37_0_i_i_i_i_reg_1399_reg_n_121,
      PCOUT(31) => tmp_37_0_i_i_i_i_reg_1399_reg_n_122,
      PCOUT(30) => tmp_37_0_i_i_i_i_reg_1399_reg_n_123,
      PCOUT(29) => tmp_37_0_i_i_i_i_reg_1399_reg_n_124,
      PCOUT(28) => tmp_37_0_i_i_i_i_reg_1399_reg_n_125,
      PCOUT(27) => tmp_37_0_i_i_i_i_reg_1399_reg_n_126,
      PCOUT(26) => tmp_37_0_i_i_i_i_reg_1399_reg_n_127,
      PCOUT(25) => tmp_37_0_i_i_i_i_reg_1399_reg_n_128,
      PCOUT(24) => tmp_37_0_i_i_i_i_reg_1399_reg_n_129,
      PCOUT(23) => tmp_37_0_i_i_i_i_reg_1399_reg_n_130,
      PCOUT(22) => tmp_37_0_i_i_i_i_reg_1399_reg_n_131,
      PCOUT(21) => tmp_37_0_i_i_i_i_reg_1399_reg_n_132,
      PCOUT(20) => tmp_37_0_i_i_i_i_reg_1399_reg_n_133,
      PCOUT(19) => tmp_37_0_i_i_i_i_reg_1399_reg_n_134,
      PCOUT(18) => tmp_37_0_i_i_i_i_reg_1399_reg_n_135,
      PCOUT(17) => tmp_37_0_i_i_i_i_reg_1399_reg_n_136,
      PCOUT(16) => tmp_37_0_i_i_i_i_reg_1399_reg_n_137,
      PCOUT(15) => tmp_37_0_i_i_i_i_reg_1399_reg_n_138,
      PCOUT(14) => tmp_37_0_i_i_i_i_reg_1399_reg_n_139,
      PCOUT(13) => tmp_37_0_i_i_i_i_reg_1399_reg_n_140,
      PCOUT(12) => tmp_37_0_i_i_i_i_reg_1399_reg_n_141,
      PCOUT(11) => tmp_37_0_i_i_i_i_reg_1399_reg_n_142,
      PCOUT(10) => tmp_37_0_i_i_i_i_reg_1399_reg_n_143,
      PCOUT(9) => tmp_37_0_i_i_i_i_reg_1399_reg_n_144,
      PCOUT(8) => tmp_37_0_i_i_i_i_reg_1399_reg_n_145,
      PCOUT(7) => tmp_37_0_i_i_i_i_reg_1399_reg_n_146,
      PCOUT(6) => tmp_37_0_i_i_i_i_reg_1399_reg_n_147,
      PCOUT(5) => tmp_37_0_i_i_i_i_reg_1399_reg_n_148,
      PCOUT(4) => tmp_37_0_i_i_i_i_reg_1399_reg_n_149,
      PCOUT(3) => tmp_37_0_i_i_i_i_reg_1399_reg_n_150,
      PCOUT(2) => tmp_37_0_i_i_i_i_reg_1399_reg_n_151,
      PCOUT(1) => tmp_37_0_i_i_i_i_reg_1399_reg_n_152,
      PCOUT(0) => tmp_37_0_i_i_i_i_reg_1399_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_37_0_i_i_i_i_reg_1399_reg_UNDERFLOW_UNCONNECTED
    );
tmp_37_1_1_i_i_i_i_reg_1409_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => buff_C_val_1_0_1_fu_754_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_11\(7),
      B(16) => \SRL_SIG_reg[1][7]_11\(7),
      B(15) => \SRL_SIG_reg[1][7]_11\(7),
      B(14) => \SRL_SIG_reg[1][7]_11\(7),
      B(13) => \SRL_SIG_reg[1][7]_11\(7),
      B(12) => \SRL_SIG_reg[1][7]_11\(7),
      B(11) => \SRL_SIG_reg[1][7]_11\(7),
      B(10) => \SRL_SIG_reg[1][7]_11\(7),
      B(9) => \SRL_SIG_reg[1][7]_11\(7),
      B(8) => \SRL_SIG_reg[1][7]_11\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_11\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff_C_val_0_0_i_i_s_fu_1220,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff_C_val_0_0_i_i_1_reg_13740,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_106,
      PCOUT(46) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_107,
      PCOUT(45) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_108,
      PCOUT(44) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_109,
      PCOUT(43) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_110,
      PCOUT(42) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_111,
      PCOUT(41) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_112,
      PCOUT(40) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_113,
      PCOUT(39) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_114,
      PCOUT(38) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_115,
      PCOUT(37) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_116,
      PCOUT(36) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_117,
      PCOUT(35) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_118,
      PCOUT(34) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_119,
      PCOUT(33) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_120,
      PCOUT(32) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_121,
      PCOUT(31) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_122,
      PCOUT(30) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_123,
      PCOUT(29) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_124,
      PCOUT(28) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_125,
      PCOUT(27) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_126,
      PCOUT(26) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_127,
      PCOUT(25) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_128,
      PCOUT(24) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_129,
      PCOUT(23) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_130,
      PCOUT(22) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_131,
      PCOUT(21) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_132,
      PCOUT(20) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_133,
      PCOUT(19) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_134,
      PCOUT(18) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_135,
      PCOUT(17) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_136,
      PCOUT(16) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_137,
      PCOUT(15) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_138,
      PCOUT(14) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_139,
      PCOUT(13) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_140,
      PCOUT(12) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_141,
      PCOUT(11) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_142,
      PCOUT(10) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_143,
      PCOUT(9) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_144,
      PCOUT(8) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_145,
      PCOUT(7) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_146,
      PCOUT(6) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_147,
      PCOUT(5) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_148,
      PCOUT(4) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_149,
      PCOUT(3) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_150,
      PCOUT(2) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_151,
      PCOUT(1) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_152,
      PCOUT(0) => tmp_37_1_1_i_i_i_i_reg_1409_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_UNDERFLOW_UNCONNECTED
    );
tmp_37_2_1_i_i_i_i_reg_1419_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => buff_C_val_2_0_1_fu_747_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_13\(7),
      B(16) => \SRL_SIG_reg[1][7]_13\(7),
      B(15) => \SRL_SIG_reg[1][7]_13\(7),
      B(14) => \SRL_SIG_reg[1][7]_13\(7),
      B(13) => \SRL_SIG_reg[1][7]_13\(7),
      B(12) => \SRL_SIG_reg[1][7]_13\(7),
      B(11) => \SRL_SIG_reg[1][7]_13\(7),
      B(10) => \SRL_SIG_reg[1][7]_13\(7),
      B(9) => \SRL_SIG_reg[1][7]_13\(7),
      B(8) => \SRL_SIG_reg[1][7]_13\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_13\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff_C_val_0_0_i_i_s_fu_1220,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff_C_val_0_0_i_i_1_reg_13740,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_106,
      PCOUT(46) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_107,
      PCOUT(45) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_108,
      PCOUT(44) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_109,
      PCOUT(43) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_110,
      PCOUT(42) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_111,
      PCOUT(41) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_112,
      PCOUT(40) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_113,
      PCOUT(39) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_114,
      PCOUT(38) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_115,
      PCOUT(37) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_116,
      PCOUT(36) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_117,
      PCOUT(35) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_118,
      PCOUT(34) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_119,
      PCOUT(33) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_120,
      PCOUT(32) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_121,
      PCOUT(31) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_122,
      PCOUT(30) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_123,
      PCOUT(29) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_124,
      PCOUT(28) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_125,
      PCOUT(27) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_126,
      PCOUT(26) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_127,
      PCOUT(25) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_128,
      PCOUT(24) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_129,
      PCOUT(23) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_130,
      PCOUT(22) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_131,
      PCOUT(21) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_132,
      PCOUT(20) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_133,
      PCOUT(19) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_134,
      PCOUT(18) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_135,
      PCOUT(17) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_136,
      PCOUT(16) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_137,
      PCOUT(15) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_138,
      PCOUT(14) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_139,
      PCOUT(13) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_140,
      PCOUT(12) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_141,
      PCOUT(11) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_142,
      PCOUT(10) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_143,
      PCOUT(9) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_144,
      PCOUT(8) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_145,
      PCOUT(7) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_146,
      PCOUT(6) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_147,
      PCOUT(5) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_148,
      PCOUT(4) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_149,
      PCOUT(3) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_150,
      PCOUT(2) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_151,
      PCOUT(1) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_152,
      PCOUT(0) => tmp_37_2_1_i_i_i_i_reg_1419_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_UNDERFLOW_UNCONNECTED
    );
tmp_37_2_2_i_i_i_i_reg_1429_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => buff_C_val_2_0_1_fu_747_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8) => B(7),
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff_C_val_0_0_i_i_s_fu_1220,
      CEA2 => buff_C_val_0_0_i_i_s_fu_1220,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff_C_val_0_0_i_i_1_reg_13740,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_P_UNCONNECTED(47 downto 16),
      P(15) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_90,
      P(14) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_91,
      P(13) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_92,
      P(12) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_93,
      P(11) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_94,
      P(10) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_95,
      P(9) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_96,
      P(8) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_97,
      P(7) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_98,
      P(6) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_99,
      P(5) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_100,
      P(4) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_101,
      P(3) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_102,
      P(2) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_103,
      P(1) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_104,
      P(0) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_105,
      PATTERNBDETECT => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_106,
      PCOUT(46) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_107,
      PCOUT(45) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_108,
      PCOUT(44) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_109,
      PCOUT(43) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_110,
      PCOUT(42) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_111,
      PCOUT(41) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_112,
      PCOUT(40) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_113,
      PCOUT(39) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_114,
      PCOUT(38) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_115,
      PCOUT(37) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_116,
      PCOUT(36) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_117,
      PCOUT(35) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_118,
      PCOUT(34) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_119,
      PCOUT(33) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_120,
      PCOUT(32) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_121,
      PCOUT(31) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_122,
      PCOUT(30) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_123,
      PCOUT(29) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_124,
      PCOUT(28) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_125,
      PCOUT(27) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_126,
      PCOUT(26) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_127,
      PCOUT(25) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_128,
      PCOUT(24) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_129,
      PCOUT(23) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_130,
      PCOUT(22) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_131,
      PCOUT(21) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_132,
      PCOUT(20) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_133,
      PCOUT(19) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_134,
      PCOUT(18) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_135,
      PCOUT(17) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_136,
      PCOUT(16) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_137,
      PCOUT(15) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_138,
      PCOUT(14) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_139,
      PCOUT(13) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_140,
      PCOUT(12) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_141,
      PCOUT(11) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_142,
      PCOUT(10) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_143,
      PCOUT(9) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_144,
      PCOUT(8) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_145,
      PCOUT(7) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_146,
      PCOUT(6) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_147,
      PCOUT(5) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_148,
      PCOUT(4) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_149,
      PCOUT(3) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_150,
      PCOUT(2) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_151,
      PCOUT(1) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_152,
      PCOUT(0) => tmp_37_2_2_i_i_i_i_reg_1429_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_37_i_i_i_reg_1309[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \col_assign_i_reg_391_reg[11]_i_3_n_0\,
      O => ap_enable_reg_pp0_iter00
    );
\tmp_37_i_i_i_reg_1309[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_reg_1299_reg[0]_0\(11),
      O => \tmp_37_i_i_i_reg_1309_reg[0]_0\(0)
    );
\tmp_37_i_i_i_reg_1309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \row_i_i_i_reg_380_reg[11]_0\(0),
      Q => tmp_37_i_i_i_reg_1309,
      R => '0'
    );
tmp_39_0_i_i_i_i_reg_1404_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0\,
      A(6) => \buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0\,
      A(5) => \buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0\,
      A(4) => \buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0\,
      A(3) => \buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0\,
      A(2) => \buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0\,
      A(1) => \buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0\,
      A(0) => \buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_1\(7),
      B(16) => \SRL_SIG_reg[1][7]_1\(7),
      B(15) => \SRL_SIG_reg[1][7]_1\(7),
      B(14) => \SRL_SIG_reg[1][7]_1\(7),
      B(13) => \SRL_SIG_reg[1][7]_1\(7),
      B(12) => \SRL_SIG_reg[1][7]_1\(7),
      B(11) => \SRL_SIG_reg[1][7]_1\(7),
      B(10) => \SRL_SIG_reg[1][7]_1\(7),
      B(9) => \SRL_SIG_reg[1][7]_1\(7),
      B(8) => \SRL_SIG_reg[1][7]_1\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_1\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff_C_val_0_0_i_i_1_reg_13740,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_39_0_i_i_i_i_reg_1404_reg_n_106,
      PCOUT(46) => tmp_39_0_i_i_i_i_reg_1404_reg_n_107,
      PCOUT(45) => tmp_39_0_i_i_i_i_reg_1404_reg_n_108,
      PCOUT(44) => tmp_39_0_i_i_i_i_reg_1404_reg_n_109,
      PCOUT(43) => tmp_39_0_i_i_i_i_reg_1404_reg_n_110,
      PCOUT(42) => tmp_39_0_i_i_i_i_reg_1404_reg_n_111,
      PCOUT(41) => tmp_39_0_i_i_i_i_reg_1404_reg_n_112,
      PCOUT(40) => tmp_39_0_i_i_i_i_reg_1404_reg_n_113,
      PCOUT(39) => tmp_39_0_i_i_i_i_reg_1404_reg_n_114,
      PCOUT(38) => tmp_39_0_i_i_i_i_reg_1404_reg_n_115,
      PCOUT(37) => tmp_39_0_i_i_i_i_reg_1404_reg_n_116,
      PCOUT(36) => tmp_39_0_i_i_i_i_reg_1404_reg_n_117,
      PCOUT(35) => tmp_39_0_i_i_i_i_reg_1404_reg_n_118,
      PCOUT(34) => tmp_39_0_i_i_i_i_reg_1404_reg_n_119,
      PCOUT(33) => tmp_39_0_i_i_i_i_reg_1404_reg_n_120,
      PCOUT(32) => tmp_39_0_i_i_i_i_reg_1404_reg_n_121,
      PCOUT(31) => tmp_39_0_i_i_i_i_reg_1404_reg_n_122,
      PCOUT(30) => tmp_39_0_i_i_i_i_reg_1404_reg_n_123,
      PCOUT(29) => tmp_39_0_i_i_i_i_reg_1404_reg_n_124,
      PCOUT(28) => tmp_39_0_i_i_i_i_reg_1404_reg_n_125,
      PCOUT(27) => tmp_39_0_i_i_i_i_reg_1404_reg_n_126,
      PCOUT(26) => tmp_39_0_i_i_i_i_reg_1404_reg_n_127,
      PCOUT(25) => tmp_39_0_i_i_i_i_reg_1404_reg_n_128,
      PCOUT(24) => tmp_39_0_i_i_i_i_reg_1404_reg_n_129,
      PCOUT(23) => tmp_39_0_i_i_i_i_reg_1404_reg_n_130,
      PCOUT(22) => tmp_39_0_i_i_i_i_reg_1404_reg_n_131,
      PCOUT(21) => tmp_39_0_i_i_i_i_reg_1404_reg_n_132,
      PCOUT(20) => tmp_39_0_i_i_i_i_reg_1404_reg_n_133,
      PCOUT(19) => tmp_39_0_i_i_i_i_reg_1404_reg_n_134,
      PCOUT(18) => tmp_39_0_i_i_i_i_reg_1404_reg_n_135,
      PCOUT(17) => tmp_39_0_i_i_i_i_reg_1404_reg_n_136,
      PCOUT(16) => tmp_39_0_i_i_i_i_reg_1404_reg_n_137,
      PCOUT(15) => tmp_39_0_i_i_i_i_reg_1404_reg_n_138,
      PCOUT(14) => tmp_39_0_i_i_i_i_reg_1404_reg_n_139,
      PCOUT(13) => tmp_39_0_i_i_i_i_reg_1404_reg_n_140,
      PCOUT(12) => tmp_39_0_i_i_i_i_reg_1404_reg_n_141,
      PCOUT(11) => tmp_39_0_i_i_i_i_reg_1404_reg_n_142,
      PCOUT(10) => tmp_39_0_i_i_i_i_reg_1404_reg_n_143,
      PCOUT(9) => tmp_39_0_i_i_i_i_reg_1404_reg_n_144,
      PCOUT(8) => tmp_39_0_i_i_i_i_reg_1404_reg_n_145,
      PCOUT(7) => tmp_39_0_i_i_i_i_reg_1404_reg_n_146,
      PCOUT(6) => tmp_39_0_i_i_i_i_reg_1404_reg_n_147,
      PCOUT(5) => tmp_39_0_i_i_i_i_reg_1404_reg_n_148,
      PCOUT(4) => tmp_39_0_i_i_i_i_reg_1404_reg_n_149,
      PCOUT(3) => tmp_39_0_i_i_i_i_reg_1404_reg_n_150,
      PCOUT(2) => tmp_39_0_i_i_i_i_reg_1404_reg_n_151,
      PCOUT(1) => tmp_39_0_i_i_i_i_reg_1404_reg_n_152,
      PCOUT(0) => tmp_39_0_i_i_i_i_reg_1404_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_39_0_i_i_i_i_reg_1404_reg_UNDERFLOW_UNCONNECTED
    );
tmp_39_1_1_i_i_i_i_reg_1414_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => buff_C_val_1_0_1_fu_754_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_3\(7),
      B(16) => \SRL_SIG_reg[1][7]_3\(7),
      B(15) => \SRL_SIG_reg[1][7]_3\(7),
      B(14) => \SRL_SIG_reg[1][7]_3\(7),
      B(13) => \SRL_SIG_reg[1][7]_3\(7),
      B(12) => \SRL_SIG_reg[1][7]_3\(7),
      B(11) => \SRL_SIG_reg[1][7]_3\(7),
      B(10) => \SRL_SIG_reg[1][7]_3\(7),
      B(9) => \SRL_SIG_reg[1][7]_3\(7),
      B(8) => \SRL_SIG_reg[1][7]_3\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_3\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff_C_val_0_0_i_i_s_fu_1220,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff_C_val_0_0_i_i_1_reg_13740,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_106,
      PCOUT(46) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_107,
      PCOUT(45) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_108,
      PCOUT(44) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_109,
      PCOUT(43) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_110,
      PCOUT(42) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_111,
      PCOUT(41) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_112,
      PCOUT(40) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_113,
      PCOUT(39) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_114,
      PCOUT(38) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_115,
      PCOUT(37) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_116,
      PCOUT(36) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_117,
      PCOUT(35) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_118,
      PCOUT(34) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_119,
      PCOUT(33) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_120,
      PCOUT(32) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_121,
      PCOUT(31) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_122,
      PCOUT(30) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_123,
      PCOUT(29) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_124,
      PCOUT(28) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_125,
      PCOUT(27) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_126,
      PCOUT(26) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_127,
      PCOUT(25) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_128,
      PCOUT(24) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_129,
      PCOUT(23) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_130,
      PCOUT(22) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_131,
      PCOUT(21) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_132,
      PCOUT(20) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_133,
      PCOUT(19) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_134,
      PCOUT(18) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_135,
      PCOUT(17) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_136,
      PCOUT(16) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_137,
      PCOUT(15) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_138,
      PCOUT(14) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_139,
      PCOUT(13) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_140,
      PCOUT(12) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_141,
      PCOUT(11) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_142,
      PCOUT(10) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_143,
      PCOUT(9) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_144,
      PCOUT(8) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_145,
      PCOUT(7) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_146,
      PCOUT(6) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_147,
      PCOUT(5) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_148,
      PCOUT(4) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_149,
      PCOUT(3) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_150,
      PCOUT(2) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_151,
      PCOUT(1) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_152,
      PCOUT(0) => tmp_39_1_1_i_i_i_i_reg_1414_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_UNDERFLOW_UNCONNECTED
    );
tmp_39_2_1_i_i_i_i_reg_1424_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => buff_C_val_2_0_1_fu_747_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \SRL_SIG_reg[1][7]_5\(7),
      B(16) => \SRL_SIG_reg[1][7]_5\(7),
      B(15) => \SRL_SIG_reg[1][7]_5\(7),
      B(14) => \SRL_SIG_reg[1][7]_5\(7),
      B(13) => \SRL_SIG_reg[1][7]_5\(7),
      B(12) => \SRL_SIG_reg[1][7]_5\(7),
      B(11) => \SRL_SIG_reg[1][7]_5\(7),
      B(10) => \SRL_SIG_reg[1][7]_5\(7),
      B(9) => \SRL_SIG_reg[1][7]_5\(7),
      B(8) => \SRL_SIG_reg[1][7]_5\(7),
      B(7 downto 0) => \SRL_SIG_reg[1][7]_5\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff_C_val_0_0_i_i_s_fu_1220,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^sobel_filter_core_u0_c_low_thresh_channel_1_read\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff_C_val_0_0_i_i_1_reg_13740,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_106,
      PCOUT(46) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_107,
      PCOUT(45) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_108,
      PCOUT(44) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_109,
      PCOUT(43) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_110,
      PCOUT(42) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_111,
      PCOUT(41) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_112,
      PCOUT(40) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_113,
      PCOUT(39) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_114,
      PCOUT(38) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_115,
      PCOUT(37) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_116,
      PCOUT(36) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_117,
      PCOUT(35) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_118,
      PCOUT(34) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_119,
      PCOUT(33) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_120,
      PCOUT(32) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_121,
      PCOUT(31) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_122,
      PCOUT(30) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_123,
      PCOUT(29) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_124,
      PCOUT(28) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_125,
      PCOUT(27) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_126,
      PCOUT(26) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_127,
      PCOUT(25) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_128,
      PCOUT(24) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_129,
      PCOUT(23) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_130,
      PCOUT(22) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_131,
      PCOUT(21) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_132,
      PCOUT(20) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_133,
      PCOUT(19) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_134,
      PCOUT(18) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_135,
      PCOUT(17) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_136,
      PCOUT(16) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_137,
      PCOUT(15) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_138,
      PCOUT(14) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_139,
      PCOUT(13) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_140,
      PCOUT(12) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_141,
      PCOUT(11) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_142,
      PCOUT(10) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_143,
      PCOUT(9) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_144,
      PCOUT(8) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_145,
      PCOUT(7) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_146,
      PCOUT(6) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_147,
      PCOUT(5) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_148,
      PCOUT(4) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_149,
      PCOUT(3) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_150,
      PCOUT(2) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_151,
      PCOUT(1) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_152,
      PCOUT(0) => tmp_39_2_1_i_i_i_i_reg_1424_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_39_i_i_i_reg_1323[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00FFFF00001D00"
    )
        port map (
      I0 => col_reg_1318_reg(0),
      I1 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I2 => \col_assign_i_reg_391_reg_n_0_[0]\,
      I3 => \int_cols_reg[10]\(0),
      I4 => buff_A_val_1_U_n_18,
      I5 => \int_cols_reg[10]\(1),
      O => \tmp_39_i_i_i_reg_1323[0]_i_10_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \^col_assign_i_reg_391_reg[7]_0\(1),
      I1 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I2 => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1),
      I3 => \int_cols_reg[10]\(7),
      I4 => \^ram_reg\,
      I5 => \int_cols_reg[10]\(6),
      O => \tmp_39_i_i_i_reg_1323[0]_i_11_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => col_reg_1318_reg(5),
      I1 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I2 => \col_assign_i_reg_391_reg_n_0_[5]\,
      I3 => \int_cols_reg[10]\(5),
      I4 => \^addrbwraddr\(1),
      I5 => \int_cols_reg[10]\(4),
      O => \tmp_39_i_i_i_reg_1323[0]_i_12_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => col_reg_1318_reg(3),
      I1 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I2 => \col_assign_i_reg_391_reg_n_0_[3]\,
      I3 => \int_cols_reg[10]\(3),
      I4 => buff_A_val_1_U_n_17,
      I5 => \int_cols_reg[10]\(2),
      O => \tmp_39_i_i_i_reg_1323[0]_i_13_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \int_cols_reg[10]\(0),
      I1 => \col_assign_i_reg_391_reg_n_0_[0]\,
      I2 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I3 => col_reg_1318_reg(0),
      I4 => \int_cols_reg[10]\(1),
      I5 => buff_A_val_1_U_n_18,
      O => \tmp_39_i_i_i_reg_1323[0]_i_14_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \int_cols_reg[10]\(10),
      I1 => \col_assign_i_reg_391_reg_n_0_[10]\,
      I2 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I3 => col_reg_1318_reg(10),
      I4 => \col_assign_i_reg_391_reg_n_0_[11]\,
      I5 => col_reg_1318_reg(11),
      O => \tmp_39_i_i_i_reg_1323[0]_i_3_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \int_cols_reg[10]\(8),
      I1 => \^addrbwraddr\(4),
      I2 => \col_assign_i_reg_391_reg_n_0_[9]\,
      I3 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I4 => col_reg_1318_reg(9),
      I5 => \int_cols_reg[10]\(9),
      O => \tmp_39_i_i_i_reg_1323[0]_i_4_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A221105052211"
    )
        port map (
      I0 => \int_cols_reg[10]\(10),
      I1 => col_reg_1318_reg(11),
      I2 => \col_assign_i_reg_391_reg_n_0_[11]\,
      I3 => col_reg_1318_reg(10),
      I4 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I5 => \col_assign_i_reg_391_reg_n_0_[10]\,
      O => \tmp_39_i_i_i_reg_1323[0]_i_5_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => col_reg_1318_reg(9),
      I1 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I2 => \col_assign_i_reg_391_reg_n_0_[9]\,
      I3 => \int_cols_reg[10]\(9),
      I4 => \^addrbwraddr\(4),
      I5 => \int_cols_reg[10]\(8),
      O => \tmp_39_i_i_i_reg_1323[0]_i_6_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \int_cols_reg[10]\(6),
      I1 => \^ram_reg\,
      I2 => \^ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1),
      I3 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I4 => \^col_assign_i_reg_391_reg[7]_0\(1),
      I5 => \int_cols_reg[10]\(7),
      O => \tmp_39_i_i_i_reg_1323[0]_i_7_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \int_cols_reg[10]\(4),
      I1 => \^addrbwraddr\(1),
      I2 => \col_assign_i_reg_391_reg_n_0_[5]\,
      I3 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I4 => col_reg_1318_reg(5),
      I5 => \int_cols_reg[10]\(5),
      O => \tmp_39_i_i_i_reg_1323[0]_i_8_n_0\
    );
\tmp_39_i_i_i_reg_1323[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \int_cols_reg[10]\(2),
      I1 => buff_A_val_1_U_n_17,
      I2 => \col_assign_i_reg_391_reg_n_0_[3]\,
      I3 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I4 => col_reg_1318_reg(3),
      I5 => \int_cols_reg[10]\(3),
      O => \tmp_39_i_i_i_reg_1323[0]_i_9_n_0\
    );
\tmp_39_i_i_i_reg_1323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => tmp_39_i_i_i_fu_655_p2,
      Q => tmp_39_i_i_i_reg_1323,
      R => '0'
    );
\tmp_39_i_i_i_reg_1323_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_39_i_i_i_fu_655_p2,
      CO(0) => \tmp_39_i_i_i_reg_1323_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_39_i_i_i_reg_1323[0]_i_3_n_0\,
      DI(0) => \tmp_39_i_i_i_reg_1323[0]_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_39_i_i_i_reg_1323[0]_i_5_n_0\,
      S(0) => \tmp_39_i_i_i_reg_1323[0]_i_6_n_0\
    );
\tmp_39_i_i_i_reg_1323_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_0\,
      CO(2) => \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_1\,
      CO(1) => \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_2\,
      CO(0) => \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_39_i_i_i_reg_1323[0]_i_7_n_0\,
      DI(2) => \tmp_39_i_i_i_reg_1323[0]_i_8_n_0\,
      DI(1) => \tmp_39_i_i_i_reg_1323[0]_i_9_n_0\,
      DI(0) => \tmp_39_i_i_i_reg_1323[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_39_i_i_i_reg_1323[0]_i_11_n_0\,
      S(2) => \tmp_39_i_i_i_reg_1323[0]_i_12_n_0\,
      S(1) => \tmp_39_i_i_i_reg_1323[0]_i_13_n_0\,
      S(0) => \tmp_39_i_i_i_reg_1323[0]_i_14_n_0\
    );
\tmp_40_i_i_i_reg_1330[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exitcond_i_fu_644_p2,
      I1 => tmp_39_i_i_i_fu_655_p2,
      I2 => p_20_in,
      O => buff_A_val_1_addr_reg_13350
    );
\tmp_40_i_i_i_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => buff_A_val_1_U_n_19,
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[0]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => buff_A_val_1_U_n_9,
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[10]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => buff_A_val_1_U_n_18,
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[1]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => buff_A_val_1_U_n_17,
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[2]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => \^addrbwraddr\(0),
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[3]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => \^addrbwraddr\(1),
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[4]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => \^addrbwraddr\(2),
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[5]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => \^ram_reg\,
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[6]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => \^addrbwraddr\(3),
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[7]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => \^addrbwraddr\(4),
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[8]\,
      R => '0'
    );
\tmp_40_i_i_i_reg_1330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13350,
      D => \^addrbwraddr\(5),
      Q => \tmp_40_i_i_i_reg_1330_reg_n_0_[9]\,
      R => '0'
    );
\tmp_45_i_i_i_reg_1350[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \int_cols_reg[10]\(6),
      I1 => \int_cols_reg[4]\,
      I2 => col_reg_1318_reg(6),
      I3 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I4 => \col_assign_i_reg_391_reg_n_0_[6]\,
      O => \tmp_45_i_i_i_reg_1350_reg[0]_3\(1)
    );
\tmp_45_i_i_i_reg_1350[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55955555"
    )
        port map (
      I0 => \int_cols_reg[9]\(0),
      I1 => col_reg_1318_reg(5),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \col_assign_i_reg_391_reg_n_0_[5]\,
      O => \tmp_45_i_i_i_reg_1350_reg[0]_3\(0)
    );
\tmp_45_i_i_i_reg_1350[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B84747B8"
    )
        port map (
      I0 => \col_assign_i_reg_391_reg_n_0_[1]\,
      I1 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I2 => col_reg_1318_reg(1),
      I3 => \int_cols_reg[10]\(0),
      I4 => \int_cols_reg[10]\(1),
      O => \tmp_45_i_i_i_reg_1350_reg[0]_2\(1)
    );
\tmp_45_i_i_i_reg_1350[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => col_reg_1318_reg(11),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \col_assign_i_reg_391_reg_n_0_[11]\,
      O => \tmp_45_i_i_i_reg_1350_reg[0]_0\(0)
    );
\tmp_45_i_i_i_reg_1350[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656666666A66666"
    )
        port map (
      I0 => \int_cols_reg[10]\(0),
      I1 => \col_assign_i_reg_391_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => col_reg_1318_reg(0),
      O => \tmp_45_i_i_i_reg_1350_reg[0]_2\(0)
    );
\tmp_45_i_i_i_reg_1350[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1DE2"
    )
        port map (
      I0 => col_reg_1318_reg(11),
      I1 => \^tmp_39_i_i_i_reg_1323_reg[0]_0\,
      I2 => \col_assign_i_reg_391_reg_n_0_[11]\,
      I3 => \int_cols_reg[10]\(10),
      I4 => \int_cols_reg[8]_0\,
      O => \tmp_45_i_i_i_reg_1350_reg[0]_1\(1)
    );
\tmp_45_i_i_i_reg_1350[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55955555"
    )
        port map (
      I0 => \int_cols_reg[9]\(1),
      I1 => col_reg_1318_reg(10),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_i_reg_1314_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \col_assign_i_reg_391_reg_n_0_[10]\,
      O => \tmp_45_i_i_i_reg_1350_reg[0]_1\(0)
    );
\tmp_45_i_i_i_reg_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => O(0),
      Q => tmp_45_i_i_i_reg_1350,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1_image_filter is
  port (
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of system_image_filter_0_1_image_filter : entity is 32;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of system_image_filter_0_1_image_filter : entity is 8;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of system_image_filter_0_1_image_filter : entity is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of system_image_filter_0_1_image_filter : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of system_image_filter_0_1_image_filter : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of system_image_filter_0_1_image_filter : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_image_filter_0_1_image_filter : entity is "image_filter";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of system_image_filter_0_1_image_filter : entity is 8;
  attribute ap_const_lv16_0 : string;
  attribute ap_const_lv16_0 of system_image_filter_0_1_image_filter : entity is "16'b0000000000000000";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of system_image_filter_0_1_image_filter : entity is "2'b00";
  attribute hls_module : string;
  attribute hls_module of system_image_filter_0_1_image_filter : entity is "yes";
end system_image_filter_0_1_image_filter;

architecture STRUCTURE of system_image_filter_0_1_image_filter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXIvideo2Mat44_U0_ap_start : STD_LOGIC;
  signal AXIvideo2Mat44_U0_c_low_thresh_channel_1_write : STD_LOGIC;
  signal AXIvideo2Mat44_U0_img_0_data_stream_0_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat44_U0_img_0_data_stream_0_write : STD_LOGIC;
  signal AXIvideo2Mat44_U0_n_0 : STD_LOGIC;
  signal AXIvideo2Mat44_U0_n_1 : STD_LOGIC;
  signal AXIvideo2Mat44_U0_n_3 : STD_LOGIC;
  signal C_XR0C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR0C0_channel_U_n_0 : STD_LOGIC;
  signal C_XR0C0_channel_U_n_1 : STD_LOGIC;
  signal C_XR0C0_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR0C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR0C1_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR0C1_channel_empty_n : STD_LOGIC;
  signal C_XR0C1_channel_full_n : STD_LOGIC;
  signal C_XR0C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR0C2_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR0C2_channel_empty_n : STD_LOGIC;
  signal C_XR0C2_channel_full_n : STD_LOGIC;
  signal C_XR1C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR1C0_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR1C0_channel_empty_n : STD_LOGIC;
  signal C_XR1C0_channel_full_n : STD_LOGIC;
  signal C_XR1C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR1C1_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR1C1_channel_empty_n : STD_LOGIC;
  signal C_XR1C1_channel_full_n : STD_LOGIC;
  signal C_XR1C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR1C2_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR1C2_channel_empty_n : STD_LOGIC;
  signal C_XR1C2_channel_full_n : STD_LOGIC;
  signal C_XR2C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR2C0_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR2C0_channel_empty_n : STD_LOGIC;
  signal C_XR2C0_channel_full_n : STD_LOGIC;
  signal C_XR2C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR2C1_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR2C1_channel_empty_n : STD_LOGIC;
  signal C_XR2C1_channel_full_n : STD_LOGIC;
  signal C_XR2C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR2C2_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_XR2C2_channel_empty_n : STD_LOGIC;
  signal C_XR2C2_channel_full_n : STD_LOGIC;
  signal C_YR0C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR0C0_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR0C0_channel_empty_n : STD_LOGIC;
  signal C_YR0C0_channel_full_n : STD_LOGIC;
  signal C_YR0C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR0C1_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR0C1_channel_empty_n : STD_LOGIC;
  signal C_YR0C1_channel_full_n : STD_LOGIC;
  signal C_YR0C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR0C2_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR0C2_channel_empty_n : STD_LOGIC;
  signal C_YR0C2_channel_full_n : STD_LOGIC;
  signal C_YR1C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR1C0_channel_U_n_0 : STD_LOGIC;
  signal C_YR1C0_channel_U_n_1 : STD_LOGIC;
  signal C_YR1C0_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR1C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR1C1_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR1C1_channel_empty_n : STD_LOGIC;
  signal C_YR1C1_channel_full_n : STD_LOGIC;
  signal C_YR1C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR1C2_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR1C2_channel_empty_n : STD_LOGIC;
  signal C_YR1C2_channel_full_n : STD_LOGIC;
  signal C_YR2C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR2C0_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR2C0_channel_empty_n : STD_LOGIC;
  signal C_YR2C0_channel_full_n : STD_LOGIC;
  signal C_YR2C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C_YR2C1_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Mat2AXIvideo_U0_ap_done : STD_LOGIC;
  signal Mat2AXIvideo_U0_img_1_data_stream_1_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_0 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_1 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_15 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_condition_245 : STD_LOGIC;
  signal ap_condition_671 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal axi_last_V_fu_214_p2 : STD_LOGIC;
  signal c_high_thresh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_high_thresh_channe_1_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_high_thresh_channe_1_empty_n : STD_LOGIC;
  signal c_high_thresh_channe_1_full_n : STD_LOGIC;
  signal c_invert : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_invert_channel_U_n_0 : STD_LOGIC;
  signal c_invert_channel_U_n_1 : STD_LOGIC;
  signal c_invert_channel_empty_n : STD_LOGIC;
  signal c_invert_channel_full_n : STD_LOGIC;
  signal c_low_thresh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_low_thresh_channel_1_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_low_thresh_channel_1_empty_n : STD_LOGIC;
  signal c_low_thresh_channel_1_full_n : STD_LOGIC;
  signal col_reg_1318_reg : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal cols : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_2630 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_260 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_261 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_262 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_263 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_264 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_265 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_266 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_267 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_268 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_271 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_272 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_273 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_276 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_3 : STD_LOGIC;
  signal img_0_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_0_empty_n : STD_LOGIC;
  signal img_0_data_stream_0_full_n : STD_LOGIC;
  signal img_0_data_stream_1_empty_n : STD_LOGIC;
  signal img_0_data_stream_1_full_n : STD_LOGIC;
  signal img_1_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_1_data_stream_0_empty_n : STD_LOGIC;
  signal img_1_data_stream_0_full_n : STD_LOGIC;
  signal img_1_data_stream_1_empty_n : STD_LOGIC;
  signal img_1_data_stream_1_full_n : STD_LOGIC;
  signal p_1_i_i_reg_162_reg : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal p_i_i_reg_1510 : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal sobel_filter_core_U0_c_low_thresh_channel_1_read : STD_LOGIC;
  signal sobel_filter_core_U0_dst_data_stream_1_V_write : STD_LOGIC;
  signal sobel_filter_core_U0_n_1 : STD_LOGIC;
  signal sobel_filter_core_U0_n_12 : STD_LOGIC;
  signal sobel_filter_core_U0_n_2 : STD_LOGIC;
  signal sobel_filter_core_U0_n_24 : STD_LOGIC;
  signal sobel_filter_core_U0_n_25 : STD_LOGIC;
  signal sobel_filter_core_U0_n_26 : STD_LOGIC;
  signal sobel_filter_core_U0_n_27 : STD_LOGIC;
  signal sobel_filter_core_U0_n_28 : STD_LOGIC;
  signal sobel_filter_core_U0_n_29 : STD_LOGIC;
  signal sobel_filter_core_U0_n_3 : STD_LOGIC;
  signal sobel_filter_core_U0_n_30 : STD_LOGIC;
  signal sobel_filter_core_U0_n_31 : STD_LOGIC;
  signal sobel_filter_core_U0_n_32 : STD_LOGIC;
  signal sobel_filter_core_U0_n_33 : STD_LOGIC;
  signal sobel_filter_core_U0_n_34 : STD_LOGIC;
  signal sobel_filter_core_U0_n_35 : STD_LOGIC;
  signal sobel_filter_core_U0_n_37 : STD_LOGIC;
  signal sobel_filter_core_U0_n_38 : STD_LOGIC;
  signal sobel_filter_core_U0_n_39 : STD_LOGIC;
  signal sobel_filter_core_U0_n_4 : STD_LOGIC;
  signal sobel_filter_core_U0_n_40 : STD_LOGIC;
  signal sobel_filter_core_U0_n_41 : STD_LOGIC;
  signal sobel_filter_core_U0_n_42 : STD_LOGIC;
  signal sobel_filter_core_U0_n_43 : STD_LOGIC;
  signal sobel_filter_core_U0_n_44 : STD_LOGIC;
  signal sobel_filter_core_U0_n_45 : STD_LOGIC;
  signal sobel_filter_core_U0_n_46 : STD_LOGIC;
  signal sobel_filter_core_U0_n_47 : STD_LOGIC;
  signal sobel_filter_core_U0_n_48 : STD_LOGIC;
  signal sobel_filter_core_U0_n_49 : STD_LOGIC;
  signal sobel_filter_core_U0_n_5 : STD_LOGIC;
  signal sobel_filter_core_U0_n_6 : STD_LOGIC;
  signal sobel_filter_core_U0_n_7 : STD_LOGIC;
  signal sobel_filter_core_U0_src_data_stream_0_V_read : STD_LOGIC;
  signal tmp_32_i_i_i_fu_429_p2 : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal tmp_37_i_i_i_fu_635_p2 : STD_LOGIC;
  signal tmp_45_i_i_i_fu_671_p2 : STD_LOGIC;
  signal \^video_out_tdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  s_axi_CONTROL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(0) <= \<const0>\;
  video_out_TDATA(15) <= \<const1>\;
  video_out_TDATA(14) <= \<const0>\;
  video_out_TDATA(13) <= \<const0>\;
  video_out_TDATA(12) <= \<const0>\;
  video_out_TDATA(11) <= \<const0>\;
  video_out_TDATA(10) <= \<const0>\;
  video_out_TDATA(9) <= \<const0>\;
  video_out_TDATA(8) <= \<const0>\;
  video_out_TDATA(7 downto 0) <= \^video_out_tdata\(7 downto 0);
  video_out_TDEST(0) <= \<const0>\;
  video_out_TID(0) <= \<const0>\;
  video_out_TKEEP(1) <= \<const1>\;
  video_out_TKEEP(0) <= \<const1>\;
  video_out_TSTRB(1) <= \<const0>\;
  video_out_TSTRB(0) <= \<const0>\;
AXIvideo2Mat44_U0: entity work.system_image_filter_0_1_AXIvideo2Mat44
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      AXIvideo2Mat44_U0_img_0_data_stream_0_write => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      CO(0) => AXIvideo2Mat44_U0_n_1,
      D(7 downto 0) => AXIvideo2Mat44_U0_img_0_data_stream_0_din(7 downto 0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => AXIvideo2Mat44_U0_n_3,
      ap_clk => ap_clk,
      ap_condition_671 => ap_condition_671,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      \int_cols_reg[10]\(10 downto 0) => cols(10 downto 0),
      \int_rows_reg[10]\(10 downto 0) => rows(10 downto 0),
      \rdata_reg[3]\ => AXIvideo2Mat44_U0_n_0,
      s_axi_CONTROL_BUS_ARADDR(3 downto 0) => s_axi_CONTROL_BUS_ARADDR(6 downto 3),
      video_in_TDATA(7 downto 0) => video_in_TDATA(7 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
C_XR0C0_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRibs
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR0C0_channel_dout(7 downto 0),
      C_XR0C1_channel_empty_n => C_XR0C1_channel_empty_n,
      C_XR0C1_channel_full_n => C_XR0C1_channel_full_n,
      C_XR0C2_channel_empty_n => C_XR0C2_channel_empty_n,
      C_XR0C2_channel_full_n => C_XR0C2_channel_full_n,
      C_XR1C0_channel_empty_n => C_XR1C0_channel_empty_n,
      C_XR1C0_channel_full_n => C_XR1C0_channel_full_n,
      C_XR1C1_channel_empty_n => C_XR1C1_channel_empty_n,
      C_XR1C1_channel_full_n => C_XR1C1_channel_full_n,
      Q(7 downto 0) => C_XR0C0(7 downto 0),
      \ap_CS_fsm_reg[0]\ => C_XR0C0_channel_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      c_invert_channel_empty_n => c_invert_channel_empty_n,
      c_invert_channel_full_n => c_invert_channel_full_n,
      p => C_XR0C0_channel_U_n_1,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_XR0C1_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRjbC
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR0C1_channel_dout(7 downto 0),
      C_XR0C1_channel_empty_n => C_XR0C1_channel_empty_n,
      C_XR0C1_channel_full_n => C_XR0C1_channel_full_n,
      Q(7 downto 0) => C_XR0C1(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_XR0C2_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRkbM
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR0C2_channel_dout(7 downto 0),
      C_XR0C2_channel_empty_n => C_XR0C2_channel_empty_n,
      C_XR0C2_channel_full_n => C_XR0C2_channel_full_n,
      Q(7 downto 0) => C_XR0C2(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_XR1C0_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRlbW
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR1C0_channel_dout(7 downto 0),
      C_XR1C0_channel_empty_n => C_XR1C0_channel_empty_n,
      C_XR1C0_channel_full_n => C_XR1C0_channel_full_n,
      Q(7 downto 0) => C_XR1C0(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_XR1C1_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRmb6
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR1C1_channel_dout(7 downto 0),
      C_XR1C1_channel_empty_n => C_XR1C1_channel_empty_n,
      C_XR1C1_channel_full_n => C_XR1C1_channel_full_n,
      Q(7 downto 0) => C_XR1C1(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_XR1C2_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRncg
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR1C2_channel_dout(7 downto 0),
      C_XR1C2_channel_empty_n => C_XR1C2_channel_empty_n,
      C_XR1C2_channel_full_n => C_XR1C2_channel_full_n,
      Q(7 downto 0) => C_XR1C2(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_XR2C0_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRocq
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR2C0_channel_dout(7 downto 0),
      C_XR2C0_channel_empty_n => C_XR2C0_channel_empty_n,
      C_XR2C0_channel_full_n => C_XR2C0_channel_full_n,
      Q(7 downto 0) => C_XR2C0(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_XR2C1_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRpcA
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR2C1_channel_dout(7 downto 0),
      C_XR2C1_channel_empty_n => C_XR2C1_channel_empty_n,
      C_XR2C1_channel_full_n => C_XR2C1_channel_full_n,
      Q(7 downto 0) => C_XR2C1(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_XR2C2_channel_U: entity work.system_image_filter_0_1_image_filter_C_XRqcK
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_XR2C2_channel_dout(7 downto 0),
      C_XR2C2_channel_empty_n => C_XR2C2_channel_empty_n,
      C_XR2C2_channel_full_n => C_XR2C2_channel_full_n,
      Q(7 downto 0) => C_XR2C2(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_YR0C0_channel_U: entity work.system_image_filter_0_1_image_filter_C_YRrcU
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_YR0C0_channel_dout(7 downto 0),
      C_YR0C0_channel_empty_n => C_YR0C0_channel_empty_n,
      C_YR0C0_channel_full_n => C_YR0C0_channel_full_n,
      Q(7 downto 0) => C_YR0C0(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_YR0C1_channel_U: entity work.system_image_filter_0_1_image_filter_C_YRsc4
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_YR0C1_channel_dout(7 downto 0),
      C_YR0C1_channel_empty_n => C_YR0C1_channel_empty_n,
      C_YR0C1_channel_full_n => C_YR0C1_channel_full_n,
      Q(7 downto 0) => C_YR0C1(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_YR0C2_channel_U: entity work.system_image_filter_0_1_image_filter_C_YRtde
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_YR0C2_channel_dout(7 downto 0),
      C_YR0C2_channel_empty_n => C_YR0C2_channel_empty_n,
      C_YR0C2_channel_full_n => C_YR0C2_channel_full_n,
      Q(7 downto 0) => C_YR0C2(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_YR1C0_channel_U: entity work.system_image_filter_0_1_image_filter_C_YRudo
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_YR1C0_channel_dout(7 downto 0),
      C_YR0C0_channel_empty_n => C_YR0C0_channel_empty_n,
      C_YR0C0_channel_full_n => C_YR0C0_channel_full_n,
      C_YR0C1_channel_empty_n => C_YR0C1_channel_empty_n,
      C_YR0C1_channel_full_n => C_YR0C1_channel_full_n,
      C_YR0C2_channel_empty_n => C_YR0C2_channel_empty_n,
      C_YR0C2_channel_full_n => C_YR0C2_channel_full_n,
      Q(7 downto 0) => C_YR1C0(7 downto 0),
      \ap_CS_fsm_reg[0]\ => C_YR1C0_channel_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      p => C_YR1C0_channel_U_n_1,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_YR1C1_channel_U: entity work.system_image_filter_0_1_image_filter_C_YRvdy
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_YR1C1_channel_dout(7 downto 0),
      C_YR1C1_channel_empty_n => C_YR1C1_channel_empty_n,
      C_YR1C1_channel_full_n => C_YR1C1_channel_full_n,
      Q(7 downto 0) => C_YR1C1(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_YR1C2_channel_U: entity work.system_image_filter_0_1_image_filter_C_YRwdI
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_YR1C2_channel_dout(7 downto 0),
      C_YR1C2_channel_empty_n => C_YR1C2_channel_empty_n,
      C_YR1C2_channel_full_n => C_YR1C2_channel_full_n,
      Q(7 downto 0) => C_YR1C2(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_YR2C0_channel_U: entity work.system_image_filter_0_1_image_filter_C_YRxdS
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_YR2C0_channel_dout(7 downto 0),
      C_YR2C0_channel_empty_n => C_YR2C0_channel_empty_n,
      C_YR2C0_channel_full_n => C_YR2C0_channel_full_n,
      Q(7 downto 0) => C_YR2C0(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
C_YR2C1_channel_U: entity work.system_image_filter_0_1_image_filter_C_YRyd2
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      B(7 downto 0) => C_YR2C1_channel_dout(7 downto 0),
      C_XR2C1_channel_empty_n => C_XR2C1_channel_empty_n,
      C_XR2C1_channel_full_n => C_XR2C1_channel_full_n,
      C_XR2C2_channel_empty_n => C_XR2C2_channel_empty_n,
      C_XR2C2_channel_full_n => C_XR2C2_channel_full_n,
      C_YR1C1_channel_empty_n => C_YR1C1_channel_empty_n,
      C_YR1C1_channel_full_n => C_YR1C1_channel_full_n,
      C_YR1C2_channel_empty_n => C_YR1C2_channel_empty_n,
      C_YR1C2_channel_full_n => C_YR1C2_channel_full_n,
      C_YR2C0_channel_empty_n => C_YR2C0_channel_empty_n,
      C_YR2C0_channel_full_n => C_YR2C0_channel_full_n,
      Q(7 downto 0) => C_YR2C1(7 downto 0),
      ap_clk => ap_clk,
      ap_condition_245 => ap_condition_245,
      ap_condition_671 => ap_condition_671,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      int_ap_start_reg => image_filter_CONTROL_BUS_s_axi_U_n_260,
      int_ap_start_reg_0 => image_filter_CONTROL_BUS_s_axi_U_n_261,
      internal_empty_n_reg_0 => C_XR0C0_channel_U_n_1,
      internal_empty_n_reg_1 => C_YR1C0_channel_U_n_1,
      internal_full_n_reg_0 => C_XR0C0_channel_U_n_0,
      internal_full_n_reg_1 => C_YR1C0_channel_U_n_0,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Mat2AXIvideo_U0: entity work.system_image_filter_0_1_Mat2AXIvideo
     port map (
      AXIvideo2Mat44_U0_ap_start => AXIvideo2Mat44_U0_ap_start,
      CO(0) => Mat2AXIvideo_U0_n_2,
      D(7 downto 0) => img_1_data_stream_0_dout(7 downto 0),
      Mat2AXIvideo_U0_ap_done => Mat2AXIvideo_U0_ap_done,
      Mat2AXIvideo_U0_img_1_data_stream_1_read => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      Q(0) => Mat2AXIvideo_U0_n_1,
      S(0) => Mat2AXIvideo_U0_n_15,
      SR(0) => p_i_i_reg_1510,
      \ap_CS_fsm_reg[0]_0\(0) => AXIvideo2Mat44_U0_n_3,
      \ap_CS_fsm_reg[0]_1\(0) => sobel_filter_core_U0_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_V_reg_2630 => i_V_reg_2630,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_1_data_stream_1_empty_n => img_1_data_stream_1_empty_n,
      \int_cols_reg[10]\(7 downto 3) => cols(10 downto 6),
      \int_cols_reg[10]\(2 downto 0) => cols(2 downto 0),
      \int_cols_reg[4]\(0) => image_filter_CONTROL_BUS_s_axi_U_n_276,
      \int_cols_reg[9]\(0) => axi_last_V_fu_214_p2,
      \int_rows_reg[10]\(10 downto 0) => rows(10 downto 0),
      \p_1_i_i_reg_162_reg[10]_0\(7 downto 0) => p_1_i_i_reg_162_reg(10 downto 3),
      \rdata_reg[2]\ => Mat2AXIvideo_U0_n_0,
      s_axi_CONTROL_BUS_ARADDR(0) => s_axi_CONTROL_BUS_ARADDR(6),
      \s_axi_CONTROL_BUS_ARADDR[5]\ => image_filter_CONTROL_BUS_s_axi_U_n_3,
      video_out_TDATA(7 downto 0) => \^video_out_tdata\(7 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
c_high_thresh_channe_1_U: entity work.system_image_filter_0_1_image_filter_c_hizec
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      D(31 downto 0) => c_high_thresh_channe_1_dout(31 downto 0),
      Q(31 downto 0) => c_high_thresh(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      c_high_thresh_channe_1_empty_n => c_high_thresh_channe_1_empty_n,
      c_high_thresh_channe_1_full_n => c_high_thresh_channe_1_full_n,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
c_invert_channel_U: entity work.system_image_filter_0_1_image_filter_c_inBew
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      Q(31 downto 0) => c_invert(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      c_invert_channel_empty_n => c_invert_channel_empty_n,
      c_invert_channel_full_n => c_invert_channel_full_n,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      \tmp_30_i_i_i_i_reg_1280_reg[0]\ => c_invert_channel_U_n_0,
      \tmp_30_i_i_i_i_reg_1280_reg[0]_0\ => c_invert_channel_U_n_1
    );
c_low_thresh_channel_1_U: entity work.system_image_filter_0_1_image_filter_c_loAem
     port map (
      AXIvideo2Mat44_U0_c_low_thresh_channel_1_write => AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
      D(31 downto 0) => c_low_thresh_channel_1_dout(31 downto 0),
      Q(31 downto 0) => c_low_thresh(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      c_low_thresh_channel_1_empty_n => c_low_thresh_channel_1_empty_n,
      c_low_thresh_channel_1_full_n => c_low_thresh_channel_1_full_n,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read
    );
image_filter_CONTROL_BUS_s_axi_U: entity work.system_image_filter_0_1_image_filter_CONTROL_BUS_s_axi
     port map (
      ADDRBWRADDR(5) => sobel_filter_core_U0_n_1,
      ADDRBWRADDR(4) => sobel_filter_core_U0_n_2,
      ADDRBWRADDR(3) => sobel_filter_core_U0_n_3,
      ADDRBWRADDR(2) => sobel_filter_core_U0_n_4,
      ADDRBWRADDR(1) => sobel_filter_core_U0_n_5,
      ADDRBWRADDR(0) => sobel_filter_core_U0_n_6,
      AXIvideo2Mat44_U0_ap_start => AXIvideo2Mat44_U0_ap_start,
      CO(0) => image_filter_CONTROL_BUS_s_axi_U_n_273,
      C_XR1C2_channel_empty_n => C_XR1C2_channel_empty_n,
      C_XR1C2_channel_full_n => C_XR1C2_channel_full_n,
      C_XR2C0_channel_empty_n => C_XR2C0_channel_empty_n,
      C_XR2C0_channel_full_n => C_XR2C0_channel_full_n,
      DI(0) => image_filter_CONTROL_BUS_s_axi_U_n_265,
      Mat2AXIvideo_U0_ap_done => Mat2AXIvideo_U0_ap_done,
      O(0) => tmp_45_i_i_i_fu_671_p2,
      Q(31 downto 0) => c_invert(31 downto 0),
      S(1) => image_filter_CONTROL_BUS_s_axi_U_n_262,
      S(0) => image_filter_CONTROL_BUS_s_axi_U_n_263,
      SR(0) => p_i_i_reg_1510,
      \SRL_SIG_reg[0][31]\(31 downto 0) => c_high_thresh(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => c_low_thresh(31 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => C_XR0C0(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => C_XR0C1(7 downto 0),
      \SRL_SIG_reg[0][7]_1\(7 downto 0) => C_XR0C2(7 downto 0),
      \SRL_SIG_reg[0][7]_10\(7 downto 0) => C_YR0C2(7 downto 0),
      \SRL_SIG_reg[0][7]_11\(7 downto 0) => C_YR1C0(7 downto 0),
      \SRL_SIG_reg[0][7]_12\(7 downto 0) => C_YR1C1(7 downto 0),
      \SRL_SIG_reg[0][7]_13\(7 downto 0) => C_YR1C2(7 downto 0),
      \SRL_SIG_reg[0][7]_14\(7 downto 0) => C_YR2C0(7 downto 0),
      \SRL_SIG_reg[0][7]_15\(7 downto 0) => C_YR2C1(7 downto 0),
      \SRL_SIG_reg[0][7]_2\(7 downto 0) => C_XR1C0(7 downto 0),
      \SRL_SIG_reg[0][7]_3\(7 downto 0) => C_XR1C1(7 downto 0),
      \SRL_SIG_reg[0][7]_4\(7 downto 0) => C_XR1C2(7 downto 0),
      \SRL_SIG_reg[0][7]_5\(7 downto 0) => C_XR2C0(7 downto 0),
      \SRL_SIG_reg[0][7]_6\(7 downto 0) => C_XR2C1(7 downto 0),
      \SRL_SIG_reg[0][7]_7\(7 downto 0) => C_XR2C2(7 downto 0),
      \SRL_SIG_reg[0][7]_8\(7 downto 0) => C_YR0C0(7 downto 0),
      \SRL_SIG_reg[0][7]_9\(7 downto 0) => C_YR0C1(7 downto 0),
      \ap_CS_fsm_reg[0]\ => image_filter_CONTROL_BUS_s_axi_U_n_260,
      \ap_CS_fsm_reg[0]_0\(1) => image_filter_CONTROL_BUS_s_axi_U_n_266,
      \ap_CS_fsm_reg[0]_0\(0) => image_filter_CONTROL_BUS_s_axi_U_n_267,
      \ap_CS_fsm_reg[0]_1\ => image_filter_CONTROL_BUS_s_axi_U_n_268,
      \ap_CS_fsm_reg[0]_2\ => Mat2AXIvideo_U0_n_0,
      \ap_CS_fsm_reg[0]_3\(0) => Mat2AXIvideo_U0_n_1,
      \ap_CS_fsm_reg[2]\ => sobel_filter_core_U0_n_25,
      \ap_CS_fsm_reg[3]\ => AXIvideo2Mat44_U0_n_0,
      \ap_CS_fsm_reg[3]_0\(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_V_reg_277_reg[0]\(0) => axi_last_V_fu_214_p2,
      c_high_thresh_channe_1_empty_n => c_high_thresh_channe_1_empty_n,
      c_high_thresh_channe_1_full_n => c_high_thresh_channe_1_full_n,
      c_low_thresh_channel_1_empty_n => c_low_thresh_channel_1_empty_n,
      c_low_thresh_channel_1_full_n => c_low_thresh_channel_1_full_n,
      \col_assign_i_reg_391_reg[11]\(0) => sobel_filter_core_U0_n_26,
      \col_assign_i_reg_391_reg[1]\(1) => sobel_filter_core_U0_n_37,
      \col_assign_i_reg_391_reg[1]\(0) => sobel_filter_core_U0_n_38,
      \col_assign_i_reg_391_reg[6]\ => sobel_filter_core_U0_n_7,
      \col_assign_i_reg_391_reg[7]\(1) => sobel_filter_core_U0_n_28,
      \col_assign_i_reg_391_reg[7]\(0) => sobel_filter_core_U0_n_29,
      col_reg_1318_reg(1) => col_reg_1318_reg(7),
      col_reg_1318_reg(0) => col_reg_1318_reg(2),
      \col_reg_1318_reg[11]\(1) => sobel_filter_core_U0_n_34,
      \col_reg_1318_reg[11]\(0) => sobel_filter_core_U0_n_35,
      \col_reg_1318_reg[11]_0\(0) => sobel_filter_core_U0_n_27,
      \exitcond_i_i_reg_268_reg[0]\(0) => image_filter_CONTROL_BUS_s_axi_U_n_276,
      \exitcond_i_reg_1314_reg[0]\ => image_filter_CONTROL_BUS_s_axi_U_n_264,
      i_V_reg_2630 => i_V_reg_2630,
      \int_cols_reg[10]_0\(10 downto 0) => cols(10 downto 0),
      \int_cols_reg[6]_0\(1) => sobel_filter_core_U0_n_39,
      \int_cols_reg[6]_0\(0) => sobel_filter_core_U0_n_40,
      \int_rows_reg[10]_0\(10 downto 0) => rows(10 downto 0),
      interrupt => interrupt,
      p => image_filter_CONTROL_BUS_s_axi_U_n_261,
      \p_1_i_i_reg_162_reg[0]\(0) => Mat2AXIvideo_U0_n_15,
      \p_1_i_i_reg_162_reg[10]\(7 downto 0) => p_1_i_i_reg_162_reg(10 downto 3),
      \p_i_i_i_i_reg_524_reg[9]\(0) => AXIvideo2Mat44_U0_n_1,
      \p_i_i_reg_151_reg[9]\(0) => Mat2AXIvideo_U0_n_2,
      \rdata_reg[0]_0\ => image_filter_CONTROL_BUS_s_axi_U_n_3,
      \row_i_i_i_reg_380_reg[11]\(11 downto 1) => sel0(10 downto 0),
      \row_i_i_i_reg_380_reg[11]\(0) => sobel_filter_core_U0_n_24,
      \row_i_i_i_reg_380_reg[11]_0\(0) => sobel_filter_core_U0_n_33,
      \row_i_i_i_reg_380_reg[7]\(2) => sobel_filter_core_U0_n_30,
      \row_i_i_i_reg_380_reg[7]\(1) => sobel_filter_core_U0_n_31,
      \row_i_i_i_reg_380_reg[7]\(0) => sobel_filter_core_U0_n_32,
      s_axi_CONTROL_BUS_ARADDR(7 downto 0) => s_axi_CONTROL_BUS_ARADDR(7 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(7 downto 0) => s_axi_CONTROL_BUS_AWADDR(7 downto 0),
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      \tmp_37_i_i_i_reg_1309_reg[0]\(0) => tmp_37_i_i_i_fu_635_p2,
      \tmp_45_i_i_i_reg_1350_reg[0]\(1) => tmp_32_i_i_i_fu_429_p2(10),
      \tmp_45_i_i_i_reg_1350_reg[0]\(0) => tmp_32_i_i_i_fu_429_p2(5),
      \tmp_45_i_i_i_reg_1350_reg[0]_0\ => image_filter_CONTROL_BUS_s_axi_U_n_271,
      \tmp_45_i_i_i_reg_1350_reg[0]_1\ => image_filter_CONTROL_BUS_s_axi_U_n_272
    );
img_0_data_stream_0_U: entity work.system_image_filter_0_1_image_filter_img_g8j
     port map (
      AXIvideo2Mat44_U0_img_0_data_stream_0_write => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      D(7 downto 0) => img_0_data_stream_0_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(7 downto 0) => AXIvideo2Mat44_U0_img_0_data_stream_0_din(7 downto 0),
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      sobel_filter_core_U0_src_data_stream_0_V_read => sobel_filter_core_U0_src_data_stream_0_V_read
    );
img_0_data_stream_1_U: entity work.system_image_filter_0_1_image_filter_img_hbi
     port map (
      AXIvideo2Mat44_U0_img_0_data_stream_0_write => AXIvideo2Mat44_U0_img_0_data_stream_0_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      sobel_filter_core_U0_src_data_stream_0_V_read => sobel_filter_core_U0_src_data_stream_0_V_read
    );
img_1_data_stream_0_U: entity work.system_image_filter_0_1_image_filter_img_CeG
     port map (
      D(7 downto 0) => img_1_data_stream_0_dout(7 downto 0),
      Mat2AXIvideo_U0_img_1_data_stream_1_read => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_reg_1299_reg[0]\ => sobel_filter_core_U0_n_41,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      shiftReg_ce => shiftReg_ce,
      sobel_filter_core_U0_dst_data_stream_1_V_write => sobel_filter_core_U0_dst_data_stream_1_V_write,
      \tmp_27_i_i_i_i_reg_1490_reg[0]\ => sobel_filter_core_U0_n_49,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_0\ => sobel_filter_core_U0_n_48,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_1\ => sobel_filter_core_U0_n_47,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_2\ => sobel_filter_core_U0_n_46,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_3\ => sobel_filter_core_U0_n_45,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_4\ => sobel_filter_core_U0_n_44,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_5\ => sobel_filter_core_U0_n_43,
      \tmp_27_i_i_i_i_reg_1490_reg[0]_6\ => sobel_filter_core_U0_n_42
    );
img_1_data_stream_1_U: entity work.system_image_filter_0_1_image_filter_img_DeQ
     port map (
      Mat2AXIvideo_U0_img_1_data_stream_1_read => Mat2AXIvideo_U0_img_1_data_stream_1_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_1_data_stream_1_empty_n => img_1_data_stream_1_empty_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n,
      sobel_filter_core_U0_dst_data_stream_1_V_write => sobel_filter_core_U0_dst_data_stream_1_V_write
    );
sobel_filter_core_U0: entity work.system_image_filter_0_1_sobel_filter_core
     port map (
      ADDRBWRADDR(5) => sobel_filter_core_U0_n_1,
      ADDRBWRADDR(4) => sobel_filter_core_U0_n_2,
      ADDRBWRADDR(3) => sobel_filter_core_U0_n_3,
      ADDRBWRADDR(2) => sobel_filter_core_U0_n_4,
      ADDRBWRADDR(1) => sobel_filter_core_U0_n_5,
      ADDRBWRADDR(0) => sobel_filter_core_U0_n_6,
      B(7 downto 0) => C_XR2C2_channel_dout(7 downto 0),
      CO(0) => image_filter_CONTROL_BUS_s_axi_U_n_273,
      D(7 downto 0) => img_0_data_stream_0_dout(7 downto 0),
      DI(0) => image_filter_CONTROL_BUS_s_axi_U_n_265,
      O(0) => tmp_45_i_i_i_fu_671_p2,
      Q(0) => sobel_filter_core_U0_n_12,
      S(1) => image_filter_CONTROL_BUS_s_axi_U_n_262,
      S(0) => image_filter_CONTROL_BUS_s_axi_U_n_263,
      \SRL_SIG_reg[0][0]\ => sobel_filter_core_U0_n_41,
      \SRL_SIG_reg[0][0]_0\ => sobel_filter_core_U0_n_42,
      \SRL_SIG_reg[0][1]\ => sobel_filter_core_U0_n_43,
      \SRL_SIG_reg[0][21]\ => c_invert_channel_U_n_0,
      \SRL_SIG_reg[0][2]\ => sobel_filter_core_U0_n_44,
      \SRL_SIG_reg[0][3]\ => sobel_filter_core_U0_n_45,
      \SRL_SIG_reg[0][4]\ => sobel_filter_core_U0_n_46,
      \SRL_SIG_reg[0][5]\ => sobel_filter_core_U0_n_47,
      \SRL_SIG_reg[0][6]\ => sobel_filter_core_U0_n_48,
      \SRL_SIG_reg[0][6]_0\ => c_invert_channel_U_n_1,
      \SRL_SIG_reg[0][7]\ => sobel_filter_core_U0_n_49,
      \SRL_SIG_reg[1][31]\(31 downto 0) => c_low_thresh_channel_1_dout(31 downto 0),
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => c_high_thresh_channe_1_dout(31 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => C_YR0C2_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => C_YR1C0_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => C_YR0C0_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_10\(7 downto 0) => C_XR0C1_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_11\(7 downto 0) => C_XR1C1_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_12\(7 downto 0) => C_XR1C2_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_13\(7 downto 0) => C_XR2C1_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_14\(7 downto 0) => C_XR2C0_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_2\(7 downto 0) => C_YR0C1_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_3\(7 downto 0) => C_YR1C1_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_4\(7 downto 0) => C_YR1C2_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_5\(7 downto 0) => C_YR2C1_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_6\(7 downto 0) => C_YR2C0_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_7\(7 downto 0) => C_XR0C2_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_8\(7 downto 0) => C_XR1C0_channel_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_9\(7 downto 0) => C_XR0C0_channel_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_condition_245 => ap_condition_245,
      \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(1) => sobel_filter_core_U0_n_28,
      \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0\(0) => sobel_filter_core_U0_n_29,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \col_assign_i_reg_391_reg[7]_0\(1) => col_reg_1318_reg(7),
      \col_assign_i_reg_391_reg[7]_0\(0) => col_reg_1318_reg(2),
      \exitcond_i_reg_1314_reg[0]_0\(0) => sobel_filter_core_U0_n_26,
      \icmp_reg_1299_reg[0]_0\(11 downto 1) => sel0(10 downto 0),
      \icmp_reg_1299_reg[0]_0\(0) => sobel_filter_core_U0_n_24,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n,
      \int_cols_reg[10]\(10 downto 0) => cols(10 downto 0),
      \int_cols_reg[4]\ => image_filter_CONTROL_BUS_s_axi_U_n_271,
      \int_cols_reg[8]\ => image_filter_CONTROL_BUS_s_axi_U_n_264,
      \int_cols_reg[8]_0\ => image_filter_CONTROL_BUS_s_axi_U_n_272,
      \int_cols_reg[9]\(1) => tmp_32_i_i_i_fu_429_p2(10),
      \int_cols_reg[9]\(0) => tmp_32_i_i_i_fu_429_p2(5),
      \int_rows_reg[10]\(10 downto 0) => rows(10 downto 0),
      \int_rows_reg[6]\(1) => image_filter_CONTROL_BUS_s_axi_U_n_266,
      \int_rows_reg[6]\(0) => image_filter_CONTROL_BUS_s_axi_U_n_267,
      \int_rows_reg[8]\ => image_filter_CONTROL_BUS_s_axi_U_n_268,
      ram_reg => sobel_filter_core_U0_n_7,
      \row_i_i_i_reg_380_reg[11]_0\(0) => tmp_37_i_i_i_fu_635_p2,
      shiftReg_ce => shiftReg_ce,
      sobel_filter_core_U0_c_low_thresh_channel_1_read => sobel_filter_core_U0_c_low_thresh_channel_1_read,
      sobel_filter_core_U0_dst_data_stream_1_V_write => sobel_filter_core_U0_dst_data_stream_1_V_write,
      sobel_filter_core_U0_src_data_stream_0_V_read => sobel_filter_core_U0_src_data_stream_0_V_read,
      \tmp_34_i_i_i_reg_1294_reg[0]_0\(2) => sobel_filter_core_U0_n_30,
      \tmp_34_i_i_i_reg_1294_reg[0]_0\(1) => sobel_filter_core_U0_n_31,
      \tmp_34_i_i_i_reg_1294_reg[0]_0\(0) => sobel_filter_core_U0_n_32,
      \tmp_37_i_i_i_reg_1309_reg[0]_0\(0) => sobel_filter_core_U0_n_33,
      \tmp_39_i_i_i_reg_1323_reg[0]_0\ => sobel_filter_core_U0_n_25,
      \tmp_45_i_i_i_reg_1350_reg[0]_0\(0) => sobel_filter_core_U0_n_27,
      \tmp_45_i_i_i_reg_1350_reg[0]_1\(1) => sobel_filter_core_U0_n_34,
      \tmp_45_i_i_i_reg_1350_reg[0]_1\(0) => sobel_filter_core_U0_n_35,
      \tmp_45_i_i_i_reg_1350_reg[0]_2\(1) => sobel_filter_core_U0_n_37,
      \tmp_45_i_i_i_reg_1350_reg[0]_2\(0) => sobel_filter_core_U0_n_38,
      \tmp_45_i_i_i_reg_1350_reg[0]_3\(1) => sobel_filter_core_U0_n_39,
      \tmp_45_i_i_i_reg_1350_reg[0]_3\(0) => sobel_filter_core_U0_n_40
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_image_filter_0_1 is
  port (
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_image_filter_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_image_filter_0_1 : entity is "system_image_filter_0_1,image_filter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_image_filter_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_image_filter_0_1 : entity is "image_filter,Vivado 2016.3";
  attribute hls_module : string;
  attribute hls_module of system_image_filter_0_1 : entity is "yes";
end system_image_filter_0_1;

architecture STRUCTURE of system_image_filter_0_1 is
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of inst : label is 8;
  attribute ap_const_lv16_0 : string;
  attribute ap_const_lv16_0 of inst : label is "16'b0000000000000000";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of inst : label is "2'b00";
begin
inst: entity work.system_image_filter_0_1_image_filter
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_CONTROL_BUS_ARADDR(7 downto 0) => s_axi_CONTROL_BUS_ARADDR(7 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(7 downto 0) => s_axi_CONTROL_BUS_AWADDR(7 downto 0),
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BRESP(1 downto 0) => s_axi_CONTROL_BUS_BRESP(1 downto 0),
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RRESP(1 downto 0) => s_axi_CONTROL_BUS_RRESP(1 downto 0),
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      video_in_TDATA(15 downto 0) => video_in_TDATA(15 downto 0),
      video_in_TDEST(0) => video_in_TDEST(0),
      video_in_TID(0) => video_in_TID(0),
      video_in_TKEEP(1 downto 0) => video_in_TKEEP(1 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TSTRB(1 downto 0) => video_in_TSTRB(1 downto 0),
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID,
      video_out_TDATA(15 downto 0) => video_out_TDATA(15 downto 0),
      video_out_TDEST(0) => video_out_TDEST(0),
      video_out_TID(0) => video_out_TID(0),
      video_out_TKEEP(1 downto 0) => video_out_TKEEP(1 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TSTRB(1 downto 0) => video_out_TSTRB(1 downto 0),
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
end STRUCTURE;
