<stg><name>updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:1 %p_read_4 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:2 %p_read_5 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:3 %p_read15 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1

]]></Node>
<StgValue><ssdm name="p_read15"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:4 %p_read_6 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln235 = store i3 0, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_237_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_237_2:0 %i = load i3 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_237_2:1 %icmp_ln235 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_237_2:2 %add_ln235 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2:3 %br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.split, void %for.end29.exitStub

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.split:0 %zext_ln235 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.split:1 %trunc_ln235 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln235"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:5 %update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:6 %update_temp_mat_load = load i2 %update_temp_mat_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:9 %weights_0_addr = getelementptr i25 %weights_0, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:15 %update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_8_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:16 %weights_1_addr = getelementptr i25 %weights_1, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:17 %update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_9_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:18 %weights_2_addr = getelementptr i25 %weights_2, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:19 %update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_10_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:20 %weights_3_addr = getelementptr i25 %weights_3, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:21 %update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_11_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:22 %weights_4_addr = getelementptr i25 %weights_4, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:23 %update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_12_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:24 %weights_5_addr = getelementptr i25 %weights_5, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_5_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:25 %update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_13_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:26 %weights_6_addr = getelementptr i25 %weights_6, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_6_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:27 %update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_14_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:28 %update_temp_mat_8_load = load i2 %update_temp_mat_8_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_8_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:32 %update_temp_mat_9_load = load i2 %update_temp_mat_9_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_9_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:36 %update_temp_mat_10_load = load i2 %update_temp_mat_10_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_10_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:40 %update_temp_mat_11_load = load i2 %update_temp_mat_11_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_11_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:44 %update_temp_mat_12_load = load i2 %update_temp_mat_12_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_12_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:48 %update_temp_mat_13_load = load i2 %update_temp_mat_13_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_13_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:52 %update_temp_mat_14_load = load i2 %update_temp_mat_14_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_14_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:55 %weights_7_addr = getelementptr i25 %weights_7, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_7_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="25" op_0_bw="25" op_1_bw="2" op_2_bw="25" op_3_bw="2" op_4_bw="25" op_5_bw="2" op_6_bw="25" op_7_bw="2" op_8_bw="25" op_9_bw="25" op_10_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:57 %tmp_1 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read_6, i2 1, i25 %p_read15, i2 2, i25 %p_read_5, i2 3, i25 %p_read_4, i25 0, i2 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:58 %sext_ln248 = sext i25 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:59 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:97 %biases_0_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_0

]]></Node>
<StgValue><ssdm name="biases_0_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:98 %biases_1_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_1

]]></Node>
<StgValue><ssdm name="biases_1_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:99 %biases_2_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_2

]]></Node>
<StgValue><ssdm name="biases_2_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:100 %biases_3_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_3

]]></Node>
<StgValue><ssdm name="biases_3_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="25" op_0_bw="25" op_1_bw="2" op_2_bw="25" op_3_bw="2" op_4_bw="25" op_5_bw="2" op_6_bw="25" op_7_bw="2" op_8_bw="25" op_9_bw="25" op_10_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:101 %tmp_2 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %biases_0_read, i2 1, i25 %biases_1_read, i2 2, i25 %biases_2_read, i2 3, i25 %biases_3_read, i25 0, i2 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:105 %switch_ln248 = switch i2 %trunc_ln235, void %V42.i.i22.i5813944.case.3, i2 0, void %V42.i.i22.i5813944.case.0, i2 1, void %V42.i.i22.i5813944.case.1, i2 2, void %V42.i.i22.i5813944.case.2

]]></Node>
<StgValue><ssdm name="switch_ln248"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i5813944.exit:0 %store_ln235 = store i3 %add_ln235, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i5813944.exit:1 %br_ln235 = br void %VITIS_LOOP_237_2

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:6 %update_temp_mat_load = load i2 %update_temp_mat_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:7 %sext_ln241 = sext i25 %update_temp_mat_load

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:8 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:28 %update_temp_mat_8_load = load i2 %update_temp_mat_8_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_8_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:29 %sext_ln241_2 = sext i25 %update_temp_mat_8_load

]]></Node>
<StgValue><ssdm name="sext_ln241_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:30 %mul_ln241_1 = mul i34 %sext_ln241_2, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:32 %update_temp_mat_9_load = load i2 %update_temp_mat_9_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_9_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:33 %sext_ln241_4 = sext i25 %update_temp_mat_9_load

]]></Node>
<StgValue><ssdm name="sext_ln241_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:34 %mul_ln241_2 = mul i34 %sext_ln241_4, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:36 %update_temp_mat_10_load = load i2 %update_temp_mat_10_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_10_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:37 %sext_ln241_6 = sext i25 %update_temp_mat_10_load

]]></Node>
<StgValue><ssdm name="sext_ln241_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:38 %mul_ln241_3 = mul i34 %sext_ln241_6, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:40 %update_temp_mat_11_load = load i2 %update_temp_mat_11_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_11_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:41 %sext_ln241_8 = sext i25 %update_temp_mat_11_load

]]></Node>
<StgValue><ssdm name="sext_ln241_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:42 %mul_ln241_4 = mul i34 %sext_ln241_8, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:44 %update_temp_mat_12_load = load i2 %update_temp_mat_12_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_12_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:45 %sext_ln241_10 = sext i25 %update_temp_mat_12_load

]]></Node>
<StgValue><ssdm name="sext_ln241_10"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:46 %mul_ln241_5 = mul i34 %sext_ln241_10, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:48 %update_temp_mat_13_load = load i2 %update_temp_mat_13_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_13_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:49 %sext_ln241_12 = sext i25 %update_temp_mat_13_load

]]></Node>
<StgValue><ssdm name="sext_ln241_12"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:50 %mul_ln241_6 = mul i34 %sext_ln241_12, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:52 %update_temp_mat_14_load = load i2 %update_temp_mat_14_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_14_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.split:53 %sext_ln241_14 = sext i25 %update_temp_mat_14_load

]]></Node>
<StgValue><ssdm name="sext_ln241_14"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:54 %mul_ln241_7 = mul i34 %sext_ln241_14, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_7"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:59 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:8 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:10 %weights_0_load = load i2 %weights_0_addr

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:30 %mul_ln241_1 = mul i34 %sext_ln241_2, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:34 %mul_ln241_2 = mul i34 %sext_ln241_4, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:38 %mul_ln241_3 = mul i34 %sext_ln241_6, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:42 %mul_ln241_4 = mul i34 %sext_ln241_8, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:46 %mul_ln241_5 = mul i34 %sext_ln241_10, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:50 %mul_ln241_6 = mul i34 %sext_ln241_12, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:54 %mul_ln241_7 = mul i34 %sext_ln241_14, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:59 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:60 %sext_ln248_1 = sext i34 %mul_ln248

]]></Node>
<StgValue><ssdm name="sext_ln248_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:61 %weights_1_load = load i2 %weights_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:65 %weights_2_load = load i2 %weights_2_addr

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:69 %weights_3_load = load i2 %weights_3_addr

]]></Node>
<StgValue><ssdm name="weights_3_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:73 %weights_4_load = load i2 %weights_4_addr

]]></Node>
<StgValue><ssdm name="weights_4_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:77 %weights_5_load = load i2 %weights_5_addr

]]></Node>
<StgValue><ssdm name="weights_5_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:81 %weights_6_load = load i2 %weights_6_addr

]]></Node>
<StgValue><ssdm name="weights_6_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:85 %weights_7_load = load i2 %weights_7_addr

]]></Node>
<StgValue><ssdm name="weights_7_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:102 %shl_ln1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %tmp_2, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:103 %sub_ln248 = sub i42 %shl_ln1, i42 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="101" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:8 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:10 %weights_0_load = load i2 %weights_0_addr

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:11 %shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_0_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:12 %sext_ln241_1 = sext i34 %mul_ln241

]]></Node>
<StgValue><ssdm name="sext_ln241_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:13 %sub_ln241 = sub i42 %shl_ln, i42 %sext_ln241_1

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:30 %mul_ln241_1 = mul i34 %sext_ln241_2, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:31 %sext_ln241_3 = sext i34 %mul_ln241_1

]]></Node>
<StgValue><ssdm name="sext_ln241_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:34 %mul_ln241_2 = mul i34 %sext_ln241_4, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:35 %sext_ln241_5 = sext i34 %mul_ln241_2

]]></Node>
<StgValue><ssdm name="sext_ln241_5"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:38 %mul_ln241_3 = mul i34 %sext_ln241_6, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:39 %sext_ln241_7 = sext i34 %mul_ln241_3

]]></Node>
<StgValue><ssdm name="sext_ln241_7"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:42 %mul_ln241_4 = mul i34 %sext_ln241_8, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_4"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:43 %sext_ln241_9 = sext i34 %mul_ln241_4

]]></Node>
<StgValue><ssdm name="sext_ln241_9"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:46 %mul_ln241_5 = mul i34 %sext_ln241_10, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_5"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:47 %sext_ln241_11 = sext i34 %mul_ln241_5

]]></Node>
<StgValue><ssdm name="sext_ln241_11"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:50 %mul_ln241_6 = mul i34 %sext_ln241_12, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_6"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:51 %sext_ln241_13 = sext i34 %mul_ln241_6

]]></Node>
<StgValue><ssdm name="sext_ln241_13"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:54 %mul_ln241_7 = mul i34 %sext_ln241_14, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.split:56 %sext_ln241_15 = sext i34 %mul_ln241_7

]]></Node>
<StgValue><ssdm name="sext_ln241_15"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:61 %weights_1_load = load i2 %weights_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:62 %shl_ln241_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_1_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:63 %sub_ln241_1 = sub i42 %shl_ln241_1, i42 %sext_ln241_3

]]></Node>
<StgValue><ssdm name="sub_ln241_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:65 %weights_2_load = load i2 %weights_2_addr

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:66 %shl_ln241_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_2_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:67 %sub_ln241_2 = sub i42 %shl_ln241_2, i42 %sext_ln241_5

]]></Node>
<StgValue><ssdm name="sub_ln241_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:69 %weights_3_load = load i2 %weights_3_addr

]]></Node>
<StgValue><ssdm name="weights_3_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:70 %shl_ln241_3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_3_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_3"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:71 %sub_ln241_3 = sub i42 %shl_ln241_3, i42 %sext_ln241_7

]]></Node>
<StgValue><ssdm name="sub_ln241_3"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:73 %weights_4_load = load i2 %weights_4_addr

]]></Node>
<StgValue><ssdm name="weights_4_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:74 %shl_ln241_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_4_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:75 %sub_ln241_4 = sub i42 %shl_ln241_4, i42 %sext_ln241_9

]]></Node>
<StgValue><ssdm name="sub_ln241_4"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:77 %weights_5_load = load i2 %weights_5_addr

]]></Node>
<StgValue><ssdm name="weights_5_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:78 %shl_ln241_5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_5_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:79 %sub_ln241_5 = sub i42 %shl_ln241_5, i42 %sext_ln241_11

]]></Node>
<StgValue><ssdm name="sub_ln241_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:81 %weights_6_load = load i2 %weights_6_addr

]]></Node>
<StgValue><ssdm name="weights_6_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:82 %shl_ln241_6 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_6_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_6"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:83 %sub_ln241_6 = sub i42 %shl_ln241_6, i42 %sext_ln241_13

]]></Node>
<StgValue><ssdm name="sub_ln241_6"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="2">
<![CDATA[
VITIS_LOOP_237_2.split:85 %weights_7_load = load i2 %weights_7_addr

]]></Node>
<StgValue><ssdm name="weights_7_load"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.split:86 %shl_ln241_7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_7_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_7"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:87 %sub_ln241_7 = sub i42 %shl_ln241_7, i42 %sext_ln241_15

]]></Node>
<StgValue><ssdm name="sub_ln241_7"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:103 %sub_ln248 = sub i42 %shl_ln1, i42 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:104 %trunc_ln4 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="0">
<![CDATA[
V42.i.i22.i5813944.case.2:0 %write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_2, i25 %trunc_ln4

]]></Node>
<StgValue><ssdm name="write_ln248"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i5813944.case.2:1 %br_ln248 = br void %V42.i.i22.i5813944.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="0">
<![CDATA[
V42.i.i22.i5813944.case.1:0 %write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_1, i25 %trunc_ln4

]]></Node>
<StgValue><ssdm name="write_ln248"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i5813944.case.1:1 %br_ln248 = br void %V42.i.i22.i5813944.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="0">
<![CDATA[
V42.i.i22.i5813944.case.0:0 %write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_0, i25 %trunc_ln4

]]></Node>
<StgValue><ssdm name="write_ln248"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i5813944.case.0:1 %br_ln248 = br void %V42.i.i22.i5813944.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="0">
<![CDATA[
V42.i.i22.i5813944.case.3:0 %write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_3, i25 %trunc_ln4

]]></Node>
<StgValue><ssdm name="write_ln248"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i5813944.case.3:1 %br_ln248 = br void %V42.i.i22.i5813944.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
for.end29.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:2 %specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_237_2.split:3 %speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln235"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:4 %specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94

]]></Node>
<StgValue><ssdm name="specloopname_ln235"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:13 %sub_ln241 = sub i42 %shl_ln, i42 %sext_ln241_1

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:14 %trunc_ln3 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:63 %sub_ln241_1 = sub i42 %shl_ln241_1, i42 %sext_ln241_3

]]></Node>
<StgValue><ssdm name="sub_ln241_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:64 %trunc_ln241_1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_1, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:67 %sub_ln241_2 = sub i42 %shl_ln241_2, i42 %sext_ln241_5

]]></Node>
<StgValue><ssdm name="sub_ln241_2"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:68 %trunc_ln241_2 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_2, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_2"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:71 %sub_ln241_3 = sub i42 %shl_ln241_3, i42 %sext_ln241_7

]]></Node>
<StgValue><ssdm name="sub_ln241_3"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:72 %trunc_ln241_3 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_3, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_3"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:75 %sub_ln241_4 = sub i42 %shl_ln241_4, i42 %sext_ln241_9

]]></Node>
<StgValue><ssdm name="sub_ln241_4"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:76 %trunc_ln241_4 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_4, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_4"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:79 %sub_ln241_5 = sub i42 %shl_ln241_5, i42 %sext_ln241_11

]]></Node>
<StgValue><ssdm name="sub_ln241_5"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:80 %trunc_ln241_5 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_5, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_5"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:83 %sub_ln241_6 = sub i42 %shl_ln241_6, i42 %sext_ln241_13

]]></Node>
<StgValue><ssdm name="sub_ln241_6"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:84 %trunc_ln241_6 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_6, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_6"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.split:87 %sub_ln241_7 = sub i42 %shl_ln241_7, i42 %sext_ln241_15

]]></Node>
<StgValue><ssdm name="sub_ln241_7"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.split:88 %trunc_ln241_7 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_7, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_7"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="25" op_1_bw="2" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:89 %store_ln241 = store i25 %trunc_ln3, i2 %weights_0_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="25" op_1_bw="2" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:90 %store_ln241 = store i25 %trunc_ln241_1, i2 %weights_1_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="25" op_1_bw="2" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:91 %store_ln241 = store i25 %trunc_ln241_2, i2 %weights_2_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="25" op_1_bw="2" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:92 %store_ln241 = store i25 %trunc_ln241_3, i2 %weights_3_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="25" op_1_bw="2" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:93 %store_ln241 = store i25 %trunc_ln241_4, i2 %weights_4_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="25" op_1_bw="2" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:94 %store_ln241 = store i25 %trunc_ln241_5, i2 %weights_5_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="25" op_1_bw="2" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:95 %store_ln241 = store i25 %trunc_ln241_6, i2 %weights_6_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="25" op_1_bw="2" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.split:96 %store_ln241 = store i25 %trunc_ln241_7, i2 %weights_7_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
