0.7
2020.2
May 22 2025
00:13:55
C:/Users/Jacob/Documents/Projects/FPGA_Accelerated_Image_Processing/Image_Acceleration/Image_Acceleration.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Jacob/Documents/Projects/FPGA_Accelerated_Image_Processing/Image_Acceleration/Image_Acceleration.srcs/sim_1/new/tb_bram_loader.v,1754838452,verilog,,,,tb_bram_loader,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Jacob/Documents/Projects/FPGA_Accelerated_Image_Processing/Image_Acceleration/Image_Acceleration.srcs/sources_1/new/bram_loader.v,1754838442,verilog,,C:/Users/Jacob/Documents/Projects/FPGA_Accelerated_Image_Processing/Image_Acceleration/Image_Acceleration.srcs/sim_1/new/tb_bram_loader.v,,bram_loader,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
