<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p810" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_810{left:740px;top:1124px;letter-spacing:0.1px;}
#t2_810{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_810{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_810{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_810{left:69px;top:101px;letter-spacing:-0.3px;word-spacing:0.2px;}
#t6_810{left:359px;top:272px;}
#t7_810{left:69px;top:360px;}
#t8_810{left:69px;top:387px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t9_810{left:69px;top:403px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ta_810{left:69px;top:420px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tb_810{left:69px;top:445px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tc_810{left:69px;top:461px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#td_810{left:69px;top:478px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#te_810{left:69px;top:495px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tf_810{left:69px;top:512px;letter-spacing:-0.1px;}
#tg_810{left:69px;top:536px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#th_810{left:69px;top:561px;letter-spacing:-0.1px;word-spacing:-5.4px;}
#ti_810{left:69px;top:578px;letter-spacing:-0.2px;word-spacing:-1.7px;}
#tj_810{left:69px;top:594px;letter-spacing:-0.1px;word-spacing:-2px;}
#tk_810{left:69px;top:611px;letter-spacing:-0.1px;word-spacing:-2.8px;}
#tl_810{left:69px;top:649px;}
#tm_810{left:69px;top:675px;letter-spacing:-0.1px;word-spacing:-4.1px;}
#tn_810{left:69px;top:692px;letter-spacing:-0.1px;word-spacing:-2px;}
#to_810{left:69px;top:709px;letter-spacing:-0.1px;word-spacing:-3.7px;}
#tp_810{left:69px;top:726px;letter-spacing:-0.1px;word-spacing:-4px;}
#tq_810{left:69px;top:743px;letter-spacing:-0.2px;word-spacing:-1.6px;}
#tr_810{left:69px;top:767px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ts_810{left:69px;top:784px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tt_810{left:69px;top:801px;letter-spacing:-0.1px;word-spacing:-3px;}
#tu_810{left:69px;top:817px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tv_810{left:69px;top:842px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tw_810{left:69px;top:859px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tx_810{left:69px;top:875px;letter-spacing:-0.1px;word-spacing:-1.5px;}
#ty_810{left:69px;top:892px;word-spacing:-1.9px;}
#tz_810{left:69px;top:909px;letter-spacing:-0.1px;word-spacing:-2px;}
#t10_810{left:69px;top:934px;letter-spacing:-0.1px;word-spacing:-2.9px;}
#t11_810{left:69px;top:950px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t12_810{left:69px;top:967px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t13_810{left:69px;top:984px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t14_810{left:69px;top:1008px;letter-spacing:-0.1px;word-spacing:-3.4px;}
#t15_810{left:69px;top:1025px;letter-spacing:-0.2px;word-spacing:-4.4px;}
#t16_810{left:69px;top:1042px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t17_810{left:75px;top:125px;letter-spacing:-0.1px;}
#t18_810{left:225px;top:125px;letter-spacing:-0.1px;}
#t19_810{left:394px;top:125px;}
#t1a_810{left:394px;top:141px;letter-spacing:-0.2px;}
#t1b_810{left:432px;top:125px;}
#t1c_810{left:432px;top:141px;letter-spacing:-0.1px;}
#t1d_810{left:506px;top:125px;letter-spacing:-0.1px;}
#t1e_810{left:506px;top:141px;letter-spacing:-0.1px;}
#t1f_810{left:577px;top:125px;letter-spacing:-0.2px;}
#t1g_810{left:75px;top:163px;letter-spacing:-0.1px;}
#t1h_810{left:225px;top:163px;letter-spacing:-0.1px;}
#t1i_810{left:394px;top:163px;letter-spacing:-0.2px;}
#t1j_810{left:432px;top:163px;letter-spacing:-0.1px;}
#t1k_810{left:506px;top:163px;}
#t1l_810{left:577px;top:163px;}
#t1m_810{left:577px;top:180px;}
#t1n_810{left:577px;top:197px;}
#t1o_810{left:577px;top:214px;}
#t1p_810{left:87px;top:295px;}
#t1q_810{left:197px;top:295px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1r_810{left:374px;top:295px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1s_810{left:550px;top:295px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1t_810{left:729px;top:295px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1u_810{left:97px;top:319px;letter-spacing:0.2px;}
#t1v_810{left:218px;top:319px;letter-spacing:-0.2px;}
#t1w_810{left:395px;top:319px;letter-spacing:-0.2px;}
#t1x_810{left:572px;top:319px;letter-spacing:0.2px;}
#t1y_810{left:750px;top:319px;letter-spacing:-0.2px;}

.s1_810{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_810{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_810{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_810{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_810{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s6_810{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s7_810{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts810" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg810Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg810" style="-webkit-user-select: none;"><object width="935" height="1210" data="810/810.svg" type="image/svg+xml" id="pdf810" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_810" class="t s1_810">MWAIT—Monitor Wait</div>
<div id="t2_810" class="t s2_810">INSTRUCTION SET REFERENCE, M-U</div>
<div id="t3_810" class="t s1_810">4-158</div>
<div id="t4_810" class="t s1_810">Vol. 2B</div>
<div id="t5_810" class="t s3_810">MWAIT—Monitor Wait</div>
<div id="t6_810" class="t s4_810">Instruction Operand Encoding</div>
<div id="t7_810" class="t s4_810">Description</div>
<div id="t8_810" class="t s5_810">MWAIT instruction provides hints to allow the processor to enter an implementation-dependent optimized state. </div>
<div id="t9_810" class="t s5_810">There are two principal targeted usages: address-range monitor and advanced power management. Both usages </div>
<div id="ta_810" class="t s5_810">of MWAIT require the use of the MONITOR instruction.</div>
<div id="tb_810" class="t s5_810">CPUID.01H:ECX.MONITOR[bit 3] indicates the availability of MONITOR and MWAIT in the processor. When set, </div>
<div id="tc_810" class="t s5_810">MWAIT may be executed only at privilege level 0 (use at any other privilege level results in an invalid-opcode </div>
<div id="td_810" class="t s5_810">exception). The operating system or system BIOS may disable this instruction by using the IA32_MISC_ENABLE </div>
<div id="te_810" class="t s5_810">MSR; disabling MWAIT clears the CPUID feature flag and causes execution to generate an invalid-opcode excep-</div>
<div id="tf_810" class="t s5_810">tion. </div>
<div id="tg_810" class="t s5_810">This instruction’s operation is the same in non-64-bit modes and 64-bit mode.</div>
<div id="th_810" class="t s5_810">ECX specifies optional extensions for the MWAIT instruction. EAX may contain hints such as the preferred optimized </div>
<div id="ti_810" class="t s5_810">state the processor should enter. The first processors to implement MWAIT supported only the zero value for EAX </div>
<div id="tj_810" class="t s5_810">and ECX. Later processors allowed setting ECX[0] to enable masked interrupts as break events for MWAIT (see </div>
<div id="tk_810" class="t s5_810">below). Software can use the CPUID instruction to determine the extensions and hints supported by the processor.</div>
<div id="tl_810" class="t s4_810">MWAIT for Address Range Monitoring</div>
<div id="tm_810" class="t s5_810">For address-range monitoring, the MWAIT instruction operates with the MONITOR instruction. The two instructions </div>
<div id="tn_810" class="t s5_810">allow the definition of an address at which to wait (MONITOR) and a implementation-dependent-optimized opera-</div>
<div id="to_810" class="t s5_810">tion to commence at the wait address (MWAIT). The execution of MWAIT is a hint to the processor that it can enter </div>
<div id="tp_810" class="t s5_810">an implementation-dependent-optimized state while waiting for an event or a store operation to the address range </div>
<div id="tq_810" class="t s5_810">armed by MONITOR.</div>
<div id="tr_810" class="t s5_810">The following cause the processor to exit the implementation-dependent-optimized state: a store to the address </div>
<div id="ts_810" class="t s5_810">range armed by the MONITOR instruction, an NMI or SMI, a debug exception, a machine check exception, the </div>
<div id="tt_810" class="t s5_810">BINIT# signal, the INIT# signal, and the RESET# signal. Other implementation-dependent events may also cause </div>
<div id="tu_810" class="t s5_810">the processor to exit the implementation-dependent-optimized state.</div>
<div id="tv_810" class="t s5_810">In addition, an external interrupt causes the processor to exit the implementation-dependent-optimized state </div>
<div id="tw_810" class="t s5_810">either (1) if the interrupt would be delivered to software (e.g., as it would be if HLT had been executed instead of </div>
<div id="tx_810" class="t s5_810">MWAIT); or (2) if ECX[0] = 1. Software can execute MWAIT with ECX[0] = 1 only if CPUID.05H:ECX[bit 1] = 1. </div>
<div id="ty_810" class="t s5_810">(Implementation-specific conditions may result in an interrupt causing the processor to exit the implementation-</div>
<div id="tz_810" class="t s5_810">dependent-optimized state even if interrupts are masked and ECX[0] = 0.)</div>
<div id="t10_810" class="t s5_810">Following exit from the implementation-dependent-optimized state, control passes to the instruction following the </div>
<div id="t11_810" class="t s5_810">MWAIT instruction. A pending interrupt that is not masked (including an NMI or an SMI) may be delivered before </div>
<div id="t12_810" class="t s5_810">execution of that instruction. Unlike the HLT instruction, the MWAIT instruction does not support a restart at the </div>
<div id="t13_810" class="t s5_810">MWAIT instruction following the handling of an SMI. </div>
<div id="t14_810" class="t s5_810">If the preceding MONITOR instruction did not successfully arm an address range or if the MONITOR instruction has </div>
<div id="t15_810" class="t s5_810">not been executed prior to executing MWAIT, then the processor will not enter the implementation-dependent-opti-</div>
<div id="t16_810" class="t s5_810">mized state. Execution will resume at the instruction following the MWAIT.</div>
<div id="t17_810" class="t s6_810">Opcode</div>
<div id="t18_810" class="t s6_810">Instruction</div>
<div id="t19_810" class="t s6_810">Op/ </div>
<div id="t1a_810" class="t s6_810">En</div>
<div id="t1b_810" class="t s6_810">64-Bit </div>
<div id="t1c_810" class="t s6_810">Mode</div>
<div id="t1d_810" class="t s6_810">Compat/</div>
<div id="t1e_810" class="t s6_810">Leg Mode</div>
<div id="t1f_810" class="t s6_810">Description</div>
<div id="t1g_810" class="t s7_810">0F 01 C9</div>
<div id="t1h_810" class="t s7_810">MWAIT</div>
<div id="t1i_810" class="t s7_810">NP</div>
<div id="t1j_810" class="t s7_810">Valid</div>
<div id="t1k_810" class="t s7_810">Valid</div>
<div id="t1l_810" class="t s7_810">A hint that allow the processor to stop </div>
<div id="t1m_810" class="t s7_810">instruction execution and enter an </div>
<div id="t1n_810" class="t s7_810">implementation-dependent optimized state </div>
<div id="t1o_810" class="t s7_810">until occurrence of a class of events.</div>
<div id="t1p_810" class="t s7_810">Op/En</div>
<div id="t1q_810" class="t s7_810">Operand 1</div>
<div id="t1r_810" class="t s7_810">Operand 2</div>
<div id="t1s_810" class="t s7_810">Operand 3</div>
<div id="t1t_810" class="t s7_810">Operand 4</div>
<div id="t1u_810" class="t s7_810">NP</div>
<div id="t1v_810" class="t s7_810">NA</div>
<div id="t1w_810" class="t s7_810">NA</div>
<div id="t1x_810" class="t s7_810">NA</div>
<div id="t1y_810" class="t s7_810">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
