#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55a0ad1c94a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a0ad2aed60 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55a0ad2cebb0_0 .net "bflag", 0 0, v0x55a0ad2cd9b0_0;  1 drivers
v0x55a0ad2cec70_0 .net "hi", 31 0, v0x55a0ad2cdb50_0;  1 drivers
v0x55a0ad2ced10_0 .var "imm", 15 0;
v0x55a0ad2cedb0_0 .var "imm_instr", 31 0;
v0x55a0ad2cee90_0 .var "instword", 31 0;
v0x55a0ad2cef50_0 .net "lo", 31 0, v0x55a0ad2cdd10_0;  1 drivers
v0x55a0ad2cf020_0 .var "opA", 31 0;
v0x55a0ad2cf0c0_0 .var "opB", 31 0;
v0x55a0ad2cf180_0 .var "opcode", 5 0;
v0x55a0ad2cf260_0 .net "result", 31 0, v0x55a0ad2ce250_0;  1 drivers
v0x55a0ad2cf350_0 .var "rs", 4 0;
v0x55a0ad2cf410_0 .var "rt", 4 0;
S_0x55a0ad29c6b0 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x55a0ad2aed60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a0ad2ab3b0_0 .net *"_ivl_10", 15 0, L_0x55a0ad2df660;  1 drivers
L_0x7f097ba41018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2afae0_0 .net/2u *"_ivl_14", 15 0, L_0x7f097ba41018;  1 drivers
v0x55a0ad2b5070_0 .net *"_ivl_17", 15 0, L_0x55a0ad2ef910;  1 drivers
v0x55a0ad2b53a0_0 .net *"_ivl_5", 0 0, L_0x55a0ad2df270;  1 drivers
v0x55a0ad2b64b0_0 .net *"_ivl_6", 15 0, L_0x55a0ad2df3a0;  1 drivers
v0x55a0ad2b8530_0 .net *"_ivl_9", 15 0, L_0x55a0ad2df5c0;  1 drivers
v0x55a0ad2cd8d0_0 .net "addr_rt", 4 0, L_0x55a0ad2efc40;  1 drivers
v0x55a0ad2cd9b0_0 .var "b_flag", 0 0;
v0x55a0ad2cda70_0 .net "funct", 5 0, L_0x55a0ad2df1d0;  1 drivers
v0x55a0ad2cdb50_0 .var "hi", 31 0;
v0x55a0ad2cdc30_0 .net "instructionword", 31 0, v0x55a0ad2cee90_0;  1 drivers
v0x55a0ad2cdd10_0 .var "lo", 31 0;
v0x55a0ad2cddf0_0 .var "memaddroffset", 31 0;
v0x55a0ad2cded0_0 .var "multresult", 63 0;
v0x55a0ad2cdfb0_0 .net "op1", 31 0, v0x55a0ad2cf020_0;  1 drivers
v0x55a0ad2ce090_0 .net "op2", 31 0, v0x55a0ad2cf0c0_0;  1 drivers
v0x55a0ad2ce170_0 .net "opcode", 5 0, L_0x55a0ad2df0e0;  1 drivers
v0x55a0ad2ce250_0 .var "result", 31 0;
v0x55a0ad2ce330_0 .net "shamt", 4 0, L_0x55a0ad2efb40;  1 drivers
v0x55a0ad2ce410_0 .net/s "sign_op1", 31 0, v0x55a0ad2cf020_0;  alias, 1 drivers
v0x55a0ad2ce4d0_0 .net/s "sign_op2", 31 0, v0x55a0ad2cf0c0_0;  alias, 1 drivers
v0x55a0ad2ce570_0 .net "simmediatedata", 31 0, L_0x55a0ad2df770;  1 drivers
v0x55a0ad2ce630_0 .net "simmediatedatas", 31 0, L_0x55a0ad2df770;  alias, 1 drivers
v0x55a0ad2ce6f0_0 .net "uimmediatedata", 31 0, L_0x55a0ad2efa00;  1 drivers
v0x55a0ad2ce7b0_0 .net "unsign_op1", 31 0, v0x55a0ad2cf020_0;  alias, 1 drivers
v0x55a0ad2ce870_0 .net "unsign_op2", 31 0, v0x55a0ad2cf0c0_0;  alias, 1 drivers
v0x55a0ad2ce980_0 .var "unsigned_result", 31 0;
E_0x55a0ad213fe0/0 .event anyedge, v0x55a0ad2ce170_0, v0x55a0ad2cda70_0, v0x55a0ad2ce090_0, v0x55a0ad2ce330_0;
E_0x55a0ad213fe0/1 .event anyedge, v0x55a0ad2cdfb0_0, v0x55a0ad2cded0_0, v0x55a0ad2cd8d0_0, v0x55a0ad2ce570_0;
E_0x55a0ad213fe0/2 .event anyedge, v0x55a0ad2ce6f0_0, v0x55a0ad2ce980_0;
E_0x55a0ad213fe0 .event/or E_0x55a0ad213fe0/0, E_0x55a0ad213fe0/1, E_0x55a0ad213fe0/2;
L_0x55a0ad2df0e0 .part v0x55a0ad2cee90_0, 26, 6;
L_0x55a0ad2df1d0 .part v0x55a0ad2cee90_0, 0, 6;
L_0x55a0ad2df270 .part v0x55a0ad2cee90_0, 15, 1;
LS_0x55a0ad2df3a0_0_0 .concat [ 1 1 1 1], L_0x55a0ad2df270, L_0x55a0ad2df270, L_0x55a0ad2df270, L_0x55a0ad2df270;
LS_0x55a0ad2df3a0_0_4 .concat [ 1 1 1 1], L_0x55a0ad2df270, L_0x55a0ad2df270, L_0x55a0ad2df270, L_0x55a0ad2df270;
LS_0x55a0ad2df3a0_0_8 .concat [ 1 1 1 1], L_0x55a0ad2df270, L_0x55a0ad2df270, L_0x55a0ad2df270, L_0x55a0ad2df270;
LS_0x55a0ad2df3a0_0_12 .concat [ 1 1 1 1], L_0x55a0ad2df270, L_0x55a0ad2df270, L_0x55a0ad2df270, L_0x55a0ad2df270;
L_0x55a0ad2df3a0 .concat [ 4 4 4 4], LS_0x55a0ad2df3a0_0_0, LS_0x55a0ad2df3a0_0_4, LS_0x55a0ad2df3a0_0_8, LS_0x55a0ad2df3a0_0_12;
L_0x55a0ad2df5c0 .part v0x55a0ad2cee90_0, 0, 16;
L_0x55a0ad2df660 .concat [ 16 0 0 0], L_0x55a0ad2df5c0;
L_0x55a0ad2df770 .concat [ 16 16 0 0], L_0x55a0ad2df660, L_0x55a0ad2df3a0;
L_0x55a0ad2ef910 .part v0x55a0ad2cee90_0, 0, 16;
L_0x55a0ad2efa00 .concat [ 16 16 0 0], L_0x55a0ad2ef910, L_0x7f097ba41018;
L_0x55a0ad2efb40 .part v0x55a0ad2cee90_0, 6, 5;
L_0x55a0ad2efc40 .part v0x55a0ad2cee90_0, 16, 5;
S_0x55a0ad289560 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f097ba8a6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0ad2cf4f0_0 .net "clk", 0 0, o0x7f097ba8a6a8;  0 drivers
o0x7f097ba8a6d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a0ad2cf5d0_0 .net "data_address", 31 0, o0x7f097ba8a6d8;  0 drivers
o0x7f097ba8a708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0ad2cf6b0_0 .net "data_read", 0 0, o0x7f097ba8a708;  0 drivers
v0x55a0ad2cf780_0 .var "data_readdata", 31 0;
o0x7f097ba8a768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0ad2cf860_0 .net "data_write", 0 0, o0x7f097ba8a768;  0 drivers
o0x7f097ba8a798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a0ad2cf920_0 .net "data_writedata", 31 0, o0x7f097ba8a798;  0 drivers
S_0x55a0ad29beb0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f097ba8a8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a0ad2cfac0_0 .net "instr_address", 31 0, o0x7f097ba8a8e8;  0 drivers
v0x55a0ad2cfbc0_0 .var "instr_readdata", 31 0;
S_0x55a0ad29c280 .scope module, "srl_tb" "srl_tb" 7 1;
 .timescale 0 0;
v0x55a0ad2de700_0 .net "active", 0 0, L_0x55a0ad2f9800;  1 drivers
v0x55a0ad2de7c0_0 .var "clk", 0 0;
v0x55a0ad2de860_0 .var "clk_enable", 0 0;
v0x55a0ad2de950_0 .net "data_address", 31 0, L_0x55a0ad2f73d0;  1 drivers
v0x55a0ad2de9f0_0 .net "data_read", 0 0, L_0x55a0ad2f4f50;  1 drivers
v0x55a0ad2deae0_0 .var "data_readdata", 31 0;
v0x55a0ad2debb0_0 .net "data_write", 0 0, L_0x55a0ad2f4d70;  1 drivers
v0x55a0ad2dec80_0 .net "data_writedata", 31 0, L_0x55a0ad2f70c0;  1 drivers
v0x55a0ad2ded50_0 .net "instr_address", 31 0, L_0x55a0ad2f8730;  1 drivers
v0x55a0ad2deeb0_0 .var "instr_readdata", 31 0;
v0x55a0ad2def50_0 .net "register_v0", 31 0, L_0x55a0ad2f7050;  1 drivers
v0x55a0ad2df040_0 .var "reset", 0 0;
S_0x55a0ad2ae990 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x55a0ad29c280;
 .timescale 0 0;
v0x55a0ad2cfd90_0 .var "expected", 31 0;
v0x55a0ad2cfe90_0 .var "funct", 5 0;
v0x55a0ad2cff70_0 .var "i", 4 0;
v0x55a0ad2d0030_0 .var "imm", 15 0;
v0x55a0ad2d0110_0 .var "imm_instr", 31 0;
v0x55a0ad2d0240_0 .var "opcode", 5 0;
v0x55a0ad2d0320_0 .var "r_instr", 31 0;
v0x55a0ad2d0400_0 .var "rd", 4 0;
v0x55a0ad2d04e0_0 .var "rs", 4 0;
v0x55a0ad2d0650_0 .var "rt", 4 0;
v0x55a0ad2d0730_0 .var "shamt", 4 0;
v0x55a0ad2d0810_0 .var "test", 31 0;
E_0x55a0ad2112f0 .event posedge, v0x55a0ad2d2ac0_0;
S_0x55a0ad2d08f0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x55a0ad29c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55a0ad2ab290 .functor OR 1, L_0x55a0ad2f0400, L_0x55a0ad2f0740, C4<0>, C4<0>;
L_0x55a0ad271960 .functor BUFZ 1, L_0x55a0ad2eff50, C4<0>, C4<0>, C4<0>;
L_0x55a0ad2b5280 .functor BUFZ 1, L_0x55a0ad2f00f0, C4<0>, C4<0>, C4<0>;
L_0x55a0ad2b6310 .functor BUFZ 1, L_0x55a0ad2f00f0, C4<0>, C4<0>, C4<0>;
L_0x55a0ad2f0bf0 .functor AND 1, L_0x55a0ad2eff50, L_0x55a0ad2f1000, C4<1>, C4<1>;
L_0x55a0ad2b8410 .functor OR 1, L_0x55a0ad2f0bf0, L_0x55a0ad2f0a80, C4<0>, C4<0>;
L_0x55a0ad2473c0 .functor OR 1, L_0x55a0ad2b8410, L_0x55a0ad2f0e10, C4<0>, C4<0>;
L_0x55a0ad2f12a0 .functor OR 1, L_0x55a0ad2473c0, L_0x55a0ad2f2900, C4<0>, C4<0>;
L_0x55a0ad2f13b0 .functor OR 1, L_0x55a0ad2f12a0, L_0x55a0ad2f2170, C4<0>, C4<0>;
L_0x55a0ad2f1470 .functor BUFZ 1, L_0x55a0ad2f0230, C4<0>, C4<0>, C4<0>;
L_0x55a0ad2f2060 .functor AND 1, L_0x55a0ad2f19c0, L_0x55a0ad2f1e30, C4<1>, C4<1>;
L_0x55a0ad2f2170 .functor OR 1, L_0x55a0ad2f16c0, L_0x55a0ad2f2060, C4<0>, C4<0>;
L_0x55a0ad2f2900 .functor AND 1, L_0x55a0ad2f2430, L_0x55a0ad2f26e0, C4<1>, C4<1>;
L_0x55a0ad2f30b0 .functor OR 1, L_0x55a0ad2f2b50, L_0x55a0ad2f2e70, C4<0>, C4<0>;
L_0x55a0ad2f22d0 .functor OR 1, L_0x55a0ad2f3620, L_0x55a0ad2f3920, C4<0>, C4<0>;
L_0x55a0ad2f3800 .functor AND 1, L_0x55a0ad2f3330, L_0x55a0ad2f22d0, C4<1>, C4<1>;
L_0x55a0ad2f4120 .functor OR 1, L_0x55a0ad2f3db0, L_0x55a0ad2f4030, C4<0>, C4<0>;
L_0x55a0ad2f4420 .functor OR 1, L_0x55a0ad2f4120, L_0x55a0ad2f4230, C4<0>, C4<0>;
L_0x55a0ad2f45d0 .functor AND 1, L_0x55a0ad2eff50, L_0x55a0ad2f4420, C4<1>, C4<1>;
L_0x55a0ad2f4780 .functor AND 1, L_0x55a0ad2eff50, L_0x55a0ad2f4690, C4<1>, C4<1>;
L_0x55a0ad2f4cb0 .functor AND 1, L_0x55a0ad2eff50, L_0x55a0ad2f4530, C4<1>, C4<1>;
L_0x55a0ad2f4f50 .functor BUFZ 1, L_0x55a0ad2b5280, C4<0>, C4<0>, C4<0>;
L_0x55a0ad2f5be0 .functor AND 1, L_0x55a0ad2f9800, L_0x55a0ad2f13b0, C4<1>, C4<1>;
L_0x55a0ad2f5cf0 .functor OR 1, L_0x55a0ad2f2170, L_0x55a0ad2f2900, C4<0>, C4<0>;
L_0x55a0ad2f70c0 .functor BUFZ 32, L_0x55a0ad2f6f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a0ad2f7180 .functor BUFZ 32, L_0x55a0ad2f5ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a0ad2f72d0 .functor BUFZ 32, L_0x55a0ad2f6f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a0ad2f73d0 .functor BUFZ 32, v0x55a0ad2d1af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a0ad2f83d0 .functor AND 1, v0x55a0ad2de860_0, L_0x55a0ad2f45d0, C4<1>, C4<1>;
L_0x55a0ad2f8440 .functor AND 1, L_0x55a0ad2f83d0, v0x55a0ad2db890_0, C4<1>, C4<1>;
L_0x55a0ad2f8730 .functor BUFZ 32, v0x55a0ad2d2b80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a0ad2f9800 .functor BUFZ 1, v0x55a0ad2db890_0, C4<0>, C4<0>, C4<0>;
L_0x55a0ad2f9980 .functor AND 1, v0x55a0ad2de860_0, v0x55a0ad2db890_0, C4<1>, C4<1>;
v0x55a0ad2d5980_0 .net *"_ivl_100", 31 0, L_0x55a0ad2f2340;  1 drivers
L_0x7f097ba414e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d5a80_0 .net *"_ivl_103", 25 0, L_0x7f097ba414e0;  1 drivers
L_0x7f097ba41528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d5b60_0 .net/2u *"_ivl_104", 31 0, L_0x7f097ba41528;  1 drivers
v0x55a0ad2d5c20_0 .net *"_ivl_106", 0 0, L_0x55a0ad2f2430;  1 drivers
v0x55a0ad2d5ce0_0 .net *"_ivl_109", 5 0, L_0x55a0ad2f2640;  1 drivers
L_0x7f097ba41570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d5dc0_0 .net/2u *"_ivl_110", 5 0, L_0x7f097ba41570;  1 drivers
v0x55a0ad2d5ea0_0 .net *"_ivl_112", 0 0, L_0x55a0ad2f26e0;  1 drivers
v0x55a0ad2d5f60_0 .net *"_ivl_116", 31 0, L_0x55a0ad2f2a60;  1 drivers
L_0x7f097ba415b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d6040_0 .net *"_ivl_119", 25 0, L_0x7f097ba415b8;  1 drivers
L_0x7f097ba410f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d6120_0 .net/2u *"_ivl_12", 5 0, L_0x7f097ba410f0;  1 drivers
L_0x7f097ba41600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d6200_0 .net/2u *"_ivl_120", 31 0, L_0x7f097ba41600;  1 drivers
v0x55a0ad2d62e0_0 .net *"_ivl_122", 0 0, L_0x55a0ad2f2b50;  1 drivers
v0x55a0ad2d63a0_0 .net *"_ivl_124", 31 0, L_0x55a0ad2f2d80;  1 drivers
L_0x7f097ba41648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d6480_0 .net *"_ivl_127", 25 0, L_0x7f097ba41648;  1 drivers
L_0x7f097ba41690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d6560_0 .net/2u *"_ivl_128", 31 0, L_0x7f097ba41690;  1 drivers
v0x55a0ad2d6640_0 .net *"_ivl_130", 0 0, L_0x55a0ad2f2e70;  1 drivers
v0x55a0ad2d6700_0 .net *"_ivl_134", 31 0, L_0x55a0ad2f3240;  1 drivers
L_0x7f097ba416d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d68f0_0 .net *"_ivl_137", 25 0, L_0x7f097ba416d8;  1 drivers
L_0x7f097ba41720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d69d0_0 .net/2u *"_ivl_138", 31 0, L_0x7f097ba41720;  1 drivers
v0x55a0ad2d6ab0_0 .net *"_ivl_140", 0 0, L_0x55a0ad2f3330;  1 drivers
v0x55a0ad2d6b70_0 .net *"_ivl_143", 5 0, L_0x55a0ad2f3580;  1 drivers
L_0x7f097ba41768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d6c50_0 .net/2u *"_ivl_144", 5 0, L_0x7f097ba41768;  1 drivers
v0x55a0ad2d6d30_0 .net *"_ivl_146", 0 0, L_0x55a0ad2f3620;  1 drivers
v0x55a0ad2d6df0_0 .net *"_ivl_149", 5 0, L_0x55a0ad2f3880;  1 drivers
L_0x7f097ba417b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d6ed0_0 .net/2u *"_ivl_150", 5 0, L_0x7f097ba417b0;  1 drivers
v0x55a0ad2d6fb0_0 .net *"_ivl_152", 0 0, L_0x55a0ad2f3920;  1 drivers
v0x55a0ad2d7070_0 .net *"_ivl_155", 0 0, L_0x55a0ad2f22d0;  1 drivers
v0x55a0ad2d7130_0 .net *"_ivl_159", 1 0, L_0x55a0ad2f3cc0;  1 drivers
L_0x7f097ba41138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d7210_0 .net/2u *"_ivl_16", 5 0, L_0x7f097ba41138;  1 drivers
L_0x7f097ba417f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d72f0_0 .net/2u *"_ivl_160", 1 0, L_0x7f097ba417f8;  1 drivers
v0x55a0ad2d73d0_0 .net *"_ivl_162", 0 0, L_0x55a0ad2f3db0;  1 drivers
L_0x7f097ba41840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d7490_0 .net/2u *"_ivl_164", 5 0, L_0x7f097ba41840;  1 drivers
v0x55a0ad2d7570_0 .net *"_ivl_166", 0 0, L_0x55a0ad2f4030;  1 drivers
v0x55a0ad2d7840_0 .net *"_ivl_169", 0 0, L_0x55a0ad2f4120;  1 drivers
L_0x7f097ba41888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d7900_0 .net/2u *"_ivl_170", 5 0, L_0x7f097ba41888;  1 drivers
v0x55a0ad2d79e0_0 .net *"_ivl_172", 0 0, L_0x55a0ad2f4230;  1 drivers
v0x55a0ad2d7aa0_0 .net *"_ivl_175", 0 0, L_0x55a0ad2f4420;  1 drivers
L_0x7f097ba418d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d7b60_0 .net/2u *"_ivl_178", 5 0, L_0x7f097ba418d0;  1 drivers
v0x55a0ad2d7c40_0 .net *"_ivl_180", 0 0, L_0x55a0ad2f4690;  1 drivers
L_0x7f097ba41918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d7d00_0 .net/2u *"_ivl_184", 5 0, L_0x7f097ba41918;  1 drivers
v0x55a0ad2d7de0_0 .net *"_ivl_186", 0 0, L_0x55a0ad2f4530;  1 drivers
L_0x7f097ba41960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d7ea0_0 .net/2u *"_ivl_190", 0 0, L_0x7f097ba41960;  1 drivers
v0x55a0ad2d7f80_0 .net *"_ivl_20", 31 0, L_0x55a0ad2f0310;  1 drivers
L_0x7f097ba419a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d8060_0 .net/2u *"_ivl_200", 4 0, L_0x7f097ba419a8;  1 drivers
v0x55a0ad2d8140_0 .net *"_ivl_203", 4 0, L_0x55a0ad2f5470;  1 drivers
v0x55a0ad2d8220_0 .net *"_ivl_205", 4 0, L_0x55a0ad2f5690;  1 drivers
v0x55a0ad2d8300_0 .net *"_ivl_206", 4 0, L_0x55a0ad2f5730;  1 drivers
v0x55a0ad2d83e0_0 .net *"_ivl_213", 0 0, L_0x55a0ad2f5cf0;  1 drivers
L_0x7f097ba419f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d84a0_0 .net/2u *"_ivl_214", 31 0, L_0x7f097ba419f0;  1 drivers
v0x55a0ad2d8580_0 .net *"_ivl_216", 31 0, L_0x55a0ad2f5e30;  1 drivers
v0x55a0ad2d8660_0 .net *"_ivl_218", 31 0, L_0x55a0ad2f60e0;  1 drivers
v0x55a0ad2d8740_0 .net *"_ivl_220", 31 0, L_0x55a0ad2f6270;  1 drivers
v0x55a0ad2d8820_0 .net *"_ivl_222", 31 0, L_0x55a0ad2f65b0;  1 drivers
L_0x7f097ba41180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d8900_0 .net *"_ivl_23", 25 0, L_0x7f097ba41180;  1 drivers
v0x55a0ad2d89e0_0 .net *"_ivl_235", 0 0, L_0x55a0ad2f83d0;  1 drivers
L_0x7f097ba41b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d8aa0_0 .net/2u *"_ivl_238", 31 0, L_0x7f097ba41b10;  1 drivers
L_0x7f097ba411c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d8b80_0 .net/2u *"_ivl_24", 31 0, L_0x7f097ba411c8;  1 drivers
v0x55a0ad2d8c60_0 .net *"_ivl_243", 15 0, L_0x55a0ad2f8890;  1 drivers
v0x55a0ad2d8d40_0 .net *"_ivl_244", 17 0, L_0x55a0ad2f8b00;  1 drivers
L_0x7f097ba41b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d8e20_0 .net *"_ivl_247", 1 0, L_0x7f097ba41b58;  1 drivers
v0x55a0ad2d8f00_0 .net *"_ivl_250", 15 0, L_0x55a0ad2f8c40;  1 drivers
L_0x7f097ba41ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d8fe0_0 .net *"_ivl_252", 1 0, L_0x7f097ba41ba0;  1 drivers
v0x55a0ad2d90c0_0 .net *"_ivl_255", 0 0, L_0x55a0ad2f9050;  1 drivers
L_0x7f097ba41be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d91a0_0 .net/2u *"_ivl_256", 13 0, L_0x7f097ba41be8;  1 drivers
L_0x7f097ba41c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d9280_0 .net/2u *"_ivl_258", 13 0, L_0x7f097ba41c30;  1 drivers
v0x55a0ad2d9770_0 .net *"_ivl_26", 0 0, L_0x55a0ad2f0400;  1 drivers
v0x55a0ad2d9830_0 .net *"_ivl_260", 13 0, L_0x55a0ad2f9330;  1 drivers
v0x55a0ad2d9910_0 .net *"_ivl_28", 31 0, L_0x55a0ad2f05c0;  1 drivers
L_0x7f097ba41210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d99f0_0 .net *"_ivl_31", 25 0, L_0x7f097ba41210;  1 drivers
L_0x7f097ba41258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d9ad0_0 .net/2u *"_ivl_32", 31 0, L_0x7f097ba41258;  1 drivers
v0x55a0ad2d9bb0_0 .net *"_ivl_34", 0 0, L_0x55a0ad2f0740;  1 drivers
v0x55a0ad2d9c70_0 .net *"_ivl_4", 31 0, L_0x55a0ad2efe20;  1 drivers
v0x55a0ad2d9d50_0 .net *"_ivl_45", 2 0, L_0x55a0ad2f09e0;  1 drivers
L_0x7f097ba412a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d9e30_0 .net/2u *"_ivl_46", 2 0, L_0x7f097ba412a0;  1 drivers
v0x55a0ad2d9f10_0 .net *"_ivl_51", 2 0, L_0x55a0ad2f0c60;  1 drivers
L_0x7f097ba412e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d9ff0_0 .net/2u *"_ivl_52", 2 0, L_0x7f097ba412e8;  1 drivers
v0x55a0ad2da0d0_0 .net *"_ivl_57", 0 0, L_0x55a0ad2f1000;  1 drivers
v0x55a0ad2da190_0 .net *"_ivl_59", 0 0, L_0x55a0ad2f0bf0;  1 drivers
v0x55a0ad2da250_0 .net *"_ivl_61", 0 0, L_0x55a0ad2b8410;  1 drivers
v0x55a0ad2da310_0 .net *"_ivl_63", 0 0, L_0x55a0ad2473c0;  1 drivers
v0x55a0ad2da3d0_0 .net *"_ivl_65", 0 0, L_0x55a0ad2f12a0;  1 drivers
L_0x7f097ba41060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2da490_0 .net *"_ivl_7", 25 0, L_0x7f097ba41060;  1 drivers
v0x55a0ad2da570_0 .net *"_ivl_70", 31 0, L_0x55a0ad2f1590;  1 drivers
L_0x7f097ba41330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2da650_0 .net *"_ivl_73", 25 0, L_0x7f097ba41330;  1 drivers
L_0x7f097ba41378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2da730_0 .net/2u *"_ivl_74", 31 0, L_0x7f097ba41378;  1 drivers
v0x55a0ad2da810_0 .net *"_ivl_76", 0 0, L_0x55a0ad2f16c0;  1 drivers
v0x55a0ad2da8d0_0 .net *"_ivl_78", 31 0, L_0x55a0ad2f1830;  1 drivers
L_0x7f097ba410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2da9b0_0 .net/2u *"_ivl_8", 31 0, L_0x7f097ba410a8;  1 drivers
L_0x7f097ba413c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2daa90_0 .net *"_ivl_81", 25 0, L_0x7f097ba413c0;  1 drivers
L_0x7f097ba41408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2dab70_0 .net/2u *"_ivl_82", 31 0, L_0x7f097ba41408;  1 drivers
v0x55a0ad2dac50_0 .net *"_ivl_84", 0 0, L_0x55a0ad2f19c0;  1 drivers
v0x55a0ad2dad10_0 .net *"_ivl_87", 0 0, L_0x55a0ad2f1b30;  1 drivers
v0x55a0ad2dadf0_0 .net *"_ivl_88", 31 0, L_0x55a0ad2f18d0;  1 drivers
L_0x7f097ba41450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2daed0_0 .net *"_ivl_91", 30 0, L_0x7f097ba41450;  1 drivers
L_0x7f097ba41498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2dafb0_0 .net/2u *"_ivl_92", 31 0, L_0x7f097ba41498;  1 drivers
v0x55a0ad2db090_0 .net *"_ivl_94", 0 0, L_0x55a0ad2f1e30;  1 drivers
v0x55a0ad2db150_0 .net *"_ivl_97", 0 0, L_0x55a0ad2f2060;  1 drivers
v0x55a0ad2db210_0 .net "active", 0 0, L_0x55a0ad2f9800;  alias, 1 drivers
v0x55a0ad2db2d0_0 .net "alu_op1", 31 0, L_0x55a0ad2f7180;  1 drivers
v0x55a0ad2db390_0 .net "alu_op2", 31 0, L_0x55a0ad2f72d0;  1 drivers
v0x55a0ad2db450_0 .net "alui_instr", 0 0, L_0x55a0ad2f0a80;  1 drivers
v0x55a0ad2db510_0 .net "b_flag", 0 0, v0x55a0ad2d1620_0;  1 drivers
v0x55a0ad2db5b0_0 .net "b_imm", 17 0, L_0x55a0ad2f8f10;  1 drivers
v0x55a0ad2db670_0 .net "b_offset", 31 0, L_0x55a0ad2f94c0;  1 drivers
v0x55a0ad2db750_0 .net "clk", 0 0, v0x55a0ad2de7c0_0;  1 drivers
v0x55a0ad2db7f0_0 .net "clk_enable", 0 0, v0x55a0ad2de860_0;  1 drivers
v0x55a0ad2db890_0 .var "cpu_active", 0 0;
v0x55a0ad2db930_0 .net "curr_addr", 31 0, v0x55a0ad2d2b80_0;  1 drivers
v0x55a0ad2dba20_0 .net "curr_addr_p4", 31 0, L_0x55a0ad2f8690;  1 drivers
v0x55a0ad2dbae0_0 .net "data_address", 31 0, L_0x55a0ad2f73d0;  alias, 1 drivers
v0x55a0ad2dbbc0_0 .net "data_read", 0 0, L_0x55a0ad2f4f50;  alias, 1 drivers
v0x55a0ad2dbc80_0 .net "data_readdata", 31 0, v0x55a0ad2deae0_0;  1 drivers
v0x55a0ad2dbd60_0 .net "data_write", 0 0, L_0x55a0ad2f4d70;  alias, 1 drivers
v0x55a0ad2dbe20_0 .net "data_writedata", 31 0, L_0x55a0ad2f70c0;  alias, 1 drivers
v0x55a0ad2dbf00_0 .net "funct_code", 5 0, L_0x55a0ad2efd80;  1 drivers
v0x55a0ad2dbfe0_0 .net "hi_out", 31 0, v0x55a0ad2d3270_0;  1 drivers
v0x55a0ad2dc0d0_0 .net "hl_reg_enable", 0 0, L_0x55a0ad2f8440;  1 drivers
v0x55a0ad2dc170_0 .net "instr_address", 31 0, L_0x55a0ad2f8730;  alias, 1 drivers
v0x55a0ad2dc230_0 .net "instr_opcode", 5 0, L_0x55a0ad2efce0;  1 drivers
v0x55a0ad2dc310_0 .net "instr_readdata", 31 0, v0x55a0ad2deeb0_0;  1 drivers
v0x55a0ad2dc3d0_0 .net "j_imm", 0 0, L_0x55a0ad2f30b0;  1 drivers
v0x55a0ad2dc470_0 .net "j_reg", 0 0, L_0x55a0ad2f3800;  1 drivers
v0x55a0ad2dc530_0 .net "l_type", 0 0, L_0x55a0ad2f0e10;  1 drivers
v0x55a0ad2dc5f0_0 .net "link_const", 0 0, L_0x55a0ad2f2170;  1 drivers
v0x55a0ad2dc6b0_0 .net "link_reg", 0 0, L_0x55a0ad2f2900;  1 drivers
v0x55a0ad2dc770_0 .net "lo_out", 31 0, v0x55a0ad2d3ac0_0;  1 drivers
v0x55a0ad2dc860_0 .net "lw", 0 0, L_0x55a0ad2f00f0;  1 drivers
v0x55a0ad2dc900_0 .net "mem_read", 0 0, L_0x55a0ad2b5280;  1 drivers
v0x55a0ad2dc9c0_0 .net "mem_to_reg", 0 0, L_0x55a0ad2b6310;  1 drivers
v0x55a0ad2dd290_0 .net "mem_write", 0 0, L_0x55a0ad2f1470;  1 drivers
v0x55a0ad2dd350_0 .net "memaddroffset", 31 0, v0x55a0ad2d1af0_0;  1 drivers
v0x55a0ad2dd440_0 .net "mfhi", 0 0, L_0x55a0ad2f4780;  1 drivers
v0x55a0ad2dd4e0_0 .net "mflo", 0 0, L_0x55a0ad2f4cb0;  1 drivers
v0x55a0ad2dd5a0_0 .net "movefrom", 0 0, L_0x55a0ad2ab290;  1 drivers
v0x55a0ad2dd660_0 .net "muldiv", 0 0, L_0x55a0ad2f45d0;  1 drivers
v0x55a0ad2dd720_0 .var "next_instr_addr", 31 0;
v0x55a0ad2dd810_0 .net "pc_enable", 0 0, L_0x55a0ad2f9980;  1 drivers
v0x55a0ad2dd8e0_0 .net "r_format", 0 0, L_0x55a0ad2eff50;  1 drivers
v0x55a0ad2dd980_0 .net "reg_a_read_data", 31 0, L_0x55a0ad2f5ed0;  1 drivers
v0x55a0ad2dda50_0 .net "reg_a_read_index", 4 0, L_0x55a0ad2f5120;  1 drivers
v0x55a0ad2ddb20_0 .net "reg_b_read_data", 31 0, L_0x55a0ad2f6f40;  1 drivers
v0x55a0ad2ddbf0_0 .net "reg_b_read_index", 4 0, L_0x55a0ad2f5380;  1 drivers
v0x55a0ad2ddcc0_0 .net "reg_dst", 0 0, L_0x55a0ad271960;  1 drivers
v0x55a0ad2ddd60_0 .net "reg_write", 0 0, L_0x55a0ad2f13b0;  1 drivers
v0x55a0ad2dde20_0 .net "reg_write_data", 31 0, L_0x55a0ad2f6740;  1 drivers
v0x55a0ad2ddf10_0 .net "reg_write_enable", 0 0, L_0x55a0ad2f5be0;  1 drivers
v0x55a0ad2ddfe0_0 .net "reg_write_index", 4 0, L_0x55a0ad2f5a50;  1 drivers
v0x55a0ad2de0b0_0 .net "register_v0", 31 0, L_0x55a0ad2f7050;  alias, 1 drivers
v0x55a0ad2de180_0 .net "reset", 0 0, v0x55a0ad2df040_0;  1 drivers
v0x55a0ad2de2b0_0 .net "result", 31 0, v0x55a0ad2d1f50_0;  1 drivers
v0x55a0ad2de380_0 .net "result_hi", 31 0, v0x55a0ad2d1850_0;  1 drivers
v0x55a0ad2de420_0 .net "result_lo", 31 0, v0x55a0ad2d1a10_0;  1 drivers
v0x55a0ad2de4c0_0 .net "sw", 0 0, L_0x55a0ad2f0230;  1 drivers
E_0x55a0ad212f30/0 .event anyedge, v0x55a0ad2d1620_0, v0x55a0ad2dba20_0, v0x55a0ad2db670_0, v0x55a0ad2dc3d0_0;
E_0x55a0ad212f30/1 .event anyedge, v0x55a0ad2d1930_0, v0x55a0ad2dc470_0, v0x55a0ad2d49c0_0;
E_0x55a0ad212f30 .event/or E_0x55a0ad212f30/0, E_0x55a0ad212f30/1;
L_0x55a0ad2efce0 .part v0x55a0ad2deeb0_0, 26, 6;
L_0x55a0ad2efd80 .part v0x55a0ad2deeb0_0, 0, 6;
L_0x55a0ad2efe20 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba41060;
L_0x55a0ad2eff50 .cmp/eq 32, L_0x55a0ad2efe20, L_0x7f097ba410a8;
L_0x55a0ad2f00f0 .cmp/eq 6, L_0x55a0ad2efce0, L_0x7f097ba410f0;
L_0x55a0ad2f0230 .cmp/eq 6, L_0x55a0ad2efce0, L_0x7f097ba41138;
L_0x55a0ad2f0310 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba41180;
L_0x55a0ad2f0400 .cmp/eq 32, L_0x55a0ad2f0310, L_0x7f097ba411c8;
L_0x55a0ad2f05c0 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba41210;
L_0x55a0ad2f0740 .cmp/eq 32, L_0x55a0ad2f05c0, L_0x7f097ba41258;
L_0x55a0ad2f09e0 .part L_0x55a0ad2efce0, 3, 3;
L_0x55a0ad2f0a80 .cmp/eq 3, L_0x55a0ad2f09e0, L_0x7f097ba412a0;
L_0x55a0ad2f0c60 .part L_0x55a0ad2efce0, 3, 3;
L_0x55a0ad2f0e10 .cmp/eq 3, L_0x55a0ad2f0c60, L_0x7f097ba412e8;
L_0x55a0ad2f1000 .reduce/nor L_0x55a0ad2f45d0;
L_0x55a0ad2f1590 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba41330;
L_0x55a0ad2f16c0 .cmp/eq 32, L_0x55a0ad2f1590, L_0x7f097ba41378;
L_0x55a0ad2f1830 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba413c0;
L_0x55a0ad2f19c0 .cmp/eq 32, L_0x55a0ad2f1830, L_0x7f097ba41408;
L_0x55a0ad2f1b30 .part v0x55a0ad2deeb0_0, 20, 1;
L_0x55a0ad2f18d0 .concat [ 1 31 0 0], L_0x55a0ad2f1b30, L_0x7f097ba41450;
L_0x55a0ad2f1e30 .cmp/eq 32, L_0x55a0ad2f18d0, L_0x7f097ba41498;
L_0x55a0ad2f2340 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba414e0;
L_0x55a0ad2f2430 .cmp/eq 32, L_0x55a0ad2f2340, L_0x7f097ba41528;
L_0x55a0ad2f2640 .part v0x55a0ad2deeb0_0, 0, 6;
L_0x55a0ad2f26e0 .cmp/eq 6, L_0x55a0ad2f2640, L_0x7f097ba41570;
L_0x55a0ad2f2a60 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba415b8;
L_0x55a0ad2f2b50 .cmp/eq 32, L_0x55a0ad2f2a60, L_0x7f097ba41600;
L_0x55a0ad2f2d80 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba41648;
L_0x55a0ad2f2e70 .cmp/eq 32, L_0x55a0ad2f2d80, L_0x7f097ba41690;
L_0x55a0ad2f3240 .concat [ 6 26 0 0], L_0x55a0ad2efce0, L_0x7f097ba416d8;
L_0x55a0ad2f3330 .cmp/eq 32, L_0x55a0ad2f3240, L_0x7f097ba41720;
L_0x55a0ad2f3580 .part v0x55a0ad2deeb0_0, 0, 6;
L_0x55a0ad2f3620 .cmp/eq 6, L_0x55a0ad2f3580, L_0x7f097ba41768;
L_0x55a0ad2f3880 .part v0x55a0ad2deeb0_0, 0, 6;
L_0x55a0ad2f3920 .cmp/eq 6, L_0x55a0ad2f3880, L_0x7f097ba417b0;
L_0x55a0ad2f3cc0 .part L_0x55a0ad2efd80, 3, 2;
L_0x55a0ad2f3db0 .cmp/eq 2, L_0x55a0ad2f3cc0, L_0x7f097ba417f8;
L_0x55a0ad2f4030 .cmp/eq 6, L_0x55a0ad2efd80, L_0x7f097ba41840;
L_0x55a0ad2f4230 .cmp/eq 6, L_0x55a0ad2efd80, L_0x7f097ba41888;
L_0x55a0ad2f4690 .cmp/eq 6, L_0x55a0ad2efd80, L_0x7f097ba418d0;
L_0x55a0ad2f4530 .cmp/eq 6, L_0x55a0ad2efd80, L_0x7f097ba41918;
L_0x55a0ad2f4d70 .functor MUXZ 1, L_0x7f097ba41960, L_0x55a0ad2f1470, L_0x55a0ad2f9800, C4<>;
L_0x55a0ad2f5120 .part v0x55a0ad2deeb0_0, 21, 5;
L_0x55a0ad2f5380 .part v0x55a0ad2deeb0_0, 16, 5;
L_0x55a0ad2f5470 .part v0x55a0ad2deeb0_0, 11, 5;
L_0x55a0ad2f5690 .part v0x55a0ad2deeb0_0, 16, 5;
L_0x55a0ad2f5730 .functor MUXZ 5, L_0x55a0ad2f5690, L_0x55a0ad2f5470, L_0x55a0ad271960, C4<>;
L_0x55a0ad2f5a50 .functor MUXZ 5, L_0x55a0ad2f5730, L_0x7f097ba419a8, L_0x55a0ad2f2170, C4<>;
L_0x55a0ad2f5e30 .arith/sum 32, L_0x55a0ad2f8690, L_0x7f097ba419f0;
L_0x55a0ad2f60e0 .functor MUXZ 32, v0x55a0ad2d1f50_0, v0x55a0ad2deae0_0, L_0x55a0ad2b6310, C4<>;
L_0x55a0ad2f6270 .functor MUXZ 32, L_0x55a0ad2f60e0, v0x55a0ad2d3ac0_0, L_0x55a0ad2f4cb0, C4<>;
L_0x55a0ad2f65b0 .functor MUXZ 32, L_0x55a0ad2f6270, v0x55a0ad2d3270_0, L_0x55a0ad2f4780, C4<>;
L_0x55a0ad2f6740 .functor MUXZ 32, L_0x55a0ad2f65b0, L_0x55a0ad2f5e30, L_0x55a0ad2f5cf0, C4<>;
L_0x55a0ad2f8690 .arith/sum 32, v0x55a0ad2d2b80_0, L_0x7f097ba41b10;
L_0x55a0ad2f8890 .part v0x55a0ad2deeb0_0, 0, 16;
L_0x55a0ad2f8b00 .concat [ 16 2 0 0], L_0x55a0ad2f8890, L_0x7f097ba41b58;
L_0x55a0ad2f8c40 .part L_0x55a0ad2f8b00, 0, 16;
L_0x55a0ad2f8f10 .concat [ 2 16 0 0], L_0x7f097ba41ba0, L_0x55a0ad2f8c40;
L_0x55a0ad2f9050 .part L_0x55a0ad2f8f10, 17, 1;
L_0x55a0ad2f9330 .functor MUXZ 14, L_0x7f097ba41c30, L_0x7f097ba41be8, L_0x55a0ad2f9050, C4<>;
L_0x55a0ad2f94c0 .concat [ 18 14 0 0], L_0x55a0ad2f8f10, L_0x55a0ad2f9330;
S_0x55a0ad2d0c10 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x55a0ad2d08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a0ad2d0fb0_0 .net *"_ivl_10", 15 0, L_0x55a0ad2f7d90;  1 drivers
L_0x7f097ba41ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d10b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f097ba41ac8;  1 drivers
v0x55a0ad2d1190_0 .net *"_ivl_17", 15 0, L_0x55a0ad2f8000;  1 drivers
v0x55a0ad2d1250_0 .net *"_ivl_5", 0 0, L_0x55a0ad2f7670;  1 drivers
v0x55a0ad2d1330_0 .net *"_ivl_6", 15 0, L_0x55a0ad2f7710;  1 drivers
v0x55a0ad2d1460_0 .net *"_ivl_9", 15 0, L_0x55a0ad2f7ae0;  1 drivers
v0x55a0ad2d1540_0 .net "addr_rt", 4 0, L_0x55a0ad2f8330;  1 drivers
v0x55a0ad2d1620_0 .var "b_flag", 0 0;
v0x55a0ad2d16e0_0 .net "funct", 5 0, L_0x55a0ad2f75d0;  1 drivers
v0x55a0ad2d1850_0 .var "hi", 31 0;
v0x55a0ad2d1930_0 .net "instructionword", 31 0, v0x55a0ad2deeb0_0;  alias, 1 drivers
v0x55a0ad2d1a10_0 .var "lo", 31 0;
v0x55a0ad2d1af0_0 .var "memaddroffset", 31 0;
v0x55a0ad2d1bd0_0 .var "multresult", 63 0;
v0x55a0ad2d1cb0_0 .net "op1", 31 0, L_0x55a0ad2f7180;  alias, 1 drivers
v0x55a0ad2d1d90_0 .net "op2", 31 0, L_0x55a0ad2f72d0;  alias, 1 drivers
v0x55a0ad2d1e70_0 .net "opcode", 5 0, L_0x55a0ad2f7530;  1 drivers
v0x55a0ad2d1f50_0 .var "result", 31 0;
v0x55a0ad2d2030_0 .net "shamt", 4 0, L_0x55a0ad2f8230;  1 drivers
v0x55a0ad2d2110_0 .net/s "sign_op1", 31 0, L_0x55a0ad2f7180;  alias, 1 drivers
v0x55a0ad2d21d0_0 .net/s "sign_op2", 31 0, L_0x55a0ad2f72d0;  alias, 1 drivers
v0x55a0ad2d22a0_0 .net "simmediatedata", 31 0, L_0x55a0ad2f7e70;  1 drivers
v0x55a0ad2d2360_0 .net "simmediatedatas", 31 0, L_0x55a0ad2f7e70;  alias, 1 drivers
v0x55a0ad2d2450_0 .net "uimmediatedata", 31 0, L_0x55a0ad2f80f0;  1 drivers
v0x55a0ad2d2510_0 .net "unsign_op1", 31 0, L_0x55a0ad2f7180;  alias, 1 drivers
v0x55a0ad2d25d0_0 .net "unsign_op2", 31 0, L_0x55a0ad2f72d0;  alias, 1 drivers
v0x55a0ad2d26e0_0 .var "unsigned_result", 31 0;
E_0x55a0ad1eb6f0/0 .event anyedge, v0x55a0ad2d1e70_0, v0x55a0ad2d16e0_0, v0x55a0ad2d1d90_0, v0x55a0ad2d2030_0;
E_0x55a0ad1eb6f0/1 .event anyedge, v0x55a0ad2d1cb0_0, v0x55a0ad2d1bd0_0, v0x55a0ad2d1540_0, v0x55a0ad2d22a0_0;
E_0x55a0ad1eb6f0/2 .event anyedge, v0x55a0ad2d2450_0, v0x55a0ad2d26e0_0;
E_0x55a0ad1eb6f0 .event/or E_0x55a0ad1eb6f0/0, E_0x55a0ad1eb6f0/1, E_0x55a0ad1eb6f0/2;
L_0x55a0ad2f7530 .part v0x55a0ad2deeb0_0, 26, 6;
L_0x55a0ad2f75d0 .part v0x55a0ad2deeb0_0, 0, 6;
L_0x55a0ad2f7670 .part v0x55a0ad2deeb0_0, 15, 1;
LS_0x55a0ad2f7710_0_0 .concat [ 1 1 1 1], L_0x55a0ad2f7670, L_0x55a0ad2f7670, L_0x55a0ad2f7670, L_0x55a0ad2f7670;
LS_0x55a0ad2f7710_0_4 .concat [ 1 1 1 1], L_0x55a0ad2f7670, L_0x55a0ad2f7670, L_0x55a0ad2f7670, L_0x55a0ad2f7670;
LS_0x55a0ad2f7710_0_8 .concat [ 1 1 1 1], L_0x55a0ad2f7670, L_0x55a0ad2f7670, L_0x55a0ad2f7670, L_0x55a0ad2f7670;
LS_0x55a0ad2f7710_0_12 .concat [ 1 1 1 1], L_0x55a0ad2f7670, L_0x55a0ad2f7670, L_0x55a0ad2f7670, L_0x55a0ad2f7670;
L_0x55a0ad2f7710 .concat [ 4 4 4 4], LS_0x55a0ad2f7710_0_0, LS_0x55a0ad2f7710_0_4, LS_0x55a0ad2f7710_0_8, LS_0x55a0ad2f7710_0_12;
L_0x55a0ad2f7ae0 .part v0x55a0ad2deeb0_0, 0, 16;
L_0x55a0ad2f7d90 .concat [ 16 0 0 0], L_0x55a0ad2f7ae0;
L_0x55a0ad2f7e70 .concat [ 16 16 0 0], L_0x55a0ad2f7d90, L_0x55a0ad2f7710;
L_0x55a0ad2f8000 .part v0x55a0ad2deeb0_0, 0, 16;
L_0x55a0ad2f80f0 .concat [ 16 16 0 0], L_0x55a0ad2f8000, L_0x7f097ba41ac8;
L_0x55a0ad2f8230 .part v0x55a0ad2deeb0_0, 6, 5;
L_0x55a0ad2f8330 .part v0x55a0ad2deeb0_0, 16, 5;
S_0x55a0ad2d2910 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x55a0ad2d08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55a0ad2d2ac0_0 .net "clk", 0 0, v0x55a0ad2de7c0_0;  alias, 1 drivers
v0x55a0ad2d2b80_0 .var "curr_addr", 31 0;
v0x55a0ad2d2c60_0 .net "enable", 0 0, L_0x55a0ad2f9980;  alias, 1 drivers
v0x55a0ad2d2d00_0 .net "next_addr", 31 0, v0x55a0ad2dd720_0;  1 drivers
v0x55a0ad2d2de0_0 .net "reset", 0 0, v0x55a0ad2df040_0;  alias, 1 drivers
S_0x55a0ad2d2f90 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x55a0ad2d08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a0ad2d31a0_0 .net "clk", 0 0, v0x55a0ad2de7c0_0;  alias, 1 drivers
v0x55a0ad2d3270_0 .var "data", 31 0;
v0x55a0ad2d3330_0 .net "data_in", 31 0, v0x55a0ad2d1850_0;  alias, 1 drivers
v0x55a0ad2d3430_0 .net "data_out", 31 0, v0x55a0ad2d3270_0;  alias, 1 drivers
v0x55a0ad2d34f0_0 .net "enable", 0 0, L_0x55a0ad2f8440;  alias, 1 drivers
v0x55a0ad2d3600_0 .net "reset", 0 0, v0x55a0ad2df040_0;  alias, 1 drivers
S_0x55a0ad2d3750 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x55a0ad2d08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a0ad2d39b0_0 .net "clk", 0 0, v0x55a0ad2de7c0_0;  alias, 1 drivers
v0x55a0ad2d3ac0_0 .var "data", 31 0;
v0x55a0ad2d3ba0_0 .net "data_in", 31 0, v0x55a0ad2d1a10_0;  alias, 1 drivers
v0x55a0ad2d3c70_0 .net "data_out", 31 0, v0x55a0ad2d3ac0_0;  alias, 1 drivers
v0x55a0ad2d3d30_0 .net "enable", 0 0, L_0x55a0ad2f8440;  alias, 1 drivers
v0x55a0ad2d3e20_0 .net "reset", 0 0, v0x55a0ad2df040_0;  alias, 1 drivers
S_0x55a0ad2d3f90 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x55a0ad2d08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55a0ad2f5ed0 .functor BUFZ 32, L_0x55a0ad2f6ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a0ad2f6f40 .functor BUFZ 32, L_0x55a0ad2f6d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a0ad2d4e20_2 .array/port v0x55a0ad2d4e20, 2;
L_0x55a0ad2f7050 .functor BUFZ 32, v0x55a0ad2d4e20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a0ad2d42d0_0 .net *"_ivl_0", 31 0, L_0x55a0ad2f6ae0;  1 drivers
v0x55a0ad2d43d0_0 .net *"_ivl_10", 6 0, L_0x55a0ad2f6e00;  1 drivers
L_0x7f097ba41a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d44b0_0 .net *"_ivl_13", 1 0, L_0x7f097ba41a80;  1 drivers
v0x55a0ad2d4570_0 .net *"_ivl_2", 6 0, L_0x55a0ad2f6b80;  1 drivers
L_0x7f097ba41a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a0ad2d4650_0 .net *"_ivl_5", 1 0, L_0x7f097ba41a38;  1 drivers
v0x55a0ad2d4780_0 .net *"_ivl_8", 31 0, L_0x55a0ad2f6d60;  1 drivers
v0x55a0ad2d4860_0 .net "r_clk", 0 0, v0x55a0ad2de7c0_0;  alias, 1 drivers
v0x55a0ad2d4900_0 .net "r_clk_enable", 0 0, v0x55a0ad2de860_0;  alias, 1 drivers
v0x55a0ad2d49c0_0 .net "read_data1", 31 0, L_0x55a0ad2f5ed0;  alias, 1 drivers
v0x55a0ad2d4aa0_0 .net "read_data2", 31 0, L_0x55a0ad2f6f40;  alias, 1 drivers
v0x55a0ad2d4b80_0 .net "read_reg1", 4 0, L_0x55a0ad2f5120;  alias, 1 drivers
v0x55a0ad2d4c60_0 .net "read_reg2", 4 0, L_0x55a0ad2f5380;  alias, 1 drivers
v0x55a0ad2d4d40_0 .net "register_v0", 31 0, L_0x55a0ad2f7050;  alias, 1 drivers
v0x55a0ad2d4e20 .array "registers", 0 31, 31 0;
v0x55a0ad2d53f0_0 .net "reset", 0 0, v0x55a0ad2df040_0;  alias, 1 drivers
v0x55a0ad2d5490_0 .net "write_control", 0 0, L_0x55a0ad2f5be0;  alias, 1 drivers
v0x55a0ad2d5550_0 .net "write_data", 31 0, L_0x55a0ad2f6740;  alias, 1 drivers
v0x55a0ad2d5740_0 .net "write_reg", 4 0, L_0x55a0ad2f5a50;  alias, 1 drivers
L_0x55a0ad2f6ae0 .array/port v0x55a0ad2d4e20, L_0x55a0ad2f6b80;
L_0x55a0ad2f6b80 .concat [ 5 2 0 0], L_0x55a0ad2f5120, L_0x7f097ba41a38;
L_0x55a0ad2f6d60 .array/port v0x55a0ad2d4e20, L_0x55a0ad2f6e00;
L_0x55a0ad2f6e00 .concat [ 5 2 0 0], L_0x55a0ad2f5380, L_0x7f097ba41a80;
    .scope S_0x55a0ad29c6b0;
T_0 ;
    %wait E_0x55a0ad213fe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %load/vec4 v0x55a0ad2ce170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55a0ad2cda70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %ix/getv 4, v0x55a0ad2ce330_0;
    %shiftl 4;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %ix/getv 4, v0x55a0ad2ce330_0;
    %shiftr 4;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %ix/getv 4, v0x55a0ad2ce330_0;
    %shiftr/s 4;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %pad/s 64;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a0ad2cded0_0, 0, 64;
    %load/vec4 v0x55a0ad2cded0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a0ad2cdb50_0, 0, 32;
    %load/vec4 v0x55a0ad2cded0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a0ad2cdd10_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %pad/u 64;
    %load/vec4 v0x55a0ad2ce870_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a0ad2cded0_0, 0, 64;
    %load/vec4 v0x55a0ad2cded0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a0ad2cdb50_0, 0, 32;
    %load/vec4 v0x55a0ad2cded0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a0ad2cdd10_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %mod/s;
    %store/vec4 v0x55a0ad2cdb50_0, 0, 32;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %div/s;
    %store/vec4 v0x55a0ad2cdd10_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %mod;
    %store/vec4 v0x55a0ad2cdb50_0, 0, 32;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %div;
    %store/vec4 v0x55a0ad2cdd10_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x55a0ad2cdfb0_0;
    %store/vec4 v0x55a0ad2cdb50_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x55a0ad2cdfb0_0;
    %store/vec4 v0x55a0ad2cdd10_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %add;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %add;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %sub;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %and;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %or;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %xor;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %or;
    %inv;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce870_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55a0ad2cd8d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce4d0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce090_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2cd9b0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce630_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce6f0_0;
    %and;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce6f0_0;
    %or;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55a0ad2ce7b0_0;
    %load/vec4 v0x55a0ad2ce6f0_0;
    %xor;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55a0ad2ce6f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a0ad2ce980_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2cddf0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2cddf0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2cddf0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2cddf0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2cddf0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2cddf0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2cddf0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55a0ad2ce410_0;
    %load/vec4 v0x55a0ad2ce570_0;
    %add;
    %store/vec4 v0x55a0ad2cddf0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a0ad2ce980_0;
    %store/vec4 v0x55a0ad2ce250_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55a0ad2aed60;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55a0ad2cf180_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a0ad2cf350_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a0ad2cf410_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a0ad2ced10_0, 0, 16;
    %load/vec4 v0x55a0ad2cf180_0;
    %load/vec4 v0x55a0ad2cf350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2cf410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2ced10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a0ad2cedb0_0, 0, 32;
    %load/vec4 v0x55a0ad2cedb0_0;
    %store/vec4 v0x55a0ad2cee90_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a0ad2cf020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0ad2cf0c0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x55a0ad2cebb0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55a0ad2d3f90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a0ad2d4e20, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55a0ad2d3f90;
T_3 ;
    %wait E_0x55a0ad2112f0;
    %load/vec4 v0x55a0ad2d53f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a0ad2d4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55a0ad2d5490_0;
    %load/vec4 v0x55a0ad2d5740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55a0ad2d5550_0;
    %load/vec4 v0x55a0ad2d5740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0ad2d4e20, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a0ad2d0c10;
T_4 ;
    %wait E_0x55a0ad1eb6f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %load/vec4 v0x55a0ad2d1e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55a0ad2d16e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x55a0ad2d21d0_0;
    %ix/getv 4, v0x55a0ad2d2030_0;
    %shiftl 4;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x55a0ad2d21d0_0;
    %ix/getv 4, v0x55a0ad2d2030_0;
    %shiftr 4;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x55a0ad2d21d0_0;
    %ix/getv 4, v0x55a0ad2d2030_0;
    %shiftr/s 4;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x55a0ad2d21d0_0;
    %load/vec4 v0x55a0ad2d2510_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x55a0ad2d21d0_0;
    %load/vec4 v0x55a0ad2d2510_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x55a0ad2d21d0_0;
    %load/vec4 v0x55a0ad2d2510_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %pad/s 64;
    %load/vec4 v0x55a0ad2d21d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a0ad2d1bd0_0, 0, 64;
    %load/vec4 v0x55a0ad2d1bd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a0ad2d1850_0, 0, 32;
    %load/vec4 v0x55a0ad2d1bd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a0ad2d1a10_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %pad/u 64;
    %load/vec4 v0x55a0ad2d25d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a0ad2d1bd0_0, 0, 64;
    %load/vec4 v0x55a0ad2d1bd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a0ad2d1850_0, 0, 32;
    %load/vec4 v0x55a0ad2d1bd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a0ad2d1a10_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d21d0_0;
    %mod/s;
    %store/vec4 v0x55a0ad2d1850_0, 0, 32;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d21d0_0;
    %div/s;
    %store/vec4 v0x55a0ad2d1a10_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %mod;
    %store/vec4 v0x55a0ad2d1850_0, 0, 32;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %div;
    %store/vec4 v0x55a0ad2d1a10_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x55a0ad2d1cb0_0;
    %store/vec4 v0x55a0ad2d1850_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x55a0ad2d1cb0_0;
    %store/vec4 v0x55a0ad2d1a10_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d21d0_0;
    %add;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %add;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %sub;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %and;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %or;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %xor;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %or;
    %inv;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d21d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d25d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55a0ad2d1540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d21d0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d1d90_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2d1620_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d2360_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d2450_0;
    %and;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d2450_0;
    %or;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55a0ad2d2510_0;
    %load/vec4 v0x55a0ad2d2450_0;
    %xor;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55a0ad2d2450_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a0ad2d26e0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d1af0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d1af0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d1af0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d1af0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d1af0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d1af0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d1af0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55a0ad2d2110_0;
    %load/vec4 v0x55a0ad2d22a0_0;
    %add;
    %store/vec4 v0x55a0ad2d1af0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a0ad2d26e0_0;
    %store/vec4 v0x55a0ad2d1f50_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a0ad2d3750;
T_5 ;
    %wait E_0x55a0ad2112f0;
    %load/vec4 v0x55a0ad2d3e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a0ad2d3ac0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a0ad2d3d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55a0ad2d3ba0_0;
    %assign/vec4 v0x55a0ad2d3ac0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a0ad2d2f90;
T_6 ;
    %wait E_0x55a0ad2112f0;
    %load/vec4 v0x55a0ad2d3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a0ad2d3270_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a0ad2d34f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55a0ad2d3330_0;
    %assign/vec4 v0x55a0ad2d3270_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a0ad2d2910;
T_7 ;
    %wait E_0x55a0ad2112f0;
    %load/vec4 v0x55a0ad2d2de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55a0ad2d2b80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a0ad2d2c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55a0ad2d2d00_0;
    %assign/vec4 v0x55a0ad2d2b80_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a0ad2d08f0;
T_8 ;
    %wait E_0x55a0ad2112f0;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x55a0ad2de180_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55a0ad2dc310_0, v0x55a0ad2db210_0, v0x55a0ad2ddd60_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55a0ad2dda50_0, v0x55a0ad2ddbf0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55a0ad2dd980_0, v0x55a0ad2ddb20_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55a0ad2dde20_0, v0x55a0ad2de2b0_0, v0x55a0ad2ddfe0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55a0ad2dd660_0, v0x55a0ad2de420_0, v0x55a0ad2de380_0, v0x55a0ad2dc770_0, v0x55a0ad2dbfe0_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h, bflag=%h", v0x55a0ad2db930_0, v0x55a0ad2db510_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a0ad2d08f0;
T_9 ;
    %wait E_0x55a0ad212f30;
    %load/vec4 v0x55a0ad2db510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55a0ad2dba20_0;
    %load/vec4 v0x55a0ad2db670_0;
    %add;
    %store/vec4 v0x55a0ad2dd720_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a0ad2dc3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55a0ad2dba20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55a0ad2dc310_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55a0ad2dd720_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55a0ad2dc470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55a0ad2dd980_0;
    %store/vec4 v0x55a0ad2dd720_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55a0ad2dba20_0;
    %store/vec4 v0x55a0ad2dd720_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a0ad2d08f0;
T_10 ;
    %wait E_0x55a0ad2112f0;
    %load/vec4 v0x55a0ad2de180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2db890_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a0ad2db930_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55a0ad2db890_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a0ad29c280;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2de7c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55a0ad2de7c0_0;
    %inv;
    %store/vec4 v0x55a0ad2de7c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55a0ad29c280;
T_12 ;
    %fork t_1, S_0x55a0ad2ae990;
    %jmp t_0;
    .scope S_0x55a0ad2ae990;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2df040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0ad2de860_0, 0, 1;
    %wait E_0x55a0ad2112f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0ad2df040_0, 0, 1;
    %wait E_0x55a0ad2112f0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a0ad2cff70_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a0ad2deae0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55a0ad2d0240_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a0ad2d04e0_0, 0, 5;
    %load/vec4 v0x55a0ad2cff70_0;
    %store/vec4 v0x55a0ad2d0650_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a0ad2d0030_0, 0, 16;
    %load/vec4 v0x55a0ad2d0240_0;
    %load/vec4 v0x55a0ad2d04e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2d0650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2d0030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a0ad2d0110_0, 0, 32;
    %load/vec4 v0x55a0ad2d0110_0;
    %store/vec4 v0x55a0ad2deeb0_0, 0, 32;
    %load/vec4 v0x55a0ad2deae0_0;
    %load/vec4 v0x55a0ad2cff70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55a0ad2deae0_0, 0, 32;
    %wait E_0x55a0ad2112f0;
    %delay 2, 0;
    %load/vec4 v0x55a0ad2debb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x55a0ad2de9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x55a0ad2cff70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a0ad2cff70_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a0ad2cff70_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a0ad2d0240_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x55a0ad2cfe90_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x55a0ad2cff70_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x55a0ad2d0730_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a0ad2d04e0_0, 0, 5;
    %load/vec4 v0x55a0ad2cff70_0;
    %store/vec4 v0x55a0ad2d0650_0, 0, 5;
    %load/vec4 v0x55a0ad2cff70_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55a0ad2d0400_0, 0, 5;
    %load/vec4 v0x55a0ad2d0240_0;
    %load/vec4 v0x55a0ad2d04e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2d0650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2d0400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2d0730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2cfe90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a0ad2d0320_0, 0, 32;
    %load/vec4 v0x55a0ad2d0320_0;
    %store/vec4 v0x55a0ad2deeb0_0, 0, 32;
    %wait E_0x55a0ad2112f0;
    %delay 2, 0;
    %load/vec4 v0x55a0ad2cff70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a0ad2cff70_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a0ad2cff70_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a0ad2d0810_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55a0ad2d0240_0, 0, 6;
    %load/vec4 v0x55a0ad2cff70_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55a0ad2d04e0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a0ad2d0650_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a0ad2d0030_0, 0, 16;
    %load/vec4 v0x55a0ad2d0240_0;
    %load/vec4 v0x55a0ad2d04e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2d0650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0ad2d0030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a0ad2d0110_0, 0, 32;
    %load/vec4 v0x55a0ad2d0110_0;
    %store/vec4 v0x55a0ad2deeb0_0, 0, 32;
    %wait E_0x55a0ad2112f0;
    %delay 2, 0;
    %load/vec4 v0x55a0ad2d0810_0;
    %load/vec4 v0x55a0ad2cff70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55a0ad2d0810_0, 0, 32;
    %load/vec4 v0x55a0ad2d0810_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x55a0ad2cff70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a0ad2cfd90_0, 0, 32;
    %load/vec4 v0x55a0ad2def50_0;
    %load/vec4 v0x55a0ad2cfd90_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55a0ad2cfd90_0, v0x55a0ad2def50_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x55a0ad2cff70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a0ad2cff70_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55a0ad29c280;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/srl_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
