Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 30 11:07:25 2018
| Host         : DESKTOP-3MQQUTJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file divider_fpga_timing_summary_routed.rpt -rpx divider_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : divider_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: but/debounced_button_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_g/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.328        0.000                      0                   33        0.280        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.328        0.000                      0                   33        0.280        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 2.150ns (45.758%)  route 2.549ns (54.242%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_g/count10_carry__4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_g/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_g/count10_carry__5_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.022 r  clk_g/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.022    clk_g/count10_carry__6_n_6
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[30]/C
                         clock pessimism              0.301    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.062    15.350    clk_g/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 2.036ns (44.409%)  route 2.549ns (55.591%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_g/count10_carry__4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.908 r  clk_g/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.908    clk_g/count10_carry__5_n_6
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    clk_g/CLK
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[26]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    clk_g/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 2.055ns (44.639%)  route 2.549ns (55.361%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_g/count10_carry__4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_g/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_g/count10_carry__5_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  clk_g/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.927    clk_g/count10_carry__6_n_5
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[31]/C
                         clock pessimism              0.301    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.062    15.350    clk_g/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 2.015ns (44.153%)  route 2.549ns (55.846%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_g/count10_carry__4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.887 r  clk_g/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.887    clk_g/count10_carry__5_n_4
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    clk_g/CLK
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[28]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    clk_g/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 2.039ns (44.446%)  route 2.549ns (55.554%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_g/count10_carry__4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_g/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_g/count10_carry__5_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.911 r  clk_g/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.911    clk_g/count10_carry__6_n_7
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
                         clock pessimism              0.301    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.062    15.350    clk_g/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.941ns (43.233%)  route 2.549ns (56.767%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_g/count10_carry__4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.813 r  clk_g/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.813    clk_g/count10_carry__5_n_5
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    clk_g/CLK
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[27]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    clk_g/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.925ns (43.030%)  route 2.549ns (56.970%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_g/count10_carry__4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.797 r  clk_g/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.797    clk_g/count10_carry__5_n_7
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    clk_g/CLK
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[25]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    clk_g/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.922ns (42.992%)  route 2.549ns (57.008%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  clk_g/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.794    clk_g/count10_carry__4_n_6
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    clk_g/CLK
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[22]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    clk_g/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.901ns (42.723%)  route 2.549ns (57.277%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.773 r  clk_g/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.773    clk_g/count10_carry__4_n_4
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    clk_g/CLK
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[24]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    clk_g/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.827ns (41.754%)  route 2.549ns (58.246%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_g/count1_reg[29]/Q
                         net (fo=2, routed)           1.120     6.900    clk_g/count1[29]
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  clk_g/count10_carry_i_9/O
                         net (fo=1, routed)           0.433     7.457    clk_g/count10_carry_i_9_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.581 r  clk_g/count10_carry_i_5/O
                         net (fo=6, routed)           0.996     8.576    clk_g/count10_carry_i_5_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.700 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.700    clk_g/count1_0[9]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.232 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_g/count10_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_g/count10_carry__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_g/count10_carry__3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.699 r  clk_g/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.699    clk_g/count10_carry__4_n_5
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    clk_g/CLK
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[23]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    clk_g/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_g/CLK
    SLICE_X4Y85          FDRE                                         r  clk_g/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_g/count1_reg[19]/Q
                         net (fo=2, routed)           0.133     1.792    clk_g/count1[19]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  clk_g/count10_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.903    clk_g/count10_carry__3_n_5
    SLICE_X4Y85          FDRE                                         r  clk_g/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk_g/CLK
    SLICE_X4Y85          FDRE                                         r  clk_g/count1_reg[19]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    clk_g/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_g/CLK
    SLICE_X4Y84          FDRE                                         r  clk_g/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_g/count1_reg[15]/Q
                         net (fo=2, routed)           0.133     1.792    clk_g/count1[15]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  clk_g/count10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.903    clk_g/count10_carry__2_n_5
    SLICE_X4Y84          FDRE                                         r  clk_g/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    clk_g/CLK
    SLICE_X4Y84          FDRE                                         r  clk_g/count1_reg[15]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    clk_g/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_g/CLK
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_g/count1_reg[23]/Q
                         net (fo=2, routed)           0.134     1.793    clk_g/count1[23]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  clk_g/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.904    clk_g/count10_carry__4_n_5
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk_g/CLK
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[23]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    clk_g/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_g/CLK
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_g/count1_reg[27]/Q
                         net (fo=2, routed)           0.134     1.794    clk_g/count1[27]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  clk_g/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.905    clk_g/count10_carry__5_n_5
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    clk_g/CLK
    SLICE_X4Y87          FDRE                                         r  clk_g/count1_reg[27]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    clk_g/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clk_g/count1_reg[31]/Q
                         net (fo=2, routed)           0.134     1.795    clk_g/count1[31]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  clk_g/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.906    clk_g/count10_carry__6_n_5
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_g/CLK
    SLICE_X4Y88          FDRE                                         r  clk_g/count1_reg[31]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    clk_g/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    clk_g/CLK
    SLICE_X4Y81          FDRE                                         r  clk_g/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clk_g/count1_reg[3]/Q
                         net (fo=2, routed)           0.136     1.792    clk_g/count1[3]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  clk_g/count10_carry/O[2]
                         net (fo=1, routed)           0.000     1.903    clk_g/count10_carry_n_5
    SLICE_X4Y81          FDRE                                         r  clk_g/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    clk_g/CLK
    SLICE_X4Y81          FDRE                                         r  clk_g/count1_reg[3]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    clk_g/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_g/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    clk_g/CLK
    SLICE_X5Y83          FDRE                                         r  clk_g/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_g/clk_5KHz_reg/Q
                         net (fo=18, routed)          0.193     1.851    clk_g/history_reg[0]
    SLICE_X5Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.896 r  clk_g/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.896    clk_g/clk_5KHz_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  clk_g/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    clk_g/CLK
    SLICE_X5Y83          FDRE                                         r  clk_g/clk_5KHz_reg/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091     1.608    clk_g/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_g/CLK
    SLICE_X4Y85          FDRE                                         r  clk_g/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_g/count1_reg[19]/Q
                         net (fo=2, routed)           0.133     1.792    clk_g/count1[19]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.936 r  clk_g/count10_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.936    clk_g/count10_carry__3_n_4
    SLICE_X4Y85          FDRE                                         r  clk_g/count1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk_g/CLK
    SLICE_X4Y85          FDRE                                         r  clk_g/count1_reg[20]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    clk_g/count1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_g/CLK
    SLICE_X4Y84          FDRE                                         r  clk_g/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_g/count1_reg[15]/Q
                         net (fo=2, routed)           0.133     1.792    clk_g/count1[15]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.936 r  clk_g/count10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.936    clk_g/count10_carry__2_n_4
    SLICE_X4Y84          FDRE                                         r  clk_g/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    clk_g/CLK
    SLICE_X4Y84          FDRE                                         r  clk_g/count1_reg[16]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    clk_g/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_g/CLK
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_g/count1_reg[23]/Q
                         net (fo=2, routed)           0.134     1.793    clk_g/count1[23]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.937 r  clk_g/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.937    clk_g/count10_carry__4_n_4
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk_g/CLK
    SLICE_X4Y86          FDRE                                         r  clk_g/count1_reg[24]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    clk_g/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y83     clk_g/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y83     clk_g/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     clk_g/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     clk_g/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     clk_g/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     clk_g/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     clk_g/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     clk_g/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     clk_g/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     clk_g/count1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     clk_g/count1_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     clk_g/count1_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     clk_g/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     clk_g/count1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     clk_g/count1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     clk_g/count1_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     clk_g/count1_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clk_g/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clk_g/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clk_g/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clk_g/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     clk_g/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     clk_g/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     clk_g/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     clk_g/count1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     clk_g/count1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     clk_g/count1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     clk_g/count1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     clk_g/count1_reg[9]/C



