// Seed: 1018611847
module module_0 #(
    parameter id_15 = 32'd58
) (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output uwire id_3
    , id_36,
    input supply1 id_4,
    output uwire id_5,
    input tri id_6,
    input wire id_7,
    input supply1 id_8,
    output wor id_9,
    input tri0 id_10,
    output uwire id_11,
    input wand id_12,
    input tri1 id_13,
    output supply1 id_14,
    input supply0 _id_15,
    output supply0 id_16,
    output tri id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri0 id_20,
    input tri0 id_21,
    input supply1 id_22,
    input supply0 id_23,
    output supply1 id_24,
    input tri0 id_25,
    input wire id_26,
    output wire id_27,
    input wor id_28,
    input wand id_29
    , id_37,
    output supply0 id_30,
    output wand id_31,
    input tri id_32,
    output tri1 id_33,
    input supply1 id_34
);
  integer [1 : id_15  ^  -1] id_38;
  logic ["" ==  -1 : -1] id_39, id_40, id_41;
endmodule
module module_1 #(
    parameter id_10 = 32'd99,
    parameter id_5  = 32'd40,
    parameter id_9  = 32'd42
) (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  reg id_4;
  ;
  parameter id_5#(
      .id_6(1'b0),
      .id_7((id_6 & "")),
      .id_8(-1),
      .id_9(id_8[1])
  ) = 1'b0;
  always @(-1) disable _id_10;
  logic [1 : 1] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_9,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2
  );
  always id_4 = -1;
  logic [7:0] id_13;
  assign id_13[id_9] = id_1;
  assign id_0 = id_5;
  assign id_12 = id_7[id_5];
  wire  id_14;
  logic id_15;
  wire  id_16;
  ;
  tri0 id_17 = 1'b0;
  assign id_12 = id_11;
endmodule
