
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102568                       # Number of seconds simulated
sim_ticks                                102568108479                       # Number of ticks simulated
final_tick                               628755093243                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161516                       # Simulator instruction rate (inst/s)
host_op_rate                                   204371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1902919                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377684                       # Number of bytes of host memory used
host_seconds                                 53900.42                       # Real time elapsed on the host
sim_insts                                  8705796662                       # Number of instructions simulated
sim_ops                                   11015666982                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1669120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1047936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       778880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3378176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2833280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1791744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2841856                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15158912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4408832                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4408832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13040                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6085                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        26392                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        22135                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13998                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        22202                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                118429                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34444                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34444                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7595031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16273284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10216977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7593783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32935930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27623401                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17468822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27707014                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147793620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             379377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42984433                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42984433                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42984433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7595031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16273284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10216977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7593783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32935930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27623401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17468822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27707014                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              190778053                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245966688                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22054522                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18362350                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000847                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8489629                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8082148                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2372770                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92997                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191861576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120966171                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22054522                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10454918                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25219535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5565615                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9498944                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11911004                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230126682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204907147     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547072      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1954128      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3094637      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1307074      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1682916      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1951112      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892220      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12790376      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230126682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089665                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491799                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190730864                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10738709                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25099311                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11725                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3546071                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357130                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147854097                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3546071                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190924415                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618016                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9580281                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24917668                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540227                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146942096                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          133                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77591                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205227015                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683353217                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683353217                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33340481                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35685                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18637                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1898973                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13749111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81100                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1635956                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143458535                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137704027                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126839                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17286757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35082721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1428                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230126682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598384                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320195                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171769935     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26619299     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10884829      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6098332      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8262164      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540603      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498365      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347027      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106128      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230126682                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939258     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127914     10.75%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122782     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116009830     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1882947      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12617798      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176405      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137704027                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559848                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189954                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506851528                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160781767                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134120004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138893981                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102043                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2577177                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          661                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99176                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3546071                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470471                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59311                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143494358                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112778                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13749111                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198512                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18638                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          661                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2308965                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135303611                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12414312                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2400415                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19590074                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138645                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175762                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550089                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134120469                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134120004                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80371626                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215870020                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545277                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372315                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20271606                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017985                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226580611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363852                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174427095     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26430246     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9593867      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4784282      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4374728      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836549      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816951      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       866028      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450865      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226580611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367623955                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290535931                       # The number of ROB writes
system.switch_cpus0.timesIdled                2905370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15840006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459667                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459667                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406559                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406559                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608820074                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187418635                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136761223                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus1.numCycles               245966688                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19346639                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15865377                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1897789                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8104770                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7562535                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1988296                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85611                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184790118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109919663                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19346639                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9550831                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24187955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5376136                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10046169                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11383394                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1883694                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222472117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.949957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198284162     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2624552      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3037924      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1669462      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1912874      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1062636      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          719705      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1870517      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11290285      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222472117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078656                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446888                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       183289869                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11574904                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23985038                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       192160                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3430144                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3139837                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17731                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134189637                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        87991                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3430144                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       183584301                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4132029                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6621462                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23893558                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       810621                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134107568                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          188                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        208348                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       374582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    186393239                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    624380803                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    624380803                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159324021                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27069209                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35361                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19813                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2169868                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12812078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6975509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       183850                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1544527                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133910021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126633006                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       179236                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16602911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38265609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4156                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222472117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169103650     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21474058      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11540041      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7976403      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6970888      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3565933      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       868381      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       555950      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416813      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222472117                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          33696     12.35%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116340     42.65%     55.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122744     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105999555     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1977718      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15516      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11714469      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6925748      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126633006                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514838                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             272780                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    476190141                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150549563                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124522397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126905786                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       319967                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2254801                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          794                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1178                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       144695                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7757                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1169                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3430144                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3669966                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       140704                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133945596                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12812078                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6975509                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19821                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1178                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1102374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1062849                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2165223                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124758317                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11001361                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1874685                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  121                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17925609                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17463079                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6924248                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507216                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124524384                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124522397                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74015223                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193811802                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506257                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381892                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93559941                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114786699                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19160350                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1908632                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219041973                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524040                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172147115     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21746441      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9113769      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5479483      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3787706      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2451723      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1269711      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1021634      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2024391      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219041973                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93559941                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114786699                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17388088                       # Number of memory references committed
system.switch_cpus1.commit.loads             10557277                       # Number of loads committed
system.switch_cpus1.commit.membars              15614                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16427926                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103484853                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2335345                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2024391                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           350963994                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271324325                       # The number of ROB writes
system.switch_cpus1.timesIdled                2832439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23494571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93559941                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114786699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93559941                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.628974                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.628974                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380376                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380376                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562790797                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172831857                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125241109                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31270                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               245966688                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19979101                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16346559                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1950995                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8168593                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7855212                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2064895                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88699                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    192416885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             111769798                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19979101                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9920107                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23318132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5331473                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5211700                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11771242                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1952436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224302098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200983966     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1083326      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1722060      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2338037      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2403847      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2034557      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1140297      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1700127      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10895881      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224302098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081227                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454410                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       190437104                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7208735                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23275036                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26479                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3354743                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3289551                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137132948                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1930                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3354743                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190956073                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1411142                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4587508                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22788613                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1204016                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137086676                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        177153                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       517582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    191299654                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    637747495                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    637747495                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165875684                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25423926                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33966                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17658                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3576448                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12818421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6956156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82163                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1674033                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         136932397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34085                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130045051                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17793                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15119793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36209852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224302098                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579776                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270987                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169262695     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22646797     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11459456      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8643931      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6791945      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2745789      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1730659      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       899738      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       121088      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224302098                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          24469     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79135     36.63%     47.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112416     52.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109372620     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1943359      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16304      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11778466      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6934302      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130045051                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528710                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             216020                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    484626011                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152086791                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128100803                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130261071                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       264824                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2042535                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          518                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100789                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3354743                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1120060                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       118051                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    136966619                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7738                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12818421                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6956156                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17662                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         99640                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          518                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1136234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2232028                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128255034                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11084273                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1790015                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18018311                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18224181                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6934038                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521433                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128101011                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128100803                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73527997                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        198123791                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520805                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96694522                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118981543                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17985071                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32885                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1975650                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220947355                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538506                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172122615     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24205282     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9138688      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4359127      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3680277      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2108929      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1835333      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       833079      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2664025      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220947355                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96694522                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118981543                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17631250                       # Number of memory references committed
system.switch_cpus2.commit.loads             10775883                       # Number of loads committed
system.switch_cpus2.commit.membars              16406                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17157160                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107201106                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2450094                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2664025                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355249281                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          277288063                       # The number of ROB writes
system.switch_cpus2.timesIdled                2915029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21664590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96694522                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118981543                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96694522                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543750                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543750                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393120                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393120                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       577245847                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178436126                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127143589                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32856                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus3.numCycles               245966688                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22052823                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18359344                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2000955                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8461241                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8081382                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2373457                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92877                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191836003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120952657                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22052823                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10454839                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25221533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5570456                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       9515615                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          649                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         11910170                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1912504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230125177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.646030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.017584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204903644     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1547807      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1952791      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3094143      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1309109      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1684911      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1949057      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          893135      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12790580      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230125177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089658                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491744                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       190705267                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     10755970                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25101318                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        11838                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3550782                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3358685                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          551                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147865528                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2294                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3550782                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190899036                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         618298                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      9596877                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24919245                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       540935                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146951827                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         78005                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       377289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    205217280                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683402918                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683402918                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171839345                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        33377935                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35571                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18528                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1902244                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13766849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7199465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        80800                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1634018                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         143471300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137690246                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       127513                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17319065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     35229951                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1317                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230125177                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.598328                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.320167                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    171780546     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     26606595     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10885384      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6097780      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8264801      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2538823      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2498367      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1347026      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       105855      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230125177                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         938482     78.82%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        129381     10.87%     89.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122777     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115994704     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1882552      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17042      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12618215      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7177733      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137690246                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559792                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1190640                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008647                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    506823822                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160826725                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134105168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138880886                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       101937                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2597985                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          667                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       102097                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3550782                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         470091                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        59377                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    143507002                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       112555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13766849                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7199465                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18529                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         51860                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          667                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1182330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1125516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2307846                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135290203                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12413212                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2400043                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19590277                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19136388                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7177065                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.550035                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134105582                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134105168                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80361912                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        215869257                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.545217                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372271                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     99972495                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123189449                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20318066                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34379                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2018100                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226574395                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543704                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.363783                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    174438516     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26421579     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9590154      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4779520      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4375705      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1834569      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1817708      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       866063      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2450581      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226574395                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     99972495                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123189449                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18266232                       # Number of memory references committed
system.switch_cpus3.commit.loads             11168864                       # Number of loads committed
system.switch_cpus3.commit.membars              17150                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17856030                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110910610                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2543838                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2450581                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           367630627                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          290565831                       # The number of ROB writes
system.switch_cpus3.timesIdled                2907101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15841511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           99972495                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123189449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     99972495                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.460344                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.460344                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406447                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406447                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       608745198                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      187386849                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136747150                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34350                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus4.numCycles               245966682                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18255222                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16471957                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       954842                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      6890188                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         6525024                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1010376                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        42495                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    193589355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             114807519                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18255222                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      7535400                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             22703856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3000909                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      12837597                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11107800                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       959391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    231153003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.900391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       208449147     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          810412      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1654616      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          702460      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         3772862      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3359590      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          652318      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1360857      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10390741      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    231153003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074218                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466760                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       192271244                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     14167604                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         22620418                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        72034                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2021698                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1602873                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          498                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     134618808                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2737                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2021698                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       192482957                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       12469164                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1005546                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         22498371                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       675262                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     134548133                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         2957                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        308128                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       235424                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         7913                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    157950747                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    633722978                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    633722978                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    140197371                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        17753376                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        15611                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7876                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1634672                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     31753315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     16065478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       147306                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       780692                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         134289233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        15659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        129139994                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        71608                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     10300514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     24683508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    231153003                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558678                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.354017                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    185096513     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     13884112      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11340178      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      4905562      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6179882      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      5940770      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      3372965      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       266496      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       166525      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    231153003                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         326405     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2522942     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        73205      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     81002361     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1128417      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7734      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     30972767     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     16028715     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     129139994                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525030                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            2922552                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022631                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    492427151                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    144608734                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    128043492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     132062546                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       233152                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1215365                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3337                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        98259                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        11395                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2021698                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       12037144                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       194741                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    134304962                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1278                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     31753315                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     16065478                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7877                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        129118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           93                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3337                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       556740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       563238                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1119978                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    128241038                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     30869742                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       898956                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   70                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            46896975                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16804376                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          16027233                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521376                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             128047036                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            128043492                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         69158824                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        136332409                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520573                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507281                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    104060117                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    122287897                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     12031894                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        15588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       975826                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    229131305                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533702                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355893                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    184732355     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     16242671      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      7603747      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      7510948      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2051853      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      8681114      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       650536      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       475958      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1182123      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    229131305                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    104060117                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     122287897                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              46505169                       # Number of memory references committed
system.switch_cpus4.commit.loads             30537950                       # Number of loads committed
system.switch_cpus4.commit.membars               7782                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16148767                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        108743357                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1184502                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1182123                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           362268661                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          270661497                       # The number of ROB writes
system.switch_cpus4.timesIdled                4210615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               14813679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          104060117                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            122287897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    104060117                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.363698                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.363698                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.423066                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.423066                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       634012277                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      148686224                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      160328707                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         15564                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus5.numCycles               245966688                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19036759                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15568881                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1861827                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8075927                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7531997                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1959694                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        82760                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    184924174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             107959271                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19036759                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9491691                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22640650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5384566                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5003518                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         11369409                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1874797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    216050450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.959157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       193409800     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1229022      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1944724      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3080091      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1285878      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1446449      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1521536      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          994451      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11138499      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    216050450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077396                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438918                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       183235322                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6706289                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22570741                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        56460                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3481636                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3120737                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          448                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     131850025                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2928                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3481636                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       183504039                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1744094                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4179493                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         22361552                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       779634                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     131769818                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        22012                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        226106                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       289239                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        38281                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    182938276                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    612978420                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    612978420                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    156398905                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        26539371                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        33628                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18504                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2354602                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12565949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6750387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       204481                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1527468                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         131592631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        33731                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        124647877                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       154594                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     16466425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36637322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3233                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    216050450                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576939                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268985                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    163461862     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21124108      9.78%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11548538      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7861700      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7346443      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2121207      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1640354      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       562242      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       383996      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    216050450                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          28908     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         88003     38.28%     50.86% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       112960     49.14%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    104424858     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1967262      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15122      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11523456      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6717179      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     124647877                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506767                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             229871                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    465730669                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    148094139                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    122657475                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     124877748                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       376719                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2243591                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1382                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       188398                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7754                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3481636                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1124752                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       113504                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    131626494                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        51421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12565949                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6750387                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18497                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         84037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1382                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1089070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1059430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2148500                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    122884579                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10841057                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1763298                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            17556719                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17299984                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6715662                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499598                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             122658280                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            122657475                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         71716508                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        187329035                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498675                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382837                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     91868019                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    112606650                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19020131                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        30498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1901106                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    212568814                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529742                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382839                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    166853443     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     22137801     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8620679      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4644936      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3479371      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1940923      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1196104      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1070496      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2625061      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    212568814                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     91868019                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     112606650                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16884347                       # Number of memory references committed
system.switch_cpus5.commit.loads             10322358                       # Number of loads committed
system.switch_cpus5.commit.membars              15216                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16164178                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        101467027                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2287583                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2625061                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           341569923                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          266735397                       # The number of ROB writes
system.switch_cpus5.timesIdled                2986243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               29916238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           91868019                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            112606650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     91868019                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.677392                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.677392                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373498                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373498                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       554169362                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      170030131                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      122980121                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         30470                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus6.numCycles               245966688                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18067963                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16128289                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1434538                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     11954187                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        11785387                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1081733                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        43067                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    190794283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             102619356                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18067963                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     12867120                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             22867209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        4713530                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4568477                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11541242                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1407961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    221500870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.519018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.759301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198633661     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3485938      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1754613      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3445333      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1105081      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3190108      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          503781      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          820601      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         8561754      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    221500870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073457                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.417208                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       188928678                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6478245                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         22821734                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        18210                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3253999                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1711579                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        16904                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     114778947                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        32092                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3253999                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       189141310                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4096023                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1717172                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         22616481                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       675881                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     114616160                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          167                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         88920                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       519344                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    150190268                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    519412169                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    519412169                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    121824187                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28366077                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        15367                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7775                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1547935                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     20665737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3358664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        21367                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       766173                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         114020154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        15424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        106768882                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        69314                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20558019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     42110378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    221500870                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482025                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.094991                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    174703138     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14702064      6.64%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     15692174      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9096759      4.11%     96.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      4680645      2.11%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1174686      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1391279      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        32491      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        27634      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    221500870                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         178757     57.31%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         72752     23.33%     80.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        60386     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     83723855     78.42%     78.42% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       836299      0.78%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7593      0.01%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     18871074     17.67%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3330061      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     106768882                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.434079                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             311895                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    435419843                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    134593879                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    104067792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     107080777                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        84377                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4191257                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        83043                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3253999                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3310998                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        82468                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    114035667                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         4621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     20665737                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3358664                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7773                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         38102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1749                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          290                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       967131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       554686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1521817                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    105421379                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     18605116                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1347503                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21935006                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16027656                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3329890                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.428600                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             104090995                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            104067792                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         62968479                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        137140456                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.423097                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.459153                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     82914683                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     93337385                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20702454                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        15317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1425503                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    218246871                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.427669                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297528                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    183502800     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     13644722      6.25%     90.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8773371      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2759484      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4583001      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       893903      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       566097      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       518576      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3004917      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    218246871                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     82914683                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      93337385                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              19750101                       # Number of memory references committed
system.switch_cpus6.commit.loads             16474480                       # Number of loads committed
system.switch_cpus6.commit.membars               7642                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          14322554                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         81564879                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1166044                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3004917                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           329281481                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          231336247                       # The number of ROB writes
system.switch_cpus6.timesIdled                4251587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24465818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           82914683                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             93337385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     82914683                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.966503                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.966503                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.337097                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.337097                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       490032744                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      135580751                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      121923670                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         15302                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus7.numCycles               245966688                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19041658                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15571716                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1862177                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8078131                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7535283                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1959780                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        82528                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184962243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             107990349                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19041658                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9495063                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22646091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5386669                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5009224                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11372208                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1875112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    216101345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       193455254     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1229013      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1944279      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3080760      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1286162      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1445983      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1522538      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          996911      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11140445      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    216101345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077416                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439045                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183274865                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6710362                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22576077                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        56727                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3483312                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3122719                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          451                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     131890145                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2931                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3483312                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183543252                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1740742                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4186098                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22367670                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       780269                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     131810398                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        21048                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        226112                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       289439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        38469                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    182990176                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    613165879                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    613165879                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    156434529                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26555626                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33684                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18556                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2355064                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12569219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6753325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       204515                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1534556                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         131633067                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33780                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        124683919                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       155402                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16479146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36670186                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3273                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    216101345                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576970                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269021                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    163499054     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21128141      9.78%     85.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11549935      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7868098      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7347660      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2120734      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1641384      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       561712      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       384627      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    216101345                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          29068     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         88691     38.42%     51.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       113105     48.99%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    104454511     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1967582      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15125      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11527335      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6719366      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     124683919                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.506914                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             230864                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001852                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465855449                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    148147365                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    122692772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     124914783                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       374829                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2244526                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1399                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       189857                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7789                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3483312                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1124400                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       113376                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    131666978                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        47750                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12569219                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6753325                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18544                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         84040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1399                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1090322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1058941                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2149263                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    122920054                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10842653                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1763865                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17560325                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17305578                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6717672                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499743                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             122693680                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            122692772                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71734454                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        187381352                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498819                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382826                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     91888964                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    112632248                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19035170                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30507                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1901514                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    212618033                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529740                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.382837                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    166892006     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22143148     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8622861      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4645858      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3479965      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1941755      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1195307      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1071737      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2625396      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    212618033                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     91888964                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     112632248                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16888158                       # Number of memory references committed
system.switch_cpus7.commit.loads             10324690                       # Number of loads committed
system.switch_cpus7.commit.membars              15220                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16167833                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        101490086                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2288091                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2625396                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341659444                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          266818353                       # The number of ROB writes
system.switch_cpus7.timesIdled                2986488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               29865343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           91888964                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            112632248                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     91888964                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.676782                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.676782                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373583                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373583                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       554324221                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      170077280                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      123014209                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30480                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.177426                       # Cycle average of tags in use
system.l20.total_refs                          287209                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.116397                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.102857                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.465032                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.772475                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1744.837062                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004508                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539739                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425986                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29082                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29084                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9249                       # number of Writeback hits
system.l20.Writeback_hits::total                 9249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29288                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29288                       # number of overall hits
system.l20.overall_hits::total                  29290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2778964608                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2829638714                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2778964608                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2829638714                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2778964608                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2829638714                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35168                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35207                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35374                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35413                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35374                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35413                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173055                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.173914                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172047                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.172903                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172047                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.172903                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 456615.939533                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 462132.731341                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 456615.939533                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 462132.731341                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 456615.939533                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 462132.731341                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2341744796                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2389762055                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2341744796                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2389762055                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2341744796                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2389762055                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173055                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.173914                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172047                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.172903                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172047                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.172903                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 384775.681236                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 390292.675976                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 384775.681236                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 390292.675976                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 384775.681236                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 390292.675976                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13078                       # number of replacements
system.l21.tagsinuse                      4095.456723                       # Cycle average of tags in use
system.l21.total_refs                          401175                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17172                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.362159                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           86.122192                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.880979                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2736.711213                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1263.742339                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021026                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.668142                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.308531                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999867                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        39229                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39230                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22210                       # number of Writeback hits
system.l21.Writeback_hits::total                22210                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          147                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        39376                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39377                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        39376                       # number of overall hits
system.l21.overall_hits::total                  39377                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13031                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13068                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            9                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13040                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13077                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13040                       # number of overall misses
system.l21.overall_misses::total                13077                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31086958                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6633097052                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6664184010                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      4883930                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      4883930                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31086958                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6637980982                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6669067940                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31086958                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6637980982                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6669067940                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52260                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52298                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22210                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22210                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          156                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              156                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52416                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52454                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52416                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52454                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.249349                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249876                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.057692                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.057692                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.248779                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249304                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.248779                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249304                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 840188.054054                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 509024.407336                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 509962.045455                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 542658.888889                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 542658.888889                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 840188.054054                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 509047.621319                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 509984.548444                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 840188.054054                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 509047.621319                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 509984.548444                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7926                       # number of writebacks
system.l21.writebacks::total                     7926                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13031                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13068                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            9                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13040                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13077                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13040                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13077                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     28417618                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5696193441                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5724611059                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      4235845                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      4235845                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     28417618                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5700429286                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5728846904                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     28417618                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5700429286                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5728846904                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249349                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249876                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.057692                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.057692                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.248779                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249304                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.248779                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249304                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 768043.729730                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 437126.348016                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 438063.288874                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 470649.444444                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 470649.444444                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 768043.729730                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 437149.485123                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 438085.715684                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 768043.729730                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 437149.485123                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 438085.715684                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8231                       # number of replacements
system.l22.tagsinuse                      4095.363378                       # Cycle average of tags in use
system.l22.total_refs                          302009                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12327                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.499797                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.596451                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.951692                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2461.199961                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1541.615274                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003406                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.600879                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.376371                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31245                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31247                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9698                       # number of Writeback hits
system.l22.Writeback_hits::total                 9698                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          149                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  149                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31394                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31396                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31394                       # number of overall hits
system.l22.overall_hits::total                  31396                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8187                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8230                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8187                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8230                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8187                       # number of overall misses
system.l22.overall_misses::total                 8230                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     37678804                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3678863181                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3716541985                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     37678804                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3678863181                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3716541985                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     37678804                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3678863181                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3716541985                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39432                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39477                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9698                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9698                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          149                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              149                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39581                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39626                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39581                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39626                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207623                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.208476                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206842                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.207692                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206842                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.207692                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449354.242213                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451584.688335                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449354.242213                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451584.688335                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449354.242213                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451584.688335                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4328                       # number of writebacks
system.l22.writebacks::total                     4328                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8187                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8230                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8187                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8230                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8187                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8230                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3090847736                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3125439140                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3090847736                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3125439140                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3090847736                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3125439140                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.207623                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.208476                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206842                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.207692                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206842                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.207692                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 377531.175766                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 379761.742406                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 377531.175766                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 379761.742406                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 377531.175766                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 379761.742406                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6124                       # number of replacements
system.l23.tagsinuse                      4095.195030                       # Cycle average of tags in use
system.l23.total_refs                          287159                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10216                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.108751                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          121.116089                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    19.796012                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2210.527577                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1743.755351                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029569                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004833                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.539680                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.425722                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999803                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        29056                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29058                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9225                       # number of Writeback hits
system.l23.Writeback_hits::total                 9225                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          203                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        29259                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29261                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        29259                       # number of overall hits
system.l23.overall_hits::total                  29261                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6085                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6124                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6085                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6124                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6085                       # number of overall misses
system.l23.overall_misses::total                 6124                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     55711060                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2791438682                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2847149742                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     55711060                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2791438682                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2847149742                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     55711060                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2791438682                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2847149742                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35141                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35182                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9225                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9225                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          203                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35344                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35385                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35344                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35385                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.173160                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.174066                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.172165                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.173068                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.172165                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.173068                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1428488.717949                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 458740.950205                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 464916.678968                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1428488.717949                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 458740.950205                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 464916.678968                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1428488.717949                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 458740.950205                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 464916.678968                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3584                       # number of writebacks
system.l23.writebacks::total                     3584                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6085                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6124                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6085                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6124                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6085                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6124                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     52910360                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2354250102                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2407160462                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     52910360                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2354250102                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2407160462                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     52910360                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2354250102                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2407160462                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.173160                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.174066                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.172165                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.173068                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.172165                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.173068                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1356675.897436                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 386894.018406                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 393069.964402                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1356675.897436                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 386894.018406                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 393069.964402                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1356675.897436                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 386894.018406                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 393069.964402                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         26429                       # number of replacements
system.l24.tagsinuse                      4095.912278                       # Cycle average of tags in use
system.l24.total_refs                          386027                       # Total number of references to valid blocks.
system.l24.sampled_refs                         30525                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.646257                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.183394                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     4.449714                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3312.170604                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           769.108565                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001086                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.808635                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.187771                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        48683                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  48684                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           19962                       # number of Writeback hits
system.l24.Writeback_hits::total                19962                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           73                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        48756                       # number of demand (read+write) hits
system.l24.demand_hits::total                   48757                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        48756                       # number of overall hits
system.l24.overall_hits::total                  48757                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        26392                       # number of ReadReq misses
system.l24.ReadReq_misses::total                26429                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        26392                       # number of demand (read+write) misses
system.l24.demand_misses::total                 26429                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        26392                       # number of overall misses
system.l24.overall_misses::total                26429                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     34590353                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  13953608465                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    13988198818                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     34590353                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  13953608465                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     13988198818                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     34590353                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  13953608465                       # number of overall miss cycles
system.l24.overall_miss_latency::total    13988198818                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        75075                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              75113                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        19962                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            19962                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           73                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        75148                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               75186                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        75148                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              75186                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.351542                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.351857                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.351200                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.351515                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.351200                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.351515                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 934874.405405                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 528705.989125                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 529274.615687                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 934874.405405                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 528705.989125                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 529274.615687                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 934874.405405                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 528705.989125                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 529274.615687                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4861                       # number of writebacks
system.l24.writebacks::total                     4861                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        26392                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           26429                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        26392                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            26429                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        26392                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           26429                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     31932166                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  12057922816                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  12089854982                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     31932166                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  12057922816                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  12089854982                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     31932166                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  12057922816                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  12089854982                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.351542                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.351857                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.351200                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.351515                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.351200                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.351515                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 863031.513514                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 456877.948469                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 457446.554240                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 863031.513514                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 456877.948469                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 457446.554240                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 863031.513514                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 456877.948469                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 457446.554240                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         22175                       # number of replacements
system.l25.tagsinuse                      4095.575764                       # Cycle average of tags in use
system.l25.total_refs                          377118                       # Total number of references to valid blocks.
system.l25.sampled_refs                         26271                       # Sample count of references to valid blocks.
system.l25.avg_refs                         14.354916                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.277793                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    11.316890                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2594.315512                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1452.665570                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002763                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.633378                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.354655                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        44654                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  44655                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           13571                       # number of Writeback hits
system.l25.Writeback_hits::total                13571                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          123                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        44777                       # number of demand (read+write) hits
system.l25.demand_hits::total                   44778                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        44777                       # number of overall hits
system.l25.overall_hits::total                  44778                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        22134                       # number of ReadReq misses
system.l25.ReadReq_misses::total                22171                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        22135                       # number of demand (read+write) misses
system.l25.demand_misses::total                 22172                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        22135                       # number of overall misses
system.l25.overall_misses::total                22172                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     29357376                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  11357916869                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    11387274245                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       356390                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       356390                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     29357376                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  11358273259                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     11387630635                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     29357376                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  11358273259                       # number of overall miss cycles
system.l25.overall_miss_latency::total    11387630635                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        66788                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              66826                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        13571                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            13571                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          124                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        66912                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               66950                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        66912                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              66950                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.331407                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.331772                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.008065                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.330808                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.331173                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.330808                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.331173                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 793442.594595                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513143.438556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 513611.214875                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       356390                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       356390                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 793442.594595                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513136.356856                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 513604.123895                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 793442.594595                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513136.356856                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 513604.123895                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4026                       # number of writebacks
system.l25.writebacks::total                     4026                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        22134                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           22171                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        22135                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            22172                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        22135                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           22172                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     26700776                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   9768120732                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   9794821508                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       284590                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       284590                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     26700776                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   9768405322                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   9795106098                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     26700776                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   9768405322                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   9795106098                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.331407                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.331772                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.330808                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.331173                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.330808                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.331173                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 721642.594595                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 441317.463269                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 441785.282937                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       284590                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       284590                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 721642.594595                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 441310.382742                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 441778.193126                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 721642.594595                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 441310.382742                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 441778.193126                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         14032                       # number of replacements
system.l26.tagsinuse                      4095.815856                       # Cycle average of tags in use
system.l26.total_refs                          219482                       # Total number of references to valid blocks.
system.l26.sampled_refs                         18128                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.107348                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           52.308579                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.003725                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2926.532609                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1109.970942                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.012771                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001710                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.714486                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.270989                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        37977                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  37978                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            6604                       # number of Writeback hits
system.l26.Writeback_hits::total                 6604                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           67                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   67                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        38044                       # number of demand (read+write) hits
system.l26.demand_hits::total                   38045                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        38044                       # number of overall hits
system.l26.overall_hits::total                  38045                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13998                       # number of ReadReq misses
system.l26.ReadReq_misses::total                14032                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13998                       # number of demand (read+write) misses
system.l26.demand_misses::total                 14032                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13998                       # number of overall misses
system.l26.overall_misses::total                14032                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     27773770                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6317289847                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6345063617                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     27773770                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6317289847                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6345063617                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     27773770                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6317289847                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6345063617                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        51975                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              52010                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         6604                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             6604                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           67                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               67                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        52042                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               52077                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        52042                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              52077                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.269322                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.269794                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.268975                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.269447                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.268975                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.269447                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 816875.588235                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 451299.460423                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 452185.263469                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 816875.588235                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 451299.460423                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 452185.263469                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 816875.588235                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 451299.460423                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 452185.263469                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                2103                       # number of writebacks
system.l26.writebacks::total                     2103                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13998                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           14032                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13998                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            14032                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13998                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           14032                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     25331817                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5311319657                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5336651474                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     25331817                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5311319657                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5336651474                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     25331817                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5311319657                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5336651474                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.269322                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.269794                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.268975                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.269447                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.268975                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.269447                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 745053.441176                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 379434.180383                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 380320.087942                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 745053.441176                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 379434.180383                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 380320.087942                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 745053.441176                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 379434.180383                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 380320.087942                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         22245                       # number of replacements
system.l27.tagsinuse                      4095.575309                       # Cycle average of tags in use
system.l27.total_refs                          377012                       # Total number of references to valid blocks.
system.l27.sampled_refs                         26341                       # Sample count of references to valid blocks.
system.l27.avg_refs                         14.312744                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.276818                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.974057                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2591.269169                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1455.055266                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002923                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.632634                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.355238                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        44606                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  44607                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           13513                       # number of Writeback hits
system.l27.Writeback_hits::total                13513                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          123                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        44729                       # number of demand (read+write) hits
system.l27.demand_hits::total                   44730                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        44729                       # number of overall hits
system.l27.overall_hits::total                  44730                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        22201                       # number of ReadReq misses
system.l27.ReadReq_misses::total                22241                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        22202                       # number of demand (read+write) misses
system.l27.demand_misses::total                 22242                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        22202                       # number of overall misses
system.l27.overall_misses::total                22242                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     44276880                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  11334894808                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    11379171688                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       773254                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       773254                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     44276880                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  11335668062                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     11379944942                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     44276880                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  11335668062                       # number of overall miss cycles
system.l27.overall_miss_latency::total    11379944942                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        66807                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              66848                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        13513                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            13513                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          124                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        66931                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               66972                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        66931                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              66972                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.332315                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.332710                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.008065                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.331715                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.332109                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.331715                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.332109                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst      1106922                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 510557.849106                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 511630.398273                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       773254                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       773254                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst      1106922                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 510569.681200                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 511642.160867                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst      1106922                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 510569.681200                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 511642.160867                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4032                       # number of writebacks
system.l27.writebacks::total                     4032                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        22201                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           22241                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        22202                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            22242                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        22202                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           22242                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     41404322                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   9740485442                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   9781889764                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       701454                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       701454                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     41404322                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   9741186896                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   9782591218                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     41404322                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   9741186896                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   9782591218                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.332315                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.332710                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.331715                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.332109                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.331715                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.332109                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1035108.050000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 438740.842394                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 439813.397059                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       701454                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       701454                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1035108.050000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 438752.675254                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 439825.160417                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1035108.050000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 438752.675254                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 439825.160417                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581979                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011919045                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048419.119433                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581979                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11910945                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11910945                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11910945                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11910945                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11910945                       # number of overall hits
system.cpu0.icache.overall_hits::total       11910945                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11911004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11911004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11911004                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11911004                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11911004                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11911004                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35374                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163369868                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35630                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4585.177322                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474761                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525239                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912011                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087989                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9505414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9505414                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18362                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16567930                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16567930                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16567930                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16567930                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90877                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90877                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92980                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92980                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92980                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92980                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12433656361                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12433656361                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    134987467                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    134987467                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12568643828                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12568643828                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12568643828                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12568643828                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16660910                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16660910                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16660910                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16660910                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009470                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136818.516907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136818.516907                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64188.048978                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64188.048978                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 135175.777888                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 135175.777888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 135175.777888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 135175.777888                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8549                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         8549                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9249                       # number of writebacks
system.cpu0.dcache.writebacks::total             9249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55709                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57606                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57606                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35168                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35168                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35374                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35374                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4722274693                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4722274693                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15059600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15059600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4737334293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4737334293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4737334293                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4737334293                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002123                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002123                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134277.601598                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134277.601598                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73104.854369                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73104.854369                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133921.362950                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133921.362950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133921.362950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133921.362950                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.808528                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009603091                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941544.405769                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.808528                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058988                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831424                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11383346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11383346                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11383346                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11383346                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11383346                       # number of overall hits
system.cpu1.icache.overall_hits::total       11383346                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     35372760                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35372760                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     35372760                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35372760                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     35372760                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35372760                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11383394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11383394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11383394                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11383394                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11383394                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11383394                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 736932.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 736932.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 736932.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 736932.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 736932.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 736932.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31494348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31494348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31494348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31494348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31494348                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31494348                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 828798.631579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 828798.631579                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 828798.631579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 828798.631579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 828798.631579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 828798.631579                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52416                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171360278                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52672                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3253.346712                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.583613                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.416387                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912436                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087564                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8029212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8029212                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6792125                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6792125                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16928                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16928                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15635                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15635                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14821337                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14821337                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14821337                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14821337                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179619                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179619                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5190                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5190                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184809                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184809                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  42338594093                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42338594093                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2040532210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2040532210                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44379126303                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44379126303                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44379126303                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44379126303                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8208831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8208831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6797315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6797315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15006146                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15006146                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15006146                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15006146                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021881                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021881                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000764                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000764                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012316                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012316                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012316                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012316                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 235713.338194                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 235713.338194                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 393166.129094                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 393166.129094                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240135.092463                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240135.092463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240135.092463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240135.092463                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     13377702                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             71                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 188418.338028                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22210                       # number of writebacks
system.cpu1.dcache.writebacks::total            22210                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       127359                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       127359                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5034                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5034                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       132393                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       132393                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       132393                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       132393                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52260                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52260                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52416                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52416                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9317345486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9317345486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     14532510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     14532510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9331877996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9331877996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9331877996                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9331877996                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003493                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003493                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003493                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003493                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178288.279487                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 178288.279487                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 93157.115385                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93157.115385                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 178034.912927                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 178034.912927                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 178034.912927                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 178034.912927                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.958314                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008683650                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939776.250000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.958314                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.070446                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831664                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11771179                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11771179                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11771179                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11771179                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11771179                       # number of overall hits
system.cpu2.icache.overall_hits::total       11771179                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total           62                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45578946                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45578946                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45578946                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45578946                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45578946                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45578946                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11771241                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11771241                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11771241                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11771241                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11771241                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11771241                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 735144.290323                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 735144.290323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 735144.290323                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       119102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       119102                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38168302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38168302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38168302                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 848184.488889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39581                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165586653                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39837                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4156.604488                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.540243                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.459757                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912267                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087733                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8104171                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8104171                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6822927                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6822927                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17529                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17529                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16428                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16428                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14927098                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14927098                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14927098                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14927098                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       126884                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       126884                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          882                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          882                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127766                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127766                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127766                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23453018385                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23453018385                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     74278942                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     74278942                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23527297327                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23527297327                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23527297327                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23527297327                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8231055                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8231055                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6823809                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6823809                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16428                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16428                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15054864                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15054864                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15054864                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15054864                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015415                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015415                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008487                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008487                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008487                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008487                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184838.264754                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184838.264754                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84216.487528                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84216.487528                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 184143.647974                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 184143.647974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 184143.647974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 184143.647974                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9698                       # number of writebacks
system.cpu2.dcache.writebacks::total             9698                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87452                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87452                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          733                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          733                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        88185                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        88185                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        88185                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        88185                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39432                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39432                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39581                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39581                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39581                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39581                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5783128664                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5783128664                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9603541                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9603541                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5792732205                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5792732205                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5792732205                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5792732205                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146660.799959                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146660.799959                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64453.295302                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64453.295302                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 146351.335363                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 146351.335363                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 146351.335363                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 146351.335363                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.332216                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1011918208                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2040157.677419                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.332216                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064635                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793802                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11910108                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11910108                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11910108                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11910108                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11910108                       # number of overall hits
system.cpu3.icache.overall_hits::total       11910108                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total           61                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     88932999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     88932999                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     88932999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     88932999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     88932999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     88932999                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11910169                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11910169                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11910169                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11910169                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11910169                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11910169                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1457918.016393                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1457918.016393                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1457918.016393                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1457918.016393                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1457918.016393                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1457918.016393                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       528436                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       264218                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     56167592                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     56167592                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     56167592                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     56167592                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     56167592                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     56167592                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1369941.268293                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1369941.268293                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1369941.268293                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1369941.268293                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1369941.268293                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1369941.268293                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35344                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163367752                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35600                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4588.981798                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.475315                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.524685                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912013                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087987                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9505331                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9505331                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7060598                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7060598                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18253                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18253                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17175                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17175                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16565929                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16565929                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16565929                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16565929                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        90815                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        90815                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2067                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        92882                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         92882                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        92882                       # number of overall misses
system.cpu3.dcache.overall_misses::total        92882                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  12444838188                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12444838188                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    132862345                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    132862345                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  12577700533                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12577700533                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  12577700533                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12577700533                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9596146                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9596146                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7062665                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7062665                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17175                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17175                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16658811                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16658811                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16658811                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16658811                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009464                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009464                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000293                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005576                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005576                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137035.051346                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137035.051346                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64277.864054                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64277.864054                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 135415.909789                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135415.909789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 135415.909789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135415.909789                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9225                       # number of writebacks
system.cpu3.dcache.writebacks::total             9225                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55674                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55674                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1864                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1864                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        57538                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        57538                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        57538                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        57538                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35141                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          203                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35344                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35344                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35344                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35344                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4732788634                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4732788634                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14797450                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14797450                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4747586084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4747586084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4747586084                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4747586084                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003662                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003662                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002122                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002122                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134679.964543                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 134679.964543                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72893.842365                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72893.842365                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 134325.092915                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 134325.092915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 134325.092915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 134325.092915                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               578.016517                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1038823065                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1787991.506024                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.979308                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.037209                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.057659                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868649                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.926309                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11107744                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11107744                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11107744                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11107744                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11107744                       # number of overall hits
system.cpu4.icache.overall_hits::total       11107744                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48142587                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48142587                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48142587                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48142587                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48142587                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48142587                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11107800                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11107800                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11107800                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11107800                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11107800                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11107800                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 859689.053571                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 859689.053571                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 859689.053571                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 859689.053571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 859689.053571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 859689.053571                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           18                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           18                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     34980692                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     34980692                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     34980692                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     34980692                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     34980692                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     34980692                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 920544.526316                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 920544.526316                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 920544.526316                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 920544.526316                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 920544.526316                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 920544.526316                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 75148                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               445828664                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 75404                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5912.533340                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.904257                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.095743                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437126                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562874                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     29126724                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       29126724                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     15951176                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      15951176                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7792                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7792                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7782                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7782                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     45077900                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        45077900                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     45077900                       # number of overall hits
system.cpu4.dcache.overall_hits::total       45077900                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       270787                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       270787                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          255                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       271042                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        271042                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       271042                       # number of overall misses
system.cpu4.dcache.overall_misses::total       271042                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  68141172264                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  68141172264                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     24029116                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     24029116                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  68165201380                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  68165201380                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  68165201380                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  68165201380                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     29397511                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     29397511                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     15951431                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     15951431                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7782                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7782                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     45348942                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     45348942                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     45348942                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     45348942                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009211                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005977                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005977                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005977                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005977                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 251641.224520                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 251641.224520                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 94231.827451                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 94231.827451                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 251493.131618                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 251493.131618                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 251493.131618                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 251493.131618                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        19962                       # number of writebacks
system.cpu4.dcache.writebacks::total            19962                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       195712                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       195712                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          182                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       195894                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       195894                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       195894                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       195894                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        75075                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        75075                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           73                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        75148                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        75148                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        75148                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        75148                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  17502446413                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  17502446413                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5078127                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5078127                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  17507524540                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  17507524540                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  17507524540                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  17507524540                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001657                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001657                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 233132.819354                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 233132.819354                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69563.383562                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69563.383562                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232973.925321                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232973.925321                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232973.925321                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232973.925321                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               526.860260                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1014037031                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1920524.679924                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.860260                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059071                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.844327                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11369350                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11369350                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11369350                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11369350                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11369350                       # number of overall hits
system.cpu5.icache.overall_hits::total       11369350                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           59                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           59                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           59                       # number of overall misses
system.cpu5.icache.overall_misses::total           59                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     52937566                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     52937566                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     52937566                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     52937566                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     52937566                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     52937566                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11369409                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11369409                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11369409                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11369409                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11369409                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11369409                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 897246.881356                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 897246.881356                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 897246.881356                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 897246.881356                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 897246.881356                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 897246.881356                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           21                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           21                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           21                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     29729970                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     29729970                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     29729970                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     29729970                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     29729970                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     29729970                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 782367.631579                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 782367.631579                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 782367.631579                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 782367.631579                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 782367.631579                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 782367.631579                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 66912                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               179831635                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 67168                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2677.340921                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.088589                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.911411                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914409                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085591                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7882222                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7882222                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6530457                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6530457                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18313                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18313                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15235                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15235                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14412679                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14412679                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14412679                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14412679                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       171961                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       171961                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          752                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          752                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       172713                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        172713                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       172713                       # number of overall misses
system.cpu5.dcache.overall_misses::total       172713                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  39173712080                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  39173712080                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     65780886                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     65780886                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  39239492966                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  39239492966                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  39239492966                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  39239492966                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8054183                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8054183                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6531209                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6531209                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15235                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15235                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     14585392                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14585392                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     14585392                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14585392                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021351                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021351                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011842                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011842                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011842                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011842                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227805.793639                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227805.793639                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87474.582447                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87474.582447                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 227194.785372                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 227194.785372                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 227194.785372                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 227194.785372                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13571                       # number of writebacks
system.cpu5.dcache.writebacks::total            13571                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       105173                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       105173                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          628                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          628                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       105801                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       105801                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       105801                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       105801                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        66788                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        66788                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          124                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        66912                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        66912                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        66912                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        66912                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  14475014026                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  14475014026                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8356184                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8356184                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  14483370210                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  14483370210                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  14483370210                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  14483370210                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004588                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004588                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 216730.760406                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 216730.760406                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67388.580645                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67388.580645                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216454.002421                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216454.002421                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216454.002421                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216454.002421                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               559.065540                       # Cycle average of tags in use
system.cpu6.icache.total_refs               928268642                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1651723.562278                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.943219                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.122321                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054396                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841542                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.895938                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11541197                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11541197                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11541197                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11541197                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11541197                       # number of overall hits
system.cpu6.icache.overall_hits::total       11541197                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     35477654                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     35477654                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     35477654                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     35477654                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     35477654                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     35477654                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11541242                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11541242                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11541242                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11541242                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11541242                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11541242                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 788392.311111                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 788392.311111                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 788392.311111                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 788392.311111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 788392.311111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 788392.311111                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     28158483                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     28158483                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     28158483                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     28158483                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     28158483                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     28158483                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 804528.085714                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 804528.085714                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 804528.085714                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 804528.085714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 804528.085714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 804528.085714                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 52042                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               222948888                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 52298                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4263.048071                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.741115                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.258885                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.791957                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.208043                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     16995357                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       16995357                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3259830                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3259830                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7703                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7703                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7651                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7651                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     20255187                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        20255187                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     20255187                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20255187                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       179171                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       179171                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          320                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          320                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       179491                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        179491                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       179491                       # number of overall misses
system.cpu6.dcache.overall_misses::total       179491                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  42498345449                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  42498345449                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     27418204                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     27418204                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  42525763653                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  42525763653                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  42525763653                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  42525763653                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     17174528                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     17174528                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3260150                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3260150                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7651                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7651                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     20434678                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20434678                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     20434678                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20434678                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010432                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010432                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000098                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008784                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008784                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008784                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008784                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 237194.330829                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 237194.330829                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85681.887500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85681.887500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 236924.211537                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 236924.211537                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 236924.211537                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 236924.211537                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         6604                       # number of writebacks
system.cpu6.dcache.writebacks::total             6604                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       127196                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       127196                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          253                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127449                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127449                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127449                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127449                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        51975                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        51975                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           67                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        52042                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        52042                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        52042                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        52042                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8922076188                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8922076188                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4355326                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4355326                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8926431514                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8926431514                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8926431514                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8926431514                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002547                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002547                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 171660.917518                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 171660.917518                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65004.865672                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65004.865672                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 171523.606203                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 171523.606203                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 171523.606203                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 171523.606203                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               528.804885                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014039825                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1909679.519774                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.723987                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.080898                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063660                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783783                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.847444                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11372144                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11372144                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11372144                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11372144                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11372144                       # number of overall hits
system.cpu7.icache.overall_hits::total       11372144                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           64                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           64                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           64                       # number of overall misses
system.cpu7.icache.overall_misses::total           64                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     68454547                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     68454547                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     68454547                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     68454547                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     68454547                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     68454547                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11372208                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11372208                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11372208                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11372208                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11372208                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11372208                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1069602.296875                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1069602.296875                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1069602.296875                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1069602.296875                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1069602.296875                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1069602.296875                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           23                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           23                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     44683840                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     44683840                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     44683840                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     44683840                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     44683840                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     44683840                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1089849.756098                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1089849.756098                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1089849.756098                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1089849.756098                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1089849.756098                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1089849.756098                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 66931                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               179836197                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 67187                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2676.651689                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.069056                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.930944                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914332                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085668                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7885266                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7885266                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6531933                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6531933                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18350                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18350                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15240                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15240                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14417199                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14417199                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14417199                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14417199                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       171789                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       171789                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          747                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          747                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       172536                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        172536                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       172536                       # number of overall misses
system.cpu7.dcache.overall_misses::total       172536                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  39045834356                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  39045834356                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68783087                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68783087                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  39114617443                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  39114617443                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  39114617443                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  39114617443                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8057055                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8057055                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6532680                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6532680                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15240                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15240                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14589735                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14589735                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14589735                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14589735                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021322                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021322                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011826                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011826                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011826                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011826                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 227289.490922                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 227289.490922                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 92079.099063                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 92079.099063                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 226704.093308                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 226704.093308                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 226704.093308                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 226704.093308                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13513                       # number of writebacks
system.cpu7.dcache.writebacks::total            13513                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       104982                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       104982                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          623                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          623                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       105605                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       105605                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       105605                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       105605                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        66807                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        66807                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          124                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        66931                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        66931                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        66931                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        66931                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  14449712633                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  14449712633                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8779969                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8779969                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  14458492602                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  14458492602                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  14458492602                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  14458492602                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004588                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004588                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 216290.398207                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 216290.398207                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70806.201613                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70806.201613                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 216020.866295                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 216020.866295                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 216020.866295                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 216020.866295                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
