{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686594472102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686594472110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:27:52 2023 " "Processing started: Mon Jun 12 14:27:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686594472110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686594472110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686594472110 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1686594473966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl/testers/lab 4/seven_seg_counter/src/generic_adder_beh.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl/testers/lab 4/seven_seg_counter/src/generic_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_beh_pkg " "Found design unit 1: generic_adder_beh_pkg" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/generic_adder_beh.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481910 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_adder_beh-beh " "Found design unit 2: generic_adder_beh-beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/generic_adder_beh.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481910 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_beh " "Found entity 1: generic_adder_beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/generic_adder_beh.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686594481910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl/testers/lab 4/seven_seg_counter/src/generic_counter.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl/testers/lab 4/seven_seg_counter/src/generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter_pkg " "Found design unit 1: generic_counter_pkg" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/generic_counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_counter-beh " "Found design unit 2: generic_counter-beh" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/generic_counter.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481925 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/generic_counter.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686594481925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl/testers/lab 4/seven_seg_counter/src/bcd2seven_seg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl/testers/lab 4/seven_seg_counter/src/bcd2seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2seven_seg_pkg " "Found design unit 1: bcd2seven_seg_pkg" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/bcd2seven_seg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd2seven_seg-convert " "Found design unit 2: bcd2seven_seg-convert" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/bcd2seven_seg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481943 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven_seg " "Found entity 1: bcd2seven_seg" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/bcd2seven_seg.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686594481943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl/testers/lab 4/seven_seg_counter/src/seven_seg_counter.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl/testers/lab 4/seven_seg_counter/src/seven_seg_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_counter_pkg " "Found design unit 1: seven_seg_counter_pkg" {  } { { "../../src/seven_seg_counter.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/seven_seg_counter.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481960 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg_counter-count " "Found design unit 2: seven_seg_counter-count" {  } { { "../../src/seven_seg_counter.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/seven_seg_counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481960 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_counter " "Found entity 1: seven_seg_counter" {  } { { "../../src/seven_seg_counter.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/seven_seg_counter.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686594481960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl/testers/lab 4/seven_seg_counter/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl/testers/lab 4/seven_seg_counter/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/top.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481974 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/top.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686594481974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686594481974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686594482078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_counter seven_seg_counter:top_inst " "Elaborating entity \"seven_seg_counter\" for hierarchy \"seven_seg_counter:top_inst\"" {  } { { "../../src/top.vhd" "top_inst" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/top.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686594482094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_adder_beh seven_seg_counter:top_inst\|generic_adder_beh:gen_add " "Elaborating entity \"generic_adder_beh\" for hierarchy \"seven_seg_counter:top_inst\|generic_adder_beh:gen_add\"" {  } { { "../../src/seven_seg_counter.vhd" "gen_add" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/seven_seg_counter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686594482107 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin_guard generic_adder_beh.vhd(72) " "VHDL Signal Declaration warning at generic_adder_beh.vhd(72): used explicit default value for signal \"cin_guard\" because signal was never assigned a value" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/generic_adder_beh.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1686594482109 "|top|seven_seg_counter:top_inst|generic_adder_beh:gen_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter seven_seg_counter:top_inst\|generic_counter:cnt " "Elaborating entity \"generic_counter\" for hierarchy \"seven_seg_counter:top_inst\|generic_counter:cnt\"" {  } { { "../../src/seven_seg_counter.vhd" "cnt" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/seven_seg_counter.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686594482116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seven_seg seven_seg_counter:top_inst\|bcd2seven_seg:bdc_convert " "Elaborating entity \"bcd2seven_seg\" for hierarchy \"seven_seg_counter:top_inst\|bcd2seven_seg:bdc_convert\"" {  } { { "../../src/seven_seg_counter.vhd" "bdc_convert" { Text "C:/projects/HDL/testers/Lab 4/seven_seg_counter/src/seven_seg_counter.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686594482124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686594482785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686594483116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686594483116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686594483167 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686594483167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686594483167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686594483167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686594483184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:28:03 2023 " "Processing ended: Mon Jun 12 14:28:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686594483184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686594483184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686594483184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686594483184 ""}
