.include "macros.inc"

.section .text, "ax" # 801C27B4


.global func_801C27B4
func_801C27B4:
/* 801C27B4 001BF6F4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C27B8 001BF6F8  7C 08 02 A6 */	mflr r0
/* 801C27BC 001BF6FC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C27C0 001BF700  39 61 00 20 */	addi r11, r1, 0x20
/* 801C27C4 001BF704  48 19 FA 0D */	bl func_803621D0
/* 801C27C8 001BF708  7C 7A 1B 79 */	or. r26, r3, r3
/* 801C27CC 001BF70C  7C 9B 23 78 */	mr r27, r4
/* 801C27D0 001BF710  41 82 00 EC */	beq lbl_801C28BC
/* 801C27D4 001BF714  3C 60 80 3C */	lis r3, lbl_803BD02C@ha
/* 801C27D8 001BF718  38 03 D0 2C */	addi r0, r3, lbl_803BD02C@l
/* 801C27DC 001BF71C  90 1A 00 00 */	stw r0, 0(r26)
/* 801C27E0 001BF720  3B 80 00 00 */	li r28, 0
/* 801C27E4 001BF724  3B E0 00 00 */	li r31, 0
/* 801C27E8 001BF728  7F FE FB 78 */	mr r30, r31
.global lbl_801C27EC
lbl_801C27EC:
/* 801C27EC 001BF72C  3B BF 00 04 */	addi r29, r31, 4
/* 801C27F0 001BF730  7C 7A E8 2E */	lwzx r3, r26, r29
/* 801C27F4 001BF734  28 03 00 00 */	cmplwi r3, 0
/* 801C27F8 001BF738  41 82 00 20 */	beq lbl_801C2818
/* 801C27FC 001BF73C  41 82 00 18 */	beq lbl_801C2814
/* 801C2800 001BF740  38 80 00 01 */	li r4, 1
/* 801C2804 001BF744  81 83 00 00 */	lwz r12, 0(r3)
/* 801C2808 001BF748  81 8C 00 08 */	lwz r12, 8(r12)
/* 801C280C 001BF74C  7D 89 03 A6 */	mtctr r12
/* 801C2810 001BF750  4E 80 04 21 */	bctrl 
.global lbl_801C2814
lbl_801C2814:
/* 801C2814 001BF754  7F DA E9 2E */	stwx r30, r26, r29
.global lbl_801C2818
lbl_801C2818:
/* 801C2818 001BF758  3B 9C 00 01 */	addi r28, r28, 1
/* 801C281C 001BF75C  2C 1C 00 17 */	cmpwi r28, 0x17
/* 801C2820 001BF760  3B FF 00 04 */	addi r31, r31, 4
/* 801C2824 001BF764  41 80 FF C8 */	blt lbl_801C27EC
/* 801C2828 001BF768  80 7A 00 60 */	lwz r3, 0x60(r26)
/* 801C282C 001BF76C  28 03 00 00 */	cmplwi r3, 0
/* 801C2830 001BF770  41 82 00 24 */	beq lbl_801C2854
/* 801C2834 001BF774  41 82 00 18 */	beq lbl_801C284C
/* 801C2838 001BF778  38 80 00 01 */	li r4, 1
/* 801C283C 001BF77C  81 83 00 00 */	lwz r12, 0(r3)
/* 801C2840 001BF780  81 8C 00 08 */	lwz r12, 8(r12)
/* 801C2844 001BF784  7D 89 03 A6 */	mtctr r12
/* 801C2848 001BF788  4E 80 04 21 */	bctrl 
.global lbl_801C284C
lbl_801C284C:
/* 801C284C 001BF78C  38 00 00 00 */	li r0, 0
/* 801C2850 001BF790  90 1A 00 60 */	stw r0, 0x60(r26)
.global lbl_801C2854
lbl_801C2854:
/* 801C2854 001BF794  80 7A 00 64 */	lwz r3, 0x64(r26)
/* 801C2858 001BF798  28 03 00 00 */	cmplwi r3, 0
/* 801C285C 001BF79C  41 82 00 24 */	beq lbl_801C2880
/* 801C2860 001BF7A0  41 82 00 18 */	beq lbl_801C2878
/* 801C2864 001BF7A4  38 80 00 01 */	li r4, 1
/* 801C2868 001BF7A8  81 83 00 00 */	lwz r12, 0(r3)
/* 801C286C 001BF7AC  81 8C 00 0C */	lwz r12, 0xc(r12)
/* 801C2870 001BF7B0  7D 89 03 A6 */	mtctr r12
/* 801C2874 001BF7B4  4E 80 04 21 */	bctrl 
.global lbl_801C2878
lbl_801C2878:
/* 801C2878 001BF7B8  38 00 00 00 */	li r0, 0
/* 801C287C 001BF7BC  90 1A 00 64 */	stw r0, 0x64(r26)
.global lbl_801C2880
lbl_801C2880:
/* 801C2880 001BF7C0  80 7A 00 68 */	lwz r3, 0x68(r26)
/* 801C2884 001BF7C4  28 03 00 00 */	cmplwi r3, 0
/* 801C2888 001BF7C8  41 82 00 24 */	beq lbl_801C28AC
/* 801C288C 001BF7CC  41 82 00 18 */	beq lbl_801C28A4
/* 801C2890 001BF7D0  38 80 00 01 */	li r4, 1
/* 801C2894 001BF7D4  81 83 00 00 */	lwz r12, 0(r3)
/* 801C2898 001BF7D8  81 8C 00 0C */	lwz r12, 0xc(r12)
/* 801C289C 001BF7DC  7D 89 03 A6 */	mtctr r12
/* 801C28A0 001BF7E0  4E 80 04 21 */	bctrl 
.global lbl_801C28A4
lbl_801C28A4:
/* 801C28A4 001BF7E4  38 00 00 00 */	li r0, 0
/* 801C28A8 001BF7E8  90 1A 00 68 */	stw r0, 0x68(r26)
.global lbl_801C28AC
lbl_801C28AC:
/* 801C28AC 001BF7EC  7F 60 07 35 */	extsh. r0, r27
/* 801C28B0 001BF7F0  40 81 00 0C */	ble lbl_801C28BC
/* 801C28B4 001BF7F4  7F 43 D3 78 */	mr r3, r26
/* 801C28B8 001BF7F8  48 10 C4 85 */	bl func_802CED3C
.global lbl_801C28BC
lbl_801C28BC:
/* 801C28BC 001BF7FC  7F 43 D3 78 */	mr r3, r26
/* 801C28C0 001BF800  39 61 00 20 */	addi r11, r1, 0x20
/* 801C28C4 001BF804  48 19 F9 59 */	bl func_8036221C
/* 801C28C8 001BF808  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C28CC 001BF80C  7C 08 03 A6 */	mtlr r0
/* 801C28D0 001BF810  38 21 00 20 */	addi r1, r1, 0x20
/* 801C28D4 001BF814  4E 80 00 20 */	blr 
