Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Tue Nov 11 04:48:06 2025
| Host              : en4228283l running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./timing.rpt
| Design            : nn_classifier_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.781    -2064.938                   4717                10050        0.011        0.000                      0                10050       -0.290       -2.338                      33                 10014  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.781    -2064.938                   4717                10050        0.011        0.000                      0                10050       -0.290       -2.338                      33                 10014  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         4717  Failing Endpoints,  Worst Slack       -0.781ns,  Total Violation    -2064.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :           33  Failing Endpoints,  Worst Slack       -0.290ns,  Total Violation       -2.338ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.433ns (24.867%)  route 1.308ns (75.133%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 3.281 - 1.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.700ns (routing 0.767ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.696ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=10013, routed)       1.700     2.972    u_nn_accelerator/u_logicnet/layer2_reg/ap_clk_IBUF_BUFG
    SLICE_X98Y338        FDRE                                         r  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y338        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.051 r  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[71]/Q
                         net (fo=73, routed)          0.680     3.731    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/M2w[11]
    SLICE_X100Y331       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     3.766 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out[23]_i_53/O
                         net (fo=1, routed)           0.087     3.853    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out[23]_i_53_n_0
    SLICE_X100Y331       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     3.942 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out[23]_i_35/O
                         net (fo=2, routed)           0.269     4.211    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out[23]_i_35_n_0
    SLICE_X104Y330       LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     4.262 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out[23]_i_14/O
                         net (fo=2, routed)           0.212     4.474    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out[23]_i_14_n_0
    SLICE_X104Y336       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     4.562 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out[23]_i_5/O
                         net (fo=1, routed)           0.021     4.583    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out[23]_i_5_n_0
    SLICE_X104Y336       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     4.644 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     4.644    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out_reg[23]_i_2_n_0
    SLICE_X104Y336       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.674 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N11_inst/data_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.039     4.713    u_nn_accelerator/u_logicnet/layer3_reg/M3[13]
    SLICE_X104Y336       FDRE                                         r  u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=10013, routed)       1.555     3.281    u_nn_accelerator/u_logicnet/layer3_reg/ap_clk_IBUF_BUFG
    SLICE_X104Y336       FDRE                                         r  u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[23]/C
                         clock pessimism              0.662     3.943    
                         clock uncertainty           -0.035     3.908    
    SLICE_X104Y336       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     3.933    u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                          3.933    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                 -0.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q0/reduce_layer11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer20_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.109ns (43.426%)  route 0.142ns (56.574%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      1.432ns (routing 0.696ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.767ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=10013, routed)       1.432     2.158    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X88Y302        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y302        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.216 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer11_reg[2]/Q
                         net (fo=1, routed)           0.113     2.329    u_nn_accelerator/u_sum_signed_q0/reduce_layer11[2]
    SLICE_X89Y300        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.351 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer20[4]_i_3/O
                         net (fo=1, routed)           0.019     2.370    u_nn_accelerator/u_sum_signed_q0/reduce_layer20[4]_i_3_n_0
    SLICE_X89Y300        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     2.399 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer20_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.409    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer20[2]
    SLICE_X89Y300        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer20_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=10013, routed)       1.725     2.997    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X89Y300        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer20_reg[2]/C
                         clock pessimism             -0.659     2.338    
    SLICE_X89Y300        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.398    u_nn_accelerator/u_sum_signed_q0/reduce_layer20_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         1.000       -0.290     BUFGCE_HDIO_X2Y2  ap_clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X94Y323     u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X94Y323     u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK



