
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/zuchengyuanli/chengfaqi/pa.fromHdl.tcl
# create_project -name chengfaqi -dir "D:/zuchengyuanli/chengfaqi/planAhead_run_1" -part xc7a100tfgg484-2L
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/zuchengyuanli/chengfaqi/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {chengfaqi.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tfgg484-2L
Using Verific elaboration
Parsing VHDL file "D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/zuchengyuanli/chengfaqi/chengfaqi.v" into library work
Loading clock regions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/zuchengyuanli/chengfaqi/top.ucf]
Finished Parsing UCF File [D:/zuchengyuanli/chengfaqi/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5281ff20
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 853.988 ; gain = 318.047
update_compile_order -fileset sim_1
set_property iostandard LVCMOS18 [get_ports [list {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {led[11]} {led[10]} {led[9]} {led[8]} {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
startgroup
set_property package_pin T3 [get_ports {A[5]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {A[4]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin W4 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin Y4 [get_ports {B[5]}]
endgroup
startgroup
set_property package_pin Y6 [get_ports {B[4]}]
endgroup
startgroup
set_property package_pin W7 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin Y8 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin Y7 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {led[11]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {led[10]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {led[9]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {led[8]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin M2 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin J2 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin E1 [get_ports {led[2]}]
endgroup
set_property package_pin "" [get_ports [list  {led[1]}]]
set_property package_pin "" [get_ports [list  {led[0]}]]
set_property package_pin "" [get_ports [list  {led[1]}]]
set_property package_pin "" [get_ports [list  {led[0]}]]
startgroup
set_property package_pin D2 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin A1 [get_ports {led[0]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list clk]]
set_property pulltype PULLDOWN [get_ports [list reset]]
set_property pulltype PULLDOWN [get_ports [list sw]]
set_property pulltype PULLDOWN [get_ports [list {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property pulltype PULLDOWN [get_ports [list {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property iostandard LVCMOS18 [get_ports [list clk]]
set_property iostandard LVCMOS18 [get_ports [list reset]]
set_property iostandard LVCMOS18 [get_ports [list sw]]
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  clk]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Apr 26 20:24:04 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
