# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2025-2025, Tile Lang Contributors
# This file is distributed under the same license as the TileLang <br> package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: TileLang <br> latest\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2026-02-02 08:36+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../autoapi/tilelang/transform/index.rst:2
msgid "tilelang.transform"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:8
msgid "Wrapping transformations."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:13
msgid "Submodules"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:27
msgid "Functions"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`get_pass_context <tilelang.transform.get_pass_context>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:90
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Get the current pass context"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`ClusterPlanning <tilelang.transform.ClusterPlanning>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:95
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "ClusterPlanning"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`PipelinePlanning <tilelang.transform.PipelinePlanning>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:103
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "infer the fragment/shared memory layout"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`LayoutInference <tilelang.transform.LayoutInference>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:111
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LayoutInference"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`LowerTileOp <tilelang.transform.LowerTileOp>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:119
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LowerTileOp"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`InjectSoftwarePipeline <tilelang.transform."
"InjectSoftwarePipeline>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:127
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "InjectSoftwarePipeline"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`FrontendLegalize <tilelang.transform.FrontendLegalize>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:135
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "FrontendLegalize"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LegalizeNegativeIndex <tilelang.transform.LegalizeNegativeIndex>`\\ "
"\\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:143
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Legalize negative indices in buffer loads."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`InjectAssumes <tilelang.transform.InjectAssumes>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
"Inject Assumes for natural shape boundary conditions. And convert Assumes in "
"Evaluate(Call(...)) form"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`VerifyParallelLoop <tilelang.transform.VerifyParallelLoop>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:162
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "VerifyParallelLoop"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LowerHopperIntrin <tilelang.transform.LowerHopperIntrin>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:170
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LowerHopperIntrin"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`WarpSpecializedPipeline <tilelang.transform."
"WarpSpecializedPipeline>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:178
#: ../../../autoapi/tilelang/transform/index.rst:240
#: ../../../autoapi/tilelang/transform/index.rst:248
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "WarpSpecializedPipeline"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`RewriteWgmmaSync <tilelang.transform.RewriteWgmmaSync>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:186
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "RewriteWgmmaSync"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`ThreadSync <tilelang.transform.ThreadSync>`\\ \\(storage\\_scope\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:194
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Insert sync between parallel read/write of shared buffers."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`ThreadPartialSync <tilelang.transform.ThreadPartialSync>`\\ "
"\\(storage\\_scope\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:205
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Insert partial sync."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`IfStmtBinding <tilelang.transform.IfStmtBinding>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:216
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "IfStmtBinding"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`MergeIfStmt <tilelang.transform.MergeIfStmt>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:224
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "MergeIfStmt"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`LoopUnswitching <tilelang.transform.LoopUnswitching>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:232
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LoopUnswitching: Hoist loop-invariant if statements out of loops."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`MultiVersionBuffer <tilelang.transform.MultiVersionBuffer>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`WarpSpecialized <tilelang.transform.WarpSpecialized>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`AnnotateWarpGroupRegAlloc <tilelang.transform."
"AnnotateWarpGroupRegAlloc>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:256
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Inject set_max_nreg calls into warp-specialized functions."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`InjectTmaBarrier <tilelang.transform.InjectTmaBarrier>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:268
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "InjectTmaBarrier"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`InjectFenceProxy <tilelang.transform.InjectFenceProxy>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:276
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "InjectFenceProxy"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LegalizeVectorizedLoop <tilelang.transform."
"LegalizeVectorizedLoop>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:284
#: ../../../autoapi/tilelang/transform/index.rst:292
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LegalizeLoopVectorize"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LegalizeSafeMemoryAccess <tilelang.transform."
"LegalizeSafeMemoryAccess>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`MakePackedAPI <tilelang.transform.MakePackedAPI>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:300
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "MakePackedAPI"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`AnnotateDeviceRegions <tilelang.transform.AnnotateDeviceRegions>`\\ "
"\\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:308
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "AnnotateDeviceRegions"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`SplitHostDevice <tilelang.transform.SplitHostDevice>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:316
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Split host/device functions even for empty kernels."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`AnnotateReadOnlyParams <tilelang.transform."
"AnnotateReadOnlyParams>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:324
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Annotate read-only handle parameters for PrimFuncs."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`VectorizeLoop <tilelang.transform.VectorizeLoop>`\\ "
"\\(\\[enable\\_vectorize\\]\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:336
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "VectorizeLoop"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`InjectPTXAsyncCopy <tilelang.transform.InjectPTXAsyncCopy>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:344
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Rewrite global to shared memory copy on CUDA with asynchronous copy."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LowerDeviceStorageAccessInfo <tilelang.transform."
"LowerDeviceStorageAccessInfo>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:352
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Lower attached storage access information on device."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`ConfigIndexBitwidth <tilelang.transform.ConfigIndexBitwidth>`\\ "
"\\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:362
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Config index bitwidth."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`FlattenBuffer <tilelang.transform.FlattenBuffer>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:370
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "FlattenBuffer"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`EliminateStorageSyncForMBarrier <tilelang.transform."
"EliminateStorageSyncForMBarrier>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:378
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "EliminateStorageSyncForMBarrier"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`MergeSharedMemoryAllocations <tilelang.transform."
"MergeSharedMemoryAllocations>`\\ \\(\\[...\\]\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:383
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "MergeSharedMemoryAllocations"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LowerL2Persistent <tilelang.transform.LowerL2Persistent>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:391
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LowerL2Persistent"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`MarkCudaSyncCalls <tilelang.transform.MarkCudaSyncCalls>`\\ "
"\\(\\[have\\_pdl\\]\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:396
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "MarkCudaSyncCalls"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`PersistThreadblock <tilelang.transform.PersistThreadblock>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:401
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "PersistThreadblock"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`AlignDynamicSharedMemoryAllocations <tilelang.transform."
"AlignDynamicSharedMemoryAllocations>`\\ \\(\\[align\\_bytes\\]\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:406
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "AlignDynamicSharedMemoryAllocations"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LowerSharedBarrier <tilelang.transform.LowerSharedBarrier>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:414
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LowerSharedBarrier"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`PlanAndUpdateBufferAllocationLocation <tilelang.transform."
"PlanAndUpdateBufferAllocationLocation>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:419
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Plan and update buffer allocation locations within PrimFuncs."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`HoistNonRestrictParams <tilelang.transform."
"HoistNonRestrictParams>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`StorageRewrite <tilelang.transform.StorageRewrite>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:429
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "StorageRewrite"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LowerOpaqueBlock <tilelang.transform.LowerOpaqueBlock>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:437
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LowerOpaqueBlock"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LowerThreadAllreduce <tilelang.transform.LowerThreadAllreduce>`\\ "
"\\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:442
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LowerThreadAllreduce"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`LowerIntrin <tilelang.transform.LowerIntrin>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:447
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LowerIntrin"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
":py:obj:`LowerDeviceKernelLaunch <tilelang.transform."
"LowerDeviceKernelLaunch>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:452
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
"Create and return a transform pass that lowers device kernel launch "
"constructs to target-specific IR."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`LowerSharedTmem <tilelang.transform.LowerSharedTmem>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:463
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "LowerSharedTmem"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`LayoutReducer <tilelang.transform.LayoutReducer>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:468
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ""
"Return a TVM transform pass that performs layout reduction/normalization."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`UnrollLoop <tilelang.transform.UnrollLoop>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:477
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Unroll loops as in Halide pipeline."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid ":py:obj:`LowerLDGSTG <tilelang.transform.LowerLDGSTG>`\\ \\(\\)"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:492
#: ../../../autoapi/tilelang/transform/index.rst:84:<autosummary>:1
msgid "Lower Ramp-based global memory load/store to ldg/stg intrinsics."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:86
msgid "Package Contents"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:0
msgid "Returns"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:97
#: ../../../autoapi/tilelang/transform/index.rst:105
#: ../../../autoapi/tilelang/transform/index.rst:113
#: ../../../autoapi/tilelang/transform/index.rst:121
#: ../../../autoapi/tilelang/transform/index.rst:129
#: ../../../autoapi/tilelang/transform/index.rst:137
#: ../../../autoapi/tilelang/transform/index.rst:145
#: ../../../autoapi/tilelang/transform/index.rst:164
#: ../../../autoapi/tilelang/transform/index.rst:172
#: ../../../autoapi/tilelang/transform/index.rst:180
#: ../../../autoapi/tilelang/transform/index.rst:188
#: ../../../autoapi/tilelang/transform/index.rst:199
#: ../../../autoapi/tilelang/transform/index.rst:210
#: ../../../autoapi/tilelang/transform/index.rst:218
#: ../../../autoapi/tilelang/transform/index.rst:226
#: ../../../autoapi/tilelang/transform/index.rst:234
#: ../../../autoapi/tilelang/transform/index.rst:242
#: ../../../autoapi/tilelang/transform/index.rst:250
#: ../../../autoapi/tilelang/transform/index.rst:262
#: ../../../autoapi/tilelang/transform/index.rst:270
#: ../../../autoapi/tilelang/transform/index.rst:278
#: ../../../autoapi/tilelang/transform/index.rst:286
#: ../../../autoapi/tilelang/transform/index.rst:294
#: ../../../autoapi/tilelang/transform/index.rst:302
#: ../../../autoapi/tilelang/transform/index.rst:310
#: ../../../autoapi/tilelang/transform/index.rst:318
#: ../../../autoapi/tilelang/transform/index.rst:330
#: ../../../autoapi/tilelang/transform/index.rst:338
#: ../../../autoapi/tilelang/transform/index.rst:346
#: ../../../autoapi/tilelang/transform/index.rst:354
#: ../../../autoapi/tilelang/transform/index.rst:372
#: ../../../autoapi/tilelang/transform/index.rst:385
#: ../../../autoapi/tilelang/transform/index.rst:421
#: ../../../autoapi/tilelang/transform/index.rst:431
#: ../../../autoapi/tilelang/transform/index.rst:486
#: ../../../autoapi/tilelang/transform/index.rst:505
msgid "**fpass** -- The result pass"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:0
msgid "Return type"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:151
msgid ""
"Inject Assumes for natural shape boundary conditions. And convert Assumes in "
"Evaluate(Call(...)) form (tvm builtin assume call) to AttrNode form."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:155
msgid "Returns:"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:156
msgid "fpass"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:-1
msgid "tvm.transform.Pass"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:157
msgid "The result pass"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:0
msgid "Parameters"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:196
#: ../../../autoapi/tilelang/transform/index.rst:207
msgid "The target storage scope."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:258
msgid ""
"This pass analyzes the function to collect register hints from set_max_nreg "
"and no_set_max_nreg calls, then injects appropriate set_max_nreg calls into "
"producer and consumer branches of warp-specialized code."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:326
msgid ""
"Adds attribute `tl.readonly_param_indices` listing param indices that are "
"never written, enabling CUDA codegen to emit `const` qualifiers to unlock "
"read-only cache loads."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:357
msgid "Run this pass after all storage access analysis finish."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:364
msgid "* **fpass** (*tvm.transform.Pass*) -- The result pass * *----*"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:364
msgid "**fpass** (*tvm.transform.Pass*) -- The result pass"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:365
msgid "*----*"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:408
msgid "The alignment bytes."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:454
msgid ""
"This pass transforms high-level device kernel launch and related intrinsics "
"into lower-level IR suitable for backend code generation and device-side "
"lowering."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:457
msgid "The transform pass that performs device kernel launch lowering."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:470
msgid ""
"This wrapper delegates to the underlying FFI implementation and returns a "
"pass object suitable for use in a PassContext or pass pipeline. The pass is "
"intended to simplify or reduce tensor/layout-related representations during "
"relay/tile transformations."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:472
msgid "The transform pass object produced by the FFI backend."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:479
msgid ""
"This pass unrolls loops based on configuration options including: - "
"auto_max_step: Threshold of number of steps to be automatically unrolled - "
"auto_max_depth: Maximum nested level of loops that can be automatically "
"unrolled - auto_max_extent: Maximum extent of loop that will be unrolled - "
"explicit_unroll: Whether to explicitly unroll instead of setting a pragma - "
"unroll_local_access: Whether to always unroll local access"
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:494
msgid ""
"This pass transforms vectorized global memory loads and stores (using Ramp "
"indices) into explicit ldg32/64/128/256 and stg32/64/128/256 intrinsics for "
"better codegen."
msgstr ""

#: ../../../autoapi/tilelang/transform/index.rst:497
msgid ""
"Key behaviors: - Converts Ramp-based global BufferLoad to ldg intrinsics - "
"Converts Ramp-based global BufferStore to stg intrinsics - Supports "
"predicated loads (if_then_else with else=0) - Supports predicated stores (if "
"in then case) - Skips loads in async scope (will be lowered to cp.async) - "
"Only enabled for CUDA targets"
msgstr ""
