
---------- Begin Simulation Statistics ----------
final_tick                               147528407500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               68449344                       # Number of bytes of host memory used
host_seconds                                  1518.82                       # Real time elapsed on the host
host_tick_rate                               97133615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.147528                       # Number of seconds simulated
sim_ticks                                147528407500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 206989737                       # number of cc regfile reads
system.cpu.cc_regfile_writes                123681586                       # number of cc regfile writes
system.cpu.committedInsts::0                 99999996                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000004                       # Number of Instructions Simulated
system.cpu.committedInsts::total            200000000                       # Number of Instructions Simulated
system.cpu.committedOps::0                  201188482                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  201188499                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              402376981                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            2.950568                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.950568                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.475284                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7527448                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3236840                       # number of floating regfile writes
system.cpu.idleCycles                         3205822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6920181                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              24485701                       # Number of branches executed
system.cpu.iew.exec_branches::1              24478256                       # Number of branches executed
system.cpu.iew.exec_branches::total          48963957                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.701806                       # Inst execution rate
system.cpu.iew.exec_refs::0                  54426402                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  54395300                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total             108821702                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                20123361                       # Number of stores executed
system.cpu.iew.exec_stores::1                20108174                       # Number of stores executed
system.cpu.iew.exec_stores::total            40231535                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                26163263                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              78128931                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               7440                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             44907547                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           564076447                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           34303041                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           34287126                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       68590167                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10091754                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             502129481                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 175963                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                649410                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                6470803                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                933338                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          36472                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      6333446                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         586735                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              272283752                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              272091492                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          544375244                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  249696195                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  249621465                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              499317660                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.633879                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.634168                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.634024                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              172595000                       # num instructions producing a value
system.cpu.iew.wb_producers::1              172551708                       # num instructions producing a value
system.cpu.iew.wb_producers::total          345146708                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.846265                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.846012                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.692276                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   249775097                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   249705531                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               499480628                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                775691747                       # number of integer regfile reads
system.cpu.int_regfile_writes               401705299                       # number of integer regfile writes
system.cpu.ipc::0                            0.338918                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.338918                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.677836                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3338281      1.28%      1.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             195409170     75.17%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               285733      0.11%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                144717      0.06%     76.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              136959      0.05%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                25389      0.01%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               416088      0.16%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  127      0.00%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               132237      0.05%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              375091      0.14%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11295      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               3      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             103      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             48      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37681533     14.50%     91.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19535449      7.52%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          695477      0.27%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1760700      0.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              259948505                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           3397248      1.31%      1.31% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             195341340     75.16%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               286146      0.11%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                144753      0.06%     76.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              137212      0.05%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  96      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                25414      0.01%     76.69% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               415670      0.16%     76.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                  130      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt               132266      0.05%     76.90% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              377127      0.15%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift              11296      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               8      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               3      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt             103      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult             48      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             37680139     14.50%     91.55% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            19517779      7.51%     99.06% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          695169      0.27%     99.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1749031      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              259910979                       # Type of FU issued
system.cpu.iq.FU_type::total                519859484      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 9957488                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            17376593                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6220698                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9440650                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                140346874                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                140457389                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            280804263                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.269971                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.270183                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.540154                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               169030507     60.20%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  29350      0.01%     60.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 1302789      0.46%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                151612      0.05%     60.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   131      0.00%     60.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  43237      0.02%     60.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 492319      0.18%     60.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    159      0.00%     60.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 144227      0.05%     60.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                482574      0.17%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                16947      0.01%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                12      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 6      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               199      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               83      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               64776360     23.07%     84.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              44333751     15.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1064538090                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1883292989                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    493096962                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         716371650                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  564054584                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 519859484                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               21863                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       161699389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           7728003                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           8183                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    201817390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     291850994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.781250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.833568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           109680418     37.58%     37.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50626350     17.35%     54.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            32057643     10.98%     65.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28775791      9.86%     75.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            41103391     14.08%     89.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            24010238      8.23%     98.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5000164      1.71%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              451255      0.15%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              145744      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       291850994                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.761896                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            883550                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1134805                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             39059293                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22457298                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            876586                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1104882                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             39069638                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            22450249                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               224860877                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    108                       # number of misc regfile writes
system.cpu.numCycles                        295056816                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          608897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  112                       # Number of system calls
system.cpu.workload1.numSyscalls                  112                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       235873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        537280                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        50082                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     17072728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2873                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     34146196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2878                       # Total number of snoops made to the snoop filter.
sim_insts                                   200000000                       # Number of instructions simulated
sim_ops                                     402376981                       # Number of ops (including micro ops) simulated
host_inst_rate                                 131681                       # Simulator instruction rate (inst/s)
host_op_rate                                   264927                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                73265214                       # Number of BP lookups
system.cpu.branchPred.condPredicted          50239757                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          12183981                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             35520522                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15785523                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             44.440572                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 5881116                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              83345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2717061                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1273869                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1443192                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       561900                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts       155783280                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           13680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6433766                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    290805485                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.383664                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.351458                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       185653349     63.84%     63.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        20047490      6.89%     70.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        17026120      5.85%     76.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        24383587      8.38%     84.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        10892435      3.75%     88.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6197338      2.13%     90.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4621229      1.59%     92.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3028810      1.04%     93.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        18955127      6.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    290805485                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99999996                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000004                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     200000000                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           201188482                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           201188499                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       402376981                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 44575067                       # Number of memory references committed
system.cpu.commit.memRefs::1                 44575073                       # Number of memory references committed
system.cpu.commit.memRefs::total             89150140                       # Number of memory references committed
system.cpu.commit.loads::0                   27928689                       # Number of loads committed
system.cpu.commit.loads::1                   27928694                       # Number of loads committed
system.cpu.commit.loads::total               55857383                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                     4524                       # Number of memory barriers committed
system.cpu.commit.membars::1                     4524                       # Number of memory barriers committed
system.cpu.commit.membars::total                 9048                       # Number of memory barriers committed
system.cpu.commit.branches::0                20827603                       # Number of branches committed
system.cpu.commit.branches::1                20827605                       # Number of branches committed
system.cpu.commit.branches::total            41655208                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 2392471                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2392471                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             4784942                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                198193095                       # Number of committed integer instructions.
system.cpu.commit.integer::1                198193112                       # Number of committed integer instructions.
system.cpu.commit.integer::total            396386207                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0            2031968                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2031968                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        4063936                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2130038      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    153119458     76.11%     77.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       266857      0.13%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142598      0.07%     77.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105021      0.05%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        21166      0.01%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       357183      0.18%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           98      0.00%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       111092      0.06%     77.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       349867      0.17%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         9790      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           95      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27516482     13.68%     91.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15695556      7.80%     99.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       412207      0.20%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       950822      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201188482                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      2130038      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    153119469     76.11%     77.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       266857      0.13%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv       142598      0.07%     77.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       105021      0.05%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           96      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd        21166      0.01%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu       357183      0.18%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           98      0.00%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt       111092      0.06%     77.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       349867      0.17%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         9790      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            5      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            2      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt           95      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult           48      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     27516487     13.68%     91.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     15695557      7.80%     99.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       412207      0.20%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       950822      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    201188499                       # Class of committed instruction
system.cpu.commit.committedInstType::total    402376981      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      18955127                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     90375757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         90375757                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     90375757                       # number of overall hits
system.cpu.dcache.overall_hits::total        90375757                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8147544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8147544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8147544                       # number of overall misses
system.cpu.dcache.overall_misses::total       8147544                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 115695119727                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 115695119727                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 115695119727                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 115695119727                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     98523301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     98523301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     98523301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     98523301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082697                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082697                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082697                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082697                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14199.999377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14199.999377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14199.999377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14199.999377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1504444                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           22366                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.619048                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.264777                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5746444                       # number of writebacks
system.cpu.dcache.writebacks::total           5746444                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2400785                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2400785                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2400785                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2400785                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5746759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5746759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5746759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5746759                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75168043739                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75168043739                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75168043739                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75168043739                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.058329                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058329                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.058329                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058329                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13080.075872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13080.075872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13080.075872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13080.075872                       # average overall mshr miss latency
system.cpu.dcache.replacements                 135362                       # number of replacements
system.cpu.dcache.expired                     5611082                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     58390516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        58390516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6839247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6839247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  88986080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  88986080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     65229763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     65229763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.104849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.104849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13011.093180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13011.093180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      2390135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2390135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      4449112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4449112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  49895796000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49895796000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.068207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11214.776342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11214.776342                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     31985241                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31985241                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1308297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1308297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26709039727                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26709039727                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     33293538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33293538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20415.119600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20415.119600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10650                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10650                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1297647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1297647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25272247739                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25272247739                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 19475.441117                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19475.441117                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           216.404195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            96122522                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5746636                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.726746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   216.404195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.422664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.422664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         793933044                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        793933044                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                290997210                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              82886984                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 193728656                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               9618335                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                6470803                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19230120                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               5858040                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              590078488                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              48787471                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    69443412                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    40487480                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       6255014                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1395408                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            9411067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      343068992                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    73265214                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22940508                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     158130673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                12222972                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                    2178119                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  166                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                 108193059                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               3649857                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                   924424                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           291850994                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean              -0.128147                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.832089                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                122130969     41.85%     41.85% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  84988750     29.12%     70.97% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  84731275     29.03%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             291850994                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          291850994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.347409                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.103579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                164198881     56.26%     56.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 11678547      4.00%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10301977      3.53%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 10962994      3.76%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12991184      4.45%     72.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 14671919      5.03%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 14366213      4.92%     81.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 13033677      4.47%     86.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 39645602     13.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            291850994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.248309                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.162722                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     96416096                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96416096                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     96416096                       # number of overall hits
system.cpu.icache.overall_hits::total        96416096                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     11776955                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       11776955                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     11776955                       # number of overall misses
system.cpu.icache.overall_misses::total      11776955                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  98983252500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  98983252500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  98983252500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  98983252500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    108193051                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    108193051                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    108193051                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    108193051                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.108851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.108851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.108851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.108851                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8404.825568                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8404.825568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8404.825568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8404.825568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          444                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    31.714286                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     11326165                       # number of writebacks
system.cpu.icache.writebacks::total          11326165                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       450127                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       450127                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       450127                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       450127                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst     11326828                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     11326828                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     11326828                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     11326828                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  91173992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  91173992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  91173992000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  91173992000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104691                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104691                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104691                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104691                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8049.384347                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8049.384347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8049.384347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8049.384347                       # average overall mshr miss latency
system.cpu.icache.replacements               11326165                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     96416096                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96416096                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     11776955                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      11776955                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  98983252500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  98983252500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    108193051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    108193051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.108851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.108851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8404.825568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8404.825568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       450127                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       450127                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     11326828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     11326828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  91173992000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  91173992000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8049.384347                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8049.384347                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.950924                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107742924                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11326828                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.512189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.950924                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         876871236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        876871236                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   109121323                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                       3622540                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1538935                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                11130595                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13899                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               18483                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5810918                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                51087                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  10821                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1514132                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                11140940                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                14024                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               17989                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                5803869                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                51444                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                  10399                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 147528407500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                6470803                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                315015298                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                60449382                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4553                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 180006368                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              21755584                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              573453330                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               9036133                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             186998                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             186900                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         373898                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             2089504                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             2015734                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         4105238                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                 564                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                 472                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            1036                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             6729010                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             6700369                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        13429379                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      1293433                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      1258631                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      2552064                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           613327771                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1416743869                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                892826118                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7899352                       # Number of floating rename lookups
system.cpu.rename.committedMaps             429589774                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                183737911                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     153                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  21258222                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1378803754                       # The number of ROB reads
system.cpu.rob.writes                      1140578211                       # The number of ROB writes
system.cpu.thread22094.numInsts             100000004                       # Number of Instructions committed
system.cpu.thread22094.numOps               201188499                       # Number of Ops committed
system.cpu.thread22094.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst             11278302                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              5493767                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16772069                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            11278302                       # number of overall hits
system.l2.overall_hits::.cpu.data             5493767                       # number of overall hits
system.l2.overall_hits::total                16772069                       # number of overall hits
system.l2.demand_misses::.cpu.inst              48226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             252869                       # number of demand (read+write) misses
system.l2.demand_misses::total                 301095                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             48226                       # number of overall misses
system.l2.overall_misses::.cpu.data            252869                       # number of overall misses
system.l2.overall_misses::total                301095                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3789062500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18999282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22788344500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3789062500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18999282000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22788344500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst         11326528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5746636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17073164                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        11326528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5746636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17073164                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.004258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.044003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017636                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.004258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.044003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017636                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78568.873637                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75134.880116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75684.898454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78568.873637                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75134.880116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75684.898454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        27                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              158187                       # number of writebacks
system.l2.writebacks::total                    158187                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         48225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        252869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301094                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        48225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       252869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           301409                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   3499698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17482068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20981766000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   3499698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17482068000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     23463118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21005229118                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.044003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017636                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.044003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017654                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72570.202177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69134.880116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69685.101663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72570.202177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69134.880116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74486.088889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69690.119134                       # average overall mshr miss latency
system.l2.replacements                         238709                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks      3515675                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3515675                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3515675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3515675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     13531349                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13531349                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     13531349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13531349                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          315                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            315                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     23463118                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     23463118                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74486.088889                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74486.088889                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              123                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  123                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              123                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1117912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1117912                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          181262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              181262                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13486934500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13486934500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1299174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1299174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.139521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.139521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74405.746930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74405.746930                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       181262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         181262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12399362500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12399362500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.139521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.139521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68405.746930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68405.746930                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst       11278302                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11278302                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        48226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3789062500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3789062500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst     11326528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11326528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78568.873637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78568.873637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        48225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   3499698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3499698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72570.202177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72570.202177                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       4375855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4375855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        71607                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           71607                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5512347500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5512347500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      4447462                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4447462                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76980.567542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76980.567542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        71607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        71607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5082705500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5082705500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70980.567542                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70980.567542                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     371                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 371                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   485                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64921.473908                       # Cycle average of tags in use
system.l2.tags.total_refs                    34120625                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304245                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    112.148515                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     638.207446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst     11051.014015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     53160.697857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    71.554590                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.168625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.811168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990623                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         65503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        55292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000504                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999496                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 546229221                       # Number of tag accesses
system.l2.tags.data_accesses                546229221                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples     79320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples     24017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    126328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002038505652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         4396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         4396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             414829                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             74919                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     151235                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     79322                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   151235                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   79322                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   726                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.62                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     56.10                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               151235                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               79322                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  97285                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  49362                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3066                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    651                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     90                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  3908                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  3960                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  4313                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  4419                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  4435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  4432                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  4435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  4447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  4453                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  4462                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  4501                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  4679                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  4836                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  4401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  4396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  4396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  4396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  4396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         4396                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.236806                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.142068                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   372.744580                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         4395     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24576-25087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         4396                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         4396                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.032075                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.012759                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.820732                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             440     10.01%     10.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              36      0.82%     10.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            2908     66.15%     76.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             976     22.20%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              29      0.66%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               5      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         4396                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                  46464                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                9679040                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             5076608                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                    65.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    34.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 147522341000                       # Total gap between requests
system.mem_ctrls0.avgGap                    639851.93                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst      1537088                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      8084992                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher        10496                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      5073216                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 10418928.978135958314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 54802950.408042602241                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 71145.619869854563                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 34388061.838192082942                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst        24017                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       127054                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher          164                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks        79322                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst    840340214                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   4035385377                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher      5778662                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 8096458052962                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     34989.39                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     31761.18                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     35235.74                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 102070775.48                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst      1537088                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      8131456                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher        10496                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      9679040                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst      1537088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total      1537088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      5076608                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      5076608                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst        24017                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       127054                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher          164                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        151235                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks        79322                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total        79322                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst     10418929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data     55117900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher        71146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total        65607975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst     10418929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total     10418929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks     34411054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total       34411054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks     34411054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst     10418929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data     55117900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher        71146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      100019029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              150509                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts              79269                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         5193                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         5162                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         5060                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         5020                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         5017                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         5271                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         5030                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         4474                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         5098                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         5357                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         4775                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         5081                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         4914                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         4648                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         4693                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         4549                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         4621                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         4909                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         4752                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         4337                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         4032                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         4059                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         4195                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         4311                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         4465                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         4944                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         4698                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         4324                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         4178                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         4330                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         4274                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         4738                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         2840                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         2735                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         2778                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         2647                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         2612                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         2647                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         2846                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         2308                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         2586                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         2916                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         2363                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         2608                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         2426                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         2233                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         2287                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         2234                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         2152                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         2434                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         2463                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         2376                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         2105                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         2104                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         2040                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         2169                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         2568                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         2824                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         2605                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         2605                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         2404                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         2496                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         2368                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         2490                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             2248800825                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            501495988                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        4881504253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               14941.30                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          32433.30                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              90358                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             27418                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           60.03                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          34.59                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       112002                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   131.299370                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   101.070725                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   145.175543                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127        61446     54.86%     54.86% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        37575     33.55%     88.41% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         7411      6.62%     95.03% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         2147      1.92%     96.94% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          777      0.69%     97.64% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          503      0.45%     98.09% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          415      0.37%     98.46% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          297      0.27%     98.72% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1431      1.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       112002                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              9632576                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           5073216                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW              65.293025                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW              34.388062                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.52                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              51.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   187140713.760017                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   248801179.703981                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  333737587.545545                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 154346396.735999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 26250135280.188053                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 60164396539.221062                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 50078533530.813454                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 137417091227.973358                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   931.461903                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  76265764778                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   6631800000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  64630842722                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   162165747.744009                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   215597282.577585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  299350947.705552                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 143585822.688000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 26250135280.188053                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 57542404875.572517                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 52093171193.277069                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 136706411149.758148                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   926.644661                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  79358284746                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   6631800000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  61538322754                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples     78862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples     24207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    125053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001980589652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         4371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         4371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             412268                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             74482                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     150174                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     78865                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   150174                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   78865                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   763                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.62                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     56.14                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               150174                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               78865                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  96769                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  49149                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2826                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    578                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     61                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  3866                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  3916                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  4313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  4392                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  4397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  4404                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  4409                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  4415                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  4435                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  4437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  4466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  4672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  4824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  4376                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  4371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  4371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  4371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  4371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         4371                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.181881                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    27.009492                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   374.202798                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         4370     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24576-25087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         4371                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         4371                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.031114                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.010996                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.836492                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             465     10.64%     10.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              30      0.69%     11.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            2814     64.38%     75.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1032     23.61%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              26      0.59%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         4371                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                  48832                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                9611136                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             5047360                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                    65.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    34.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 147517985000                       # Total gap between requests
system.mem_ctrls1.avgGap                    644073.65                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst      1549248                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      8003392                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         9664                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      5044096                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 10501353.781643716618                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 54249836.595030017197                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 65506.028050902678                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 34190676.124528765678                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst        24208                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       125815                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher          151                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks        78865                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst    858229043                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   3972743926                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher      5882075                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 8102414335653                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     35452.29                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     31576.08                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     38954.14                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 102737771.33                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst      1549312                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      8052160                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         9664                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      9611136                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst      1549312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total      1549312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      5047360                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      5047360                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst        24208                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       125815                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher          151                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        150174                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks        78865                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total        78865                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst     10501788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data     54580403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher        65506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total        65147697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst     10501788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total     10501788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks     34212801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total       34212801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks     34212801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst     10501788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data     54580403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher        65506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total       99360498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              149411                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts              78814                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         5077                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         5147                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         5033                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         4994                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         4995                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         5235                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         5012                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         4419                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         5070                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         5335                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         4726                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         5017                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         4814                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         4605                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         4743                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         4522                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         4606                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         4880                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         4685                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         4269                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         4071                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         4099                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         4155                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         4304                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         4351                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         4969                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         4615                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         4261                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         4140                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         4263                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         4286                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         4713                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         2792                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         2754                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         2776                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         2647                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         2638                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         2666                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         2840                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         2263                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         2635                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         2936                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         2426                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         2567                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         2392                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         2195                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         2318                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         2204                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         2139                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         2465                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         2401                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         2282                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         2099                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         2058                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         2047                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         2113                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         2495                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         2801                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         2566                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         2573                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         2371                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         2486                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         2361                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         2508                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             2223357832                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            497837452                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        4836855044                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               14880.82                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          32372.82                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              89393                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             27188                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           59.83                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          34.50                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       111644                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   130.830139                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   100.886178                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   144.609418                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127        61262     54.87%     54.87% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        37638     33.71%     88.59% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         7298      6.54%     95.12% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         2110      1.89%     97.01% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          741      0.66%     97.68% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          449      0.40%     98.08% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          429      0.38%     98.46% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          297      0.27%     98.73% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1420      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       111644                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              9562304                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           5044096                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW              64.816696                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW              34.190676                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.52                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              51.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   186195731.904017                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   247544838.441581                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  331222210.099146                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 154282502.304000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 26250135280.188053                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 59878503014.392067                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 50298203131.812111                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 137346086709.146393                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   930.980609                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  76601932708                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   6631800000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  64294674792                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   161994216.384009                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   215369233.833586                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  297247789.305552                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 141939601.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 26250135280.188053                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 57683111006.598091                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 51985058007.856743                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 136734855135.611465                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   926.837464                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  79191836672                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   6631800000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  61704770828                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             120147                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158187                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77684                       # Transaction distribution
system.membus.trans_dist::ReadExReq            181262                       # Transaction distribution
system.membus.trans_dist::ReadExResp           181262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        120147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       420937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       417752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       838689                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 838689                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     14755648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     14658496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     29414144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29414144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            301409                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  301409    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              301409                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           622170531                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           617031062                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1606215193                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          15774290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3673862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13556934                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           80522                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              498                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1299174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1299174                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11326828                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4447462                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     33979521                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17239962                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              51219483                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1449772352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    735557120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2185329472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          239507                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10143168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17312794                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17259833     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  52956      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17312794                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 147528407500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        34145707000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       17022641072                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8635100270                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
