
---------- Begin Simulation Statistics ----------
final_tick                                38622020000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161187                       # Simulator instruction rate (inst/s)
host_mem_usage                                 842520                       # Number of bytes of host memory used
host_op_rate                                   270629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   360.02                       # Real time elapsed on the host
host_tick_rate                              107276214                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58031203                       # Number of instructions simulated
sim_ops                                      97433054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038622                       # Number of seconds simulated
sim_ticks                                 38622020000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7251896                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 41                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            410076                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7441539                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4398048                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         7251896                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2853848                       # Number of indirect misses.
system.cpu.branchPred.lookups                 8397983                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  470887                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       265159                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  36481437                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 27758724                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            410127                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    6128620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7009915                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        12197600                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             58031203                       # Number of instructions committed
system.cpu.commit.committedOps               97433054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     36725701                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.652994                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.068523                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14346154     39.06%     39.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4431355     12.07%     51.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4423003     12.04%     63.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2819163      7.68%     70.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1201390      3.27%     74.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       572412      1.56%     75.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1504899      4.10%     79.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       417410      1.14%     80.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7009915     19.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     36725701                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                  88475678                       # Number of committed integer instructions.
system.cpu.commit.loads                      29041349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         49791704     51.10%     51.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.04%     51.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.57%     52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      5.02%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.06%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.08%     57.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.22%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.69%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     59.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.69%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24082189     24.72%     85.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7400535      7.60%     93.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      5.09%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          97433054                       # Class of committed instruction
system.cpu.commit.refs                       38087230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    58031203                       # Number of Instructions Simulated
system.cpu.committedOps                      97433054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.665539                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.665539                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              12991971                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              115072907                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8876642                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  12412706                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 414562                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3818420                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    29790031                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         15336                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     9282079                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3335                       # TLB misses on write requests
system.cpu.fetch.Branches                     8397983                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   7630112                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      26914996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                139300                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       68239256                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          410                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           537                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  829124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.217440                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11183705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4868935                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.766848                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           38514301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.060145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.573879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18971399     49.26%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1922897      4.99%     54.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2283980      5.93%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   779401      2.02%     62.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   503769      1.31%     63.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1216569      3.16%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   446702      1.16%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   864502      2.24%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11525082     29.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             38514301                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12476012                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13569706                       # number of floating regfile writes
system.cpu.idleCycles                          107720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               514496                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6674576                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.694423                       # Inst execution rate
system.cpu.iew.exec_refs                     39062548                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9281624                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1408764                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              30352792                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21571                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             18051                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9754931                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           109630409                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              29780924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            944601                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             104064055                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1360                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 26005                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 414562                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 27794                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12485692                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        11229                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         5648                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          719                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1311443                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       709050                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           5648                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       427405                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          87091                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 105692351                       # num instructions consuming a value
system.cpu.iew.wb_count                     103763500                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.726331                       # average fanout of values written-back
system.cpu.iew.wb_producers                  76767644                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.686641                       # insts written-back per cycle
system.cpu.iew.wb_sent                      103880221                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                157824446                       # number of integer regfile reads
system.cpu.int_regfile_writes                75201831                       # number of integer regfile writes
system.cpu.ipc                               1.502542                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.502542                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            575636      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              55865435     53.20%     53.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41479      0.04%     53.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590143      0.56%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4913258      4.68%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 918      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                58404      0.06%     59.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79857      0.08%     59.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216981      0.21%     59.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642358      1.56%     60.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23428      0.02%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19229      0.02%     60.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646220      1.57%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24978237     23.79%     86.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7722038      7.35%     93.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4987873      4.75%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1647162      1.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              105008656                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15331641                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30661293                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15304045                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           15536282                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1913812                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018225                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  858535     44.86%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    11      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     47      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     44.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    76      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1038307     54.25%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14558      0.76%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1347      0.07%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              931      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               91015191                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219919600                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     88459455                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         106296818                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  109566292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 105008656                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               64117                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        12197354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            135468                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          63775                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     20116823                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      38514301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.726485                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.281009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9432227     24.49%     24.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4782863     12.42%     36.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5282584     13.72%     50.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4555831     11.83%     62.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4806861     12.48%     74.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4373042     11.35%     86.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2882935      7.49%     93.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1580796      4.10%     97.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              817162      2.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        38514301                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.718880                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7630208                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           254                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          11511658                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5391682                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             30352792                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9754931                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                52404900                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         38622021                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1486760                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             109139378                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 325317                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10452288                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9345321                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5683                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             287964530                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              113257017                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           128067522                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  14585509                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1013884                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 414562                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              11565156                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 18928144                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          12615615                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        175158163                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10026                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                782                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18277524                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            834                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    139346440                       # The number of ROB reads
system.cpu.rob.rob_writes                   221074959                       # The number of ROB writes
system.cpu.timesIdled                           33806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       401998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       805990                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6087                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10891                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10891                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6087                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        33956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        33956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  33956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1086592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1086592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1086592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16978                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16978000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89511500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            382250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       231291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       157982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        158952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       223299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       475885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       734096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1209981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20283712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30485184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               50768896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           403992                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018209                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 403858     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    134      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             403992                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1584536000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         735121998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         476854998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               157226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               229786                       # number of demand (read+write) hits
system.l2.demand_hits::total                   387012                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              157226                       # number of overall hits
system.l2.overall_hits::.cpu.data              229786                       # number of overall hits
system.l2.overall_hits::total                  387012                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1726                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15254                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16980                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1726                       # number of overall misses
system.l2.overall_misses::.cpu.data             15254                       # number of overall misses
system.l2.overall_misses::total                 16980                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    170295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1469732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1640027000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    170295000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1469732000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1640027000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           158952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           245040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               403992                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          158952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          245040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              403992                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.062251                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.062251                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98664.542294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96350.596565                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96585.806832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98664.542294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96350.596565                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96585.806832                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16979                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16979                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    135795000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1164600000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1300395000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    135795000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1164600000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1300395000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.062247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042028                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.062247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78676.129780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76352.193011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76588.432770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78676.129780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76352.193011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76588.432770                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       231291                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           231291                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       231291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       231291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       157982                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           157982                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       157982                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       157982                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10850                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10891                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1032827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1032827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.500943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94833.073180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94833.073180                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    815007000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    815007000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.500943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74833.073180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74833.073180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         157226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             157226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    170295000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    170295000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       158952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         158952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98664.542294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98664.542294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1726                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1726                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    135795000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    135795000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78676.129780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78676.129780                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    436905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    436905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       223299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        223299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100138.666055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100138.666055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    349593000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    349593000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80145.116919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80145.116919                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10418.762425                       # Cycle average of tags in use
system.l2.tags.total_refs                      805854                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16978                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.464601                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1439.619666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8979.142759                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.274022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.317955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12465                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.518127                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6463826                       # Number of tag accesses
system.l2.tags.data_accesses                  6463826                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         110400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         976192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1086592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       110400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110400                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16978                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2858473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25275529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28134002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2858473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2858473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2858473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25275529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             28134002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000618000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    111246250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   84890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               429583750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6552.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25302.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14827                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    505.799721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   293.726133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.960907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          619     28.83%     28.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          297     13.83%     42.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          140      6.52%     49.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          108      5.03%     54.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          100      4.66%     58.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           65      3.03%     61.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      2.75%     64.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      2.33%     66.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          709     33.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2147                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1086592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1086592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38621899000                       # Total gap between requests
system.mem_ctrls.avgGap                    2274820.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       110400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       976192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2858472.964386637323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25275529.348283700645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47254750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    382329000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27394.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25065.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7318500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3886080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            58990680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3048614400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1382374260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13666751040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18167934960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.403541                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35514575750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1289600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1817844250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8039640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4261785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62232240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3048614400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1453837440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13606571520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18183557025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.808027                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35357406000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1289600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1975014000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7448343                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7448343                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7448343                       # number of overall hits
system.cpu.icache.overall_hits::total         7448343                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       181769                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         181769                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       181769                       # number of overall misses
system.cpu.icache.overall_misses::total        181769                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4632912000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4632912000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4632912000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4632912000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7630112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7630112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7630112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7630112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023823                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023823                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023823                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023823                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25487.910480                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25487.910480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25487.910480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25487.910480                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       157982                       # number of writebacks
system.cpu.icache.writebacks::total            157982                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        22817                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        22817                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        22817                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        22817                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       158952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       158952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       158952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       158952                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3963068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3963068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3963068000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3963068000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020832                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020832                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020832                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020832                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24932.482762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24932.482762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24932.482762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24932.482762                       # average overall mshr miss latency
system.cpu.icache.replacements                 157982                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7448343                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7448343                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       181769                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        181769                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4632912000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4632912000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7630112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7630112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25487.910480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25487.910480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        22817                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        22817                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       158952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       158952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3963068000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3963068000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24932.482762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24932.482762                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           914.432003                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7607294                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            158951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.859365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   914.432003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.893000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.893000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          969                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          810                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15419175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15419175                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     25665006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25665006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25665035                       # number of overall hits
system.cpu.dcache.overall_hits::total        25665035                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       668673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         668673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       672146                       # number of overall misses
system.cpu.dcache.overall_misses::total        672146                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14835644989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14835644989                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14835644989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14835644989                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26333679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26333679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26337181                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26337181                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025392                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025521                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22186.696620                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22186.696620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22072.057245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22072.057245                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        55723                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           49                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2836                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.648449                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    12.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       231291                       # number of writebacks
system.cpu.dcache.writebacks::total            231291                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       427106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       427106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       427106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       427106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       241567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       241567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       245040                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       245040                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6823286989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6823286989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7044163989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7044163989                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009173                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009173                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009304                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009304                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28245.940004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28245.940004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28746.996364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28746.996364                       # average overall mshr miss latency
system.cpu.dcache.replacements                 244016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16640886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16640886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       646809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        646809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13463011000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13463011000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17287695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17287695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20814.507838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20814.507838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       426983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       426983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       219826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5496099000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5496099000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25002.042525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25002.042525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9024120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9024120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1372633989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1372633989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      9045984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9045984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62780.552003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62780.552003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1327187989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1327187989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61045.397590                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61045.397590                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    220877000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    220877000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63598.329974                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63598.329974                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38622020000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.133160                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25910075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            245040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.738145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.133160                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          658                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         210942488                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        210942488                       # Number of data accesses

---------- End Simulation Statistics   ----------
