{"sha": "77cea46edbb0b526aa04e4bee9be85103de60fb2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzdjZWE0NmVkYmIwYjUyNmFhMDRlNGJlZTliZTg1MTAzZGU2MGZiMg==", "commit": {"author": {"name": "Igor Zamyatin", "email": "igor.zamyatin@intel.com", "date": "2013-06-11T09:40:26Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2013-06-11T09:40:26Z"}, "message": "invoke.texi (core-avx2): Document.\n\n        * doc/invoke.texi (core-avx2): Document.\n        (slm): Likewise.\n        (atom): Updated with MOVBE.\n\nFrom-SVN: r199943", "tree": {"sha": "fd3593313657b1e5cbae094d77d6e19178107f04", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fd3593313657b1e5cbae094d77d6e19178107f04"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/77cea46edbb0b526aa04e4bee9be85103de60fb2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77cea46edbb0b526aa04e4bee9be85103de60fb2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/77cea46edbb0b526aa04e4bee9be85103de60fb2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77cea46edbb0b526aa04e4bee9be85103de60fb2/comments", "author": {"login": "Garra1980", "id": 25365940, "node_id": "MDQ6VXNlcjI1MzY1OTQw", "avatar_url": "https://avatars.githubusercontent.com/u/25365940?v=4", "gravatar_id": "", "url": "https://api.github.com/users/Garra1980", "html_url": "https://github.com/Garra1980", "followers_url": "https://api.github.com/users/Garra1980/followers", "following_url": "https://api.github.com/users/Garra1980/following{/other_user}", "gists_url": "https://api.github.com/users/Garra1980/gists{/gist_id}", "starred_url": "https://api.github.com/users/Garra1980/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/Garra1980/subscriptions", "organizations_url": "https://api.github.com/users/Garra1980/orgs", "repos_url": "https://api.github.com/users/Garra1980/repos", "events_url": "https://api.github.com/users/Garra1980/events{/privacy}", "received_events_url": "https://api.github.com/users/Garra1980/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "888f0920b96e12a50b48b3c44f08c78906200083", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/888f0920b96e12a50b48b3c44f08c78906200083", "html_url": "https://github.com/Rust-GCC/gccrs/commit/888f0920b96e12a50b48b3c44f08c78906200083"}], "stats": {"total": 17, "additions": 16, "deletions": 1}, "files": [{"sha": "52f7e7cf5375062239569b24f6e48143db59d7dc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/77cea46edbb0b526aa04e4bee9be85103de60fb2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/77cea46edbb0b526aa04e4bee9be85103de60fb2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=77cea46edbb0b526aa04e4bee9be85103de60fb2", "patch": "@@ -1,3 +1,9 @@\n+2013-06-11  Igor Zamyatin  <igor.zamyatin@intel.com>\n+\n+\t* doc/invoke.texi (core-avx2): Document.\n+\t(slm): Likewise.\n+\t(atom): Updated with MOVBE.\n+\n 2013-06-11  Richard Biener  <rguenther@suse.de>\n \n \t* collect2.c (main): Do not redirect ld stdout/stderr when"}, {"sha": "dd828800955cbc24eaff12e8d9c99b6ee4fe3fa3", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 10, "deletions": 1, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/77cea46edbb0b526aa04e4bee9be85103de60fb2/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/77cea46edbb0b526aa04e4bee9be85103de60fb2/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=77cea46edbb0b526aa04e4bee9be85103de60fb2", "patch": "@@ -13833,10 +13833,19 @@ Intel Core CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,\n SSE4.1, SSE4.2, AVX, AES, PCLMUL, FSGSBASE, RDRND and F16C instruction\n set support.\n \n+@item core-avx2\n+Intel Core CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,\n+SSE4.1, SSE4.2, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA, BMI, BMI2\n+and F16C instruction set support.\n+\n @item atom\n-Intel Atom CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3 and SSSE3\n+Intel Atom CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3 and SSSE3\n instruction set support.\n \n+@item slm\n+Intel Silvermont CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,\n+SSE4.1 and SSE4.2 instruction set support.\n+\n @item k6\n AMD K6 CPU with MMX instruction set support.\n "}]}