{"Soonhoi Ha": [1, ["Rate Optimal VLSI Design from Data Flow Graph", ["Moonwook Oh", "Soonhoi Ha"], "", "dac", 1998]], "Sung-Mo Kang": [0.8804949820041656, ["Layout Extraction and Verification Methodology CMOS I/O Circuits", ["Tong Li", "Sung-Mo Kang"], "https://doi.org/10.1145/277044.277129", "dac", 1998]], "Eun Sei Park": [0.574954204261303, ["An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits", ["Byunggyu Kwak", "Eun Sei Park"], "https://doi.org/10.1145/277044.277218", "dac", 1998]]}