| units: 30 tech: scmos format: MIT
p ALU_0/OR2_0/a_2_8# VDD ALU_0/enb0 2 4 4257 2543
n func2 VSS ALU_0/OR2_0/a_2_8# 2 4 4241 2475
n func1 ALU_0/OR2_0/a_2_8# VSS 2 4 4233 2475
n ALU_0/OR2_0/a_2_8# VSS ALU_0/enb0 2 4 4257 2475
p func2 ALU_0/OR2_0/a_9_76# ALU_0/OR2_0/a_2_8# 2 4 4241 2543
p func1 VDD ALU_0/OR2_0/a_9_76# 2 4 4233 2543
n func1 ALU_0/NAND3_0/a_9_8# ALU_0/NAND3_0/a_17_8# 2 4 4121 999
n func2 VSS ALU_0/NAND3_0/a_9_8# 2 4 4113 999
p func1 VDD ALU_0/enb6 2 4 4121 1067
n func0 ALU_0/NAND3_0/a_17_8# ALU_0/enb6 2 4 4130 999
p func2 ALU_0/enb6 VDD 2 4 4113 1067
p func0 ALU_0/enb6 VDD 2 4 4130 1067
n func2 ALU_0/NAND3_1/a_9_8# ALU_0/NAND3_1/a_17_8# 2 4 4116 1291
n ALU_0/INV_0/Y VSS ALU_0/NAND3_1/a_9_8# 2 4 4108 1291
p func2 VDD ALU_0/enb5 2 4 4116 1359
n func1 ALU_0/NAND3_1/a_17_8# ALU_0/enb5 2 4 4125 1291
p ALU_0/INV_0/Y ALU_0/enb5 VDD 2 4 4108 1359
p func1 ALU_0/enb5 VDD 2 4 4125 1359
p ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y1 Y1 2 8 4646 2271
n ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/8AND2_0/Y1 Y1 2 4 4646 2208
p ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y2 Y2 2 8 4671 2271
n ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/8AND2_0/Y2 Y2 2 4 4671 2208
p ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y3 Y3 2 8 4696 2271
n ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/8AND2_0/Y3 Y3 2 4 4696 2208
p ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y4 Y4 2 8 4721 2271
n ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/8AND2_0/Y4 Y4 2 4 4721 2208
p ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y5 Y5 2 8 4746 2271
n ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/8AND2_0/Y5 Y5 2 4 4746 2208
p ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y6 Y6 2 8 4771 2271
n ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/8AND2_0/Y6 Y6 2 4 4771 2208
p ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y7 Y7 2 8 4796 2271
n ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/8AND2_0/Y7 Y7 2 4 4796 2208
p ALU_0/enb1 VDD ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y 2 4 4598 2275
n ALU_0/enb1 VSS ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y 2 4 4598 2208
p ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y0 Y0 2 8 4621 2271
n ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/8AND2_0/Y0 Y0 2 4 4621 2208
p ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_2_72# VDD ALU_0/8bitAND2_0/8AND2_0/Y0 2 4 4302 2276
p B0 VDD ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_2_72# 2 8 4286 2272
n B0 ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_9_8# ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_2_72# 2 8 4286 2208
p A0 ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_2_72# VDD 2 8 4278 2272
n A0 VSS ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_9_8# 2 8 4278 2208
n ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_2_72# VSS ALU_0/8bitAND2_0/8AND2_0/Y0 2 4 4302 2208
p ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_2_72# VDD ALU_0/8bitAND2_0/8AND2_0/Y1 2 4 4342 2276
p B1 VDD ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_2_72# 2 8 4326 2272
n B1 ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_9_8# ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_2_72# 2 8 4326 2208
p A1 ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_2_72# VDD 2 8 4318 2272
n A1 VSS ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_9_8# 2 8 4318 2208
n ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_2_72# VSS ALU_0/8bitAND2_0/8AND2_0/Y1 2 4 4342 2208
p ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_2_72# VDD ALU_0/8bitAND2_0/8AND2_0/Y2 2 4 4382 2276
p B2 VDD ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_2_72# 2 8 4366 2272
n B2 ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_9_8# ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_2_72# 2 8 4366 2208
p A2 ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_2_72# VDD 2 8 4358 2272
n A2 VSS ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_9_8# 2 8 4358 2208
n ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_2_72# VSS ALU_0/8bitAND2_0/8AND2_0/Y2 2 4 4382 2208
p ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_2_72# VDD ALU_0/8bitAND2_0/8AND2_0/Y3 2 4 4422 2276
p B3 VDD ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_2_72# 2 8 4406 2272
n B3 ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_9_8# ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_2_72# 2 8 4406 2208
p A3 ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_2_72# VDD 2 8 4398 2272
n A3 VSS ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_9_8# 2 8 4398 2208
n ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_2_72# VSS ALU_0/8bitAND2_0/8AND2_0/Y3 2 4 4422 2208
p ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_2_72# VDD ALU_0/8bitAND2_0/8AND2_0/Y4 2 4 4462 2276
p B4 VDD ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_2_72# 2 8 4446 2272
n B4 ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_9_8# ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_2_72# 2 8 4446 2208
p A4 ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_2_72# VDD 2 8 4438 2272
n A4 VSS ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_9_8# 2 8 4438 2208
n ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_2_72# VSS ALU_0/8bitAND2_0/8AND2_0/Y4 2 4 4462 2208
p ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_2_72# VDD ALU_0/8bitAND2_0/8AND2_0/Y5 2 4 4502 2276
p B5 VDD ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_2_72# 2 8 4486 2272
n B5 ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_9_8# ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_2_72# 2 8 4486 2208
p A5 ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_2_72# VDD 2 8 4478 2272
n A5 VSS ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_9_8# 2 8 4478 2208
n ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_2_72# VSS ALU_0/8bitAND2_0/8AND2_0/Y5 2 4 4502 2208
p ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_2_72# VDD ALU_0/8bitAND2_0/8AND2_0/Y6 2 4 4542 2276
p B6 VDD ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_2_72# 2 8 4526 2272
n B6 ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_9_8# ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_2_72# 2 8 4526 2208
p A6 ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_2_72# VDD 2 8 4518 2272
n A6 VSS ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_9_8# 2 8 4518 2208
n ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_2_72# VSS ALU_0/8bitAND2_0/8AND2_0/Y6 2 4 4542 2208
p ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_2_72# VDD ALU_0/8bitAND2_0/8AND2_0/Y7 2 4 4582 2276
p B7 VDD ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_2_72# 2 8 4566 2272
n B7 ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_9_8# ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_2_72# 2 8 4566 2208
p A7 ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_2_72# VDD 2 8 4558 2272
n A7 VSS ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_9_8# 2 8 4558 2208
n ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_2_72# VSS ALU_0/8bitAND2_0/8AND2_0/Y7 2 4 4582 2208
p ALU_0/8bitADDSUB_0/INV_1/A VDD ALU_0/Cin 2 4 4759 2542
n ALU_0/8bitADDSUB_0/INV_1/A VSS ALU_0/Cin 2 4 4759 2475
p ALU_0/8bitADDSUB_0/INV_2/A VDD ALU_0/8bitADDSUB_0/INV_2/Y 2 4 5010 2542
n ALU_0/8bitADDSUB_0/INV_2/A VSS ALU_0/8bitADDSUB_0/INV_2/Y 2 4 5010 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A1 Y1 2 8 6440 2538
n ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/A1 Y1 2 4 6440 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A2 Y2 2 8 6465 2538
n ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/A2 Y2 2 4 6465 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A3 Y3 2 8 6490 2538
n ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/A3 Y3 2 4 6490 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A4 Y4 2 8 6515 2538
n ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/A4 Y4 2 4 6515 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A5 Y5 2 8 6540 2538
n ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/A5 Y5 2 4 6540 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A6 Y6 2 8 6565 2538
n ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/A6 Y6 2 4 6565 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A7 Y7 2 8 6590 2538
n ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/A7 Y7 2 4 6590 2475
p ALU_0/enb0 VDD ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y 2 4 6392 2542
n ALU_0/enb0 VSS ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y 2 4 6392 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A0 Y0 2 8 6415 2538
n ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/A0 Y0 2 4 6415 2475
p ALU_0/8bitADDSUB_0/INV_3/A VDD ALU_0/8bitADDSUB_0/INV_3/Y 2 4 5261 2542
n ALU_0/8bitADDSUB_0/INV_3/A VSS ALU_0/8bitADDSUB_0/INV_3/Y 2 4 5261 2475
p ALU_0/8bitADDSUB_0/INV_5/A VDD ALU_0/8bitADDSUB_0/INV_5/Y 2 4 5763 2542
n ALU_0/8bitADDSUB_0/INV_5/A VSS ALU_0/8bitADDSUB_0/INV_5/Y 2 4 5763 2475
p ALU_0/8bitADDSUB_0/INV_4/A VDD ALU_0/8bitADDSUB_0/INV_4/Y 2 4 5512 2542
n ALU_0/8bitADDSUB_0/INV_4/A VSS ALU_0/8bitADDSUB_0/INV_4/Y 2 4 5512 2475
p ALU_0/8bitADDSUB_0/INV_6/A VDD ALU_0/8bitADDSUB_0/INV_6/Y 2 4 6014 2542
n ALU_0/8bitADDSUB_0/INV_6/A VSS ALU_0/8bitADDSUB_0/INV_6/Y 2 4 6014 2475
p ALU_0/enb0 VDD ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/Y 2 4 6353 2542
n ALU_0/enb0 VSS ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/Y 2 4 6353 2475
p ALU_0/enb0 ALU_0/8bitADDSUB_0/XOR2_0/Y Overflow 2 8 6376 2538
n ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/Y ALU_0/8bitADDSUB_0/XOR2_0/Y Overflow 2 4 6376 2475
p ALU_0/8bitADDSUB_0/INV_7/A VDD ALU_0/8bitADDSUB_0/INV_7/Y 2 4 6265 2542
n ALU_0/8bitADDSUB_0/INV_7/A VSS ALU_0/8bitADDSUB_0/INV_7/Y 2 4 6265 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_69# 2 4 4431 2536
p A0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_69# 2 4 4415 2536
n func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_2_8# ALU_0/8bitADDSUB_0/INV_0/A 2 8 4376 2475
n A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_109_8# ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A 2 4 4465 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_41_8# 2 4 4392 2475
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_104_8# 2 4 4455 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_41_69# 2 4 4392 2536
p ALU_0/8bitADDSUB_0/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_69# ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A 2 4 4439 2536
p ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_104_69# ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_109_69# 2 4 4460 2536
n A0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_8# 2 4 4415 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_69# VDD 2 4 4423 2536
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_8# 2 4 4431 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_104_69# 2 4 4455 2536
n ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_2_8# 2 8 4368 2475
p A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_41_69# ALU_0/8bitADDSUB_0/INV_0/A 2 4 4397 2536
p A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_109_69# ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A 2 4 4465 2536
n A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_2_8# VSS 2 8 4360 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_2_57# 2 16 4368 2524
n ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_104_8# ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_109_8# 2 4 4460 2475
n A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_41_8# ALU_0/8bitADDSUB_0/INV_0/A 2 4 4397 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_8# VSS 2 4 4423 2475
p A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_2_57# VDD 2 16 4360 2524
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_2_57# ALU_0/8bitADDSUB_0/INV_0/A 2 16 4376 2524
n ALU_0/8bitADDSUB_0/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_8# ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A 2 4 4439 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/Y 2 4 4277 2542
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/Y 2 4 4277 2475
p B0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/Y 2 4 4293 2542
n B0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/Y 2 4 4293 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_25_8# 2 4 4325 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_2_68# 2 4 4333 2535
n B0 ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_9_8# VSS 2 4 4317 2475
n func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_9_8# 2 4 4309 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_25_8# ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y 2 4 4333 2475
p B0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_2_68# 2 4 4317 2535
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_2_68# VDD 2 4 4309 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_2_68# ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y 2 4 4325 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A VDD ALU_0/8bitADDSUB_0/BUFFER8_0/A0 2 4 4492 2542
n ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A VSS ALU_0/8bitADDSUB_0/BUFFER8_0/A0 2 4 4492 2475
p ALU_0/Cin VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_69# 2 4 4933 2536
p A2 VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_69# 2 4 4917 2536
n ALU_0/Cin ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_2_8# ALU_0/8bitADDSUB_0/INV_2/A 2 8 4878 2475
n A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_109_8# ALU_0/Sbout 2 4 4967 2475
n ALU_0/Bin VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_41_8# 2 4 4894 2475
n ALU_0/Cin VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_104_8# 2 4 4957 2475
p ALU_0/Bin VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_41_69# 2 4 4894 2536
p ALU_0/8bitADDSUB_0/INV_2/A ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_69# ALU_0/Sbout 2 4 4941 2536
p ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_104_69# ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_109_69# 2 4 4962 2536
n A2 VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_8# 2 4 4917 2475
p ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_69# VDD 2 4 4925 2536
n ALU_0/Cin VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_8# 2 4 4933 2475
p ALU_0/Cin VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_104_69# 2 4 4957 2536
n ALU_0/Bin VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_2_8# 2 8 4870 2475
p A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_41_69# ALU_0/8bitADDSUB_0/INV_2/A 2 4 4899 2536
p A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_109_69# ALU_0/Sbout 2 4 4967 2536
n A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_2_8# VSS 2 8 4862 2475
p ALU_0/Bin VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_2_57# 2 16 4870 2524
n ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_104_8# ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_109_8# 2 4 4962 2475
n A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_41_8# ALU_0/8bitADDSUB_0/INV_2/A 2 4 4899 2475
n ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_8# VSS 2 4 4925 2475
p A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_2_57# VDD 2 16 4862 2524
p ALU_0/Cin ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_2_57# ALU_0/8bitADDSUB_0/INV_2/A 2 16 4878 2524
n ALU_0/8bitADDSUB_0/INV_2/A ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_8# ALU_0/Sbout 2 4 4941 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/Y 2 4 4779 2542
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/Y 2 4 4779 2475
p B2 VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/Y 2 4 4795 2542
n B2 VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/Y 2 4 4795 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_25_8# 2 4 4827 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/Y ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_2_68# 2 4 4835 2535
n B2 ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_9_8# VSS 2 4 4819 2475
n func0 ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_9_8# 2 4 4811 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_25_8# ALU_0/Bin 2 4 4835 2475
p B2 VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_2_68# 2 4 4819 2535
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_2_68# VDD 2 4 4811 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_2_68# ALU_0/Bin 2 4 4827 2535
p ALU_0/Sbout VDD ALU_0/8bitADDSUB_0/BUFFER8_0/A2 2 4 4994 2542
n ALU_0/Sbout VSS ALU_0/8bitADDSUB_0/BUFFER8_0/A2 2 4 4994 2475
p ALU_0/8bitADDSUB_0/INV_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_69# 2 4 4682 2536
p A1 VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_69# 2 4 4666 2536
n ALU_0/8bitADDSUB_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_2_8# ALU_0/8bitADDSUB_0/INV_1/A 2 8 4627 2475
n A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_109_8# ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A 2 4 4716 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_41_8# 2 4 4643 2475
n ALU_0/8bitADDSUB_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_104_8# 2 4 4706 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_41_69# 2 4 4643 2536
p ALU_0/8bitADDSUB_0/INV_1/A ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_69# ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A 2 4 4690 2536
p ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_104_69# ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_109_69# 2 4 4711 2536
n A1 VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_8# 2 4 4666 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_69# VDD 2 4 4674 2536
n ALU_0/8bitADDSUB_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_8# 2 4 4682 2475
p ALU_0/8bitADDSUB_0/INV_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_104_69# 2 4 4706 2536
n ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_2_8# 2 8 4619 2475
p A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_41_69# ALU_0/8bitADDSUB_0/INV_1/A 2 4 4648 2536
p A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_109_69# ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A 2 4 4716 2536
n A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_2_8# VSS 2 8 4611 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_2_57# 2 16 4619 2524
n ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_104_8# ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_109_8# 2 4 4711 2475
n A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_41_8# ALU_0/8bitADDSUB_0/INV_1/A 2 4 4648 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_8# VSS 2 4 4674 2475
p A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_2_57# VDD 2 16 4611 2524
p ALU_0/8bitADDSUB_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_2_57# ALU_0/8bitADDSUB_0/INV_1/A 2 16 4627 2524
n ALU_0/8bitADDSUB_0/INV_1/A ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_8# ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A 2 4 4690 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/Y 2 4 4528 2542
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/Y 2 4 4528 2475
p B1 VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/Y 2 4 4544 2542
n B1 VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/Y 2 4 4544 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_25_8# 2 4 4576 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_2_68# 2 4 4584 2535
n B1 ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_9_8# VSS 2 4 4568 2475
n func0 ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_9_8# 2 4 4560 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_25_8# ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y 2 4 4584 2475
p B1 VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_2_68# 2 4 4568 2535
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_2_68# VDD 2 4 4560 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_2_68# ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y 2 4 4576 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A VDD ALU_0/8bitADDSUB_0/BUFFER8_0/A1 2 4 4743 2542
n ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A VSS ALU_0/8bitADDSUB_0/BUFFER8_0/A1 2 4 4743 2475
p ALU_0/8bitADDSUB_0/INV_2/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_69# 2 4 5184 2536
p A3 VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_69# 2 4 5168 2536
n ALU_0/8bitADDSUB_0/INV_2/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_2_8# ALU_0/8bitADDSUB_0/INV_3/A 2 8 5129 2475
n A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_109_8# ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A 2 4 5218 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_41_8# 2 4 5145 2475
n ALU_0/8bitADDSUB_0/INV_2/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_104_8# 2 4 5208 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_41_69# 2 4 5145 2536
p ALU_0/8bitADDSUB_0/INV_3/A ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_69# ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A 2 4 5192 2536
p ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_104_69# ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_109_69# 2 4 5213 2536
n A3 VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_8# 2 4 5168 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_69# VDD 2 4 5176 2536
n ALU_0/8bitADDSUB_0/INV_2/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_8# 2 4 5184 2475
p ALU_0/8bitADDSUB_0/INV_2/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_104_69# 2 4 5208 2536
n ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_2_8# 2 8 5121 2475
p A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_41_69# ALU_0/8bitADDSUB_0/INV_3/A 2 4 5150 2536
p A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_109_69# ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A 2 4 5218 2536
n A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_2_8# VSS 2 8 5113 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_2_57# 2 16 5121 2524
n ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_104_8# ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_109_8# 2 4 5213 2475
n A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_41_8# ALU_0/8bitADDSUB_0/INV_3/A 2 4 5150 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_8# VSS 2 4 5176 2475
p A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_2_57# VDD 2 16 5113 2524
p ALU_0/8bitADDSUB_0/INV_2/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_2_57# ALU_0/8bitADDSUB_0/INV_3/A 2 16 5129 2524
n ALU_0/8bitADDSUB_0/INV_3/A ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_8# ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A 2 4 5192 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/Y 2 4 5030 2542
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/Y 2 4 5030 2475
p B3 VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/Y 2 4 5046 2542
n B3 VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/Y 2 4 5046 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_25_8# 2 4 5078 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_2_68# 2 4 5086 2535
n B3 ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_9_8# VSS 2 4 5070 2475
n func0 ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_9_8# 2 4 5062 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_25_8# ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y 2 4 5086 2475
p B3 VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_2_68# 2 4 5070 2535
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_2_68# VDD 2 4 5062 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_2_68# ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y 2 4 5078 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A VDD ALU_0/8bitADDSUB_0/BUFFER8_0/A3 2 4 5245 2542
n ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A VSS ALU_0/8bitADDSUB_0/BUFFER8_0/A3 2 4 5245 2475
p ALU_0/8bitADDSUB_0/INV_3/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_69# 2 4 5435 2536
p A4 VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_69# 2 4 5419 2536
n ALU_0/8bitADDSUB_0/INV_3/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_2_8# ALU_0/8bitADDSUB_0/INV_4/A 2 8 5380 2475
n A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_109_8# ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A 2 4 5469 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_41_8# 2 4 5396 2475
n ALU_0/8bitADDSUB_0/INV_3/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_104_8# 2 4 5459 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_41_69# 2 4 5396 2536
p ALU_0/8bitADDSUB_0/INV_4/A ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_69# ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A 2 4 5443 2536
p ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_104_69# ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_109_69# 2 4 5464 2536
n A4 VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_8# 2 4 5419 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_69# VDD 2 4 5427 2536
n ALU_0/8bitADDSUB_0/INV_3/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_8# 2 4 5435 2475
p ALU_0/8bitADDSUB_0/INV_3/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_104_69# 2 4 5459 2536
n ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_2_8# 2 8 5372 2475
p A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_41_69# ALU_0/8bitADDSUB_0/INV_4/A 2 4 5401 2536
p A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_109_69# ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A 2 4 5469 2536
n A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_2_8# VSS 2 8 5364 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_2_57# 2 16 5372 2524
n ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_104_8# ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_109_8# 2 4 5464 2475
n A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_41_8# ALU_0/8bitADDSUB_0/INV_4/A 2 4 5401 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_8# VSS 2 4 5427 2475
p A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_2_57# VDD 2 16 5364 2524
p ALU_0/8bitADDSUB_0/INV_3/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_2_57# ALU_0/8bitADDSUB_0/INV_4/A 2 16 5380 2524
n ALU_0/8bitADDSUB_0/INV_4/A ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_8# ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A 2 4 5443 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/Y 2 4 5281 2542
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/Y 2 4 5281 2475
p B4 VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/Y 2 4 5297 2542
n B4 VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/Y 2 4 5297 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_25_8# 2 4 5329 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_2_68# 2 4 5337 2535
n B4 ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_9_8# VSS 2 4 5321 2475
n func0 ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_9_8# 2 4 5313 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_25_8# ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y 2 4 5337 2475
p B4 VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_2_68# 2 4 5321 2535
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_2_68# VDD 2 4 5313 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_2_68# ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y 2 4 5329 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A VDD ALU_0/8bitADDSUB_0/BUFFER8_0/A4 2 4 5496 2542
n ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A VSS ALU_0/8bitADDSUB_0/BUFFER8_0/A4 2 4 5496 2475
p ALU_0/8bitADDSUB_0/INV_4/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_69# 2 4 5686 2536
p A5 VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_69# 2 4 5670 2536
n ALU_0/8bitADDSUB_0/INV_4/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_2_8# ALU_0/8bitADDSUB_0/INV_5/A 2 8 5631 2475
n A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_109_8# ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A 2 4 5720 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_41_8# 2 4 5647 2475
n ALU_0/8bitADDSUB_0/INV_4/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_104_8# 2 4 5710 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_41_69# 2 4 5647 2536
p ALU_0/8bitADDSUB_0/INV_5/A ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_69# ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A 2 4 5694 2536
p ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_104_69# ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_109_69# 2 4 5715 2536
n A5 VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_8# 2 4 5670 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_69# VDD 2 4 5678 2536
n ALU_0/8bitADDSUB_0/INV_4/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_8# 2 4 5686 2475
p ALU_0/8bitADDSUB_0/INV_4/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_104_69# 2 4 5710 2536
n ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_2_8# 2 8 5623 2475
p A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_41_69# ALU_0/8bitADDSUB_0/INV_5/A 2 4 5652 2536
p A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_109_69# ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A 2 4 5720 2536
n A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_2_8# VSS 2 8 5615 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_2_57# 2 16 5623 2524
n ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_104_8# ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_109_8# 2 4 5715 2475
n A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_41_8# ALU_0/8bitADDSUB_0/INV_5/A 2 4 5652 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_8# VSS 2 4 5678 2475
p A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_2_57# VDD 2 16 5615 2524
p ALU_0/8bitADDSUB_0/INV_4/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_2_57# ALU_0/8bitADDSUB_0/INV_5/A 2 16 5631 2524
n ALU_0/8bitADDSUB_0/INV_5/A ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_8# ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A 2 4 5694 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/Y 2 4 5532 2542
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/Y 2 4 5532 2475
p B5 VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/Y 2 4 5548 2542
n B5 VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/Y 2 4 5548 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_25_8# 2 4 5580 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_2_68# 2 4 5588 2535
n B5 ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_9_8# VSS 2 4 5572 2475
n func0 ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_9_8# 2 4 5564 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_25_8# ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y 2 4 5588 2475
p B5 VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_2_68# 2 4 5572 2535
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_2_68# VDD 2 4 5564 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_2_68# ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y 2 4 5580 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A VDD ALU_0/8bitADDSUB_0/BUFFER8_0/A5 2 4 5747 2542
n ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A VSS ALU_0/8bitADDSUB_0/BUFFER8_0/A5 2 4 5747 2475
p ALU_0/8bitADDSUB_0/INV_5/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_69# 2 4 5937 2536
p A6 VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_69# 2 4 5921 2536
n ALU_0/8bitADDSUB_0/INV_5/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_2_8# ALU_0/8bitADDSUB_0/INV_6/A 2 8 5882 2475
n A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_109_8# ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A 2 4 5971 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_41_8# 2 4 5898 2475
n ALU_0/8bitADDSUB_0/INV_5/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_104_8# 2 4 5961 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_41_69# 2 4 5898 2536
p ALU_0/8bitADDSUB_0/INV_6/A ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_69# ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A 2 4 5945 2536
p ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_104_69# ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_109_69# 2 4 5966 2536
n A6 VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_8# 2 4 5921 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_69# VDD 2 4 5929 2536
n ALU_0/8bitADDSUB_0/INV_5/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_8# 2 4 5937 2475
p ALU_0/8bitADDSUB_0/INV_5/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_104_69# 2 4 5961 2536
n ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_2_8# 2 8 5874 2475
p A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_41_69# ALU_0/8bitADDSUB_0/INV_6/A 2 4 5903 2536
p A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_109_69# ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A 2 4 5971 2536
n A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_2_8# VSS 2 8 5866 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_2_57# 2 16 5874 2524
n ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_104_8# ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_109_8# 2 4 5966 2475
n A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_41_8# ALU_0/8bitADDSUB_0/INV_6/A 2 4 5903 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_8# VSS 2 4 5929 2475
p A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_2_57# VDD 2 16 5866 2524
p ALU_0/8bitADDSUB_0/INV_5/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_2_57# ALU_0/8bitADDSUB_0/INV_6/A 2 16 5882 2524
n ALU_0/8bitADDSUB_0/INV_6/A ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_8# ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A 2 4 5945 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/Y 2 4 5783 2542
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/Y 2 4 5783 2475
p B6 VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/Y 2 4 5799 2542
n B6 VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/Y 2 4 5799 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_25_8# 2 4 5831 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_2_68# 2 4 5839 2535
n B6 ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_9_8# VSS 2 4 5823 2475
n func0 ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_9_8# 2 4 5815 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_25_8# ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y 2 4 5839 2475
p B6 VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_2_68# 2 4 5823 2535
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_2_68# VDD 2 4 5815 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_2_68# ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y 2 4 5831 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A VDD ALU_0/8bitADDSUB_0/BUFFER8_0/A6 2 4 5998 2542
n ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A VSS ALU_0/8bitADDSUB_0/BUFFER8_0/A6 2 4 5998 2475
p ALU_0/8bitADDSUB_0/INV_6/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_69# 2 4 6188 2536
p A7 VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_69# 2 4 6172 2536
n ALU_0/8bitADDSUB_0/INV_6/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_2_8# ALU_0/8bitADDSUB_0/INV_7/A 2 8 6133 2475
n A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_109_8# ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A 2 4 6222 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_41_8# 2 4 6149 2475
n ALU_0/8bitADDSUB_0/INV_6/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_104_8# 2 4 6212 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_41_69# 2 4 6149 2536
p ALU_0/8bitADDSUB_0/INV_7/A ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_69# ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A 2 4 6196 2536
p ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_104_69# ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_109_69# 2 4 6217 2536
n A7 VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_8# 2 4 6172 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_69# VDD 2 4 6180 2536
n ALU_0/8bitADDSUB_0/INV_6/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_8# 2 4 6188 2475
p ALU_0/8bitADDSUB_0/INV_6/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_104_69# 2 4 6212 2536
n ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_2_8# 2 8 6125 2475
p A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_41_69# ALU_0/8bitADDSUB_0/INV_7/A 2 4 6154 2536
p A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_109_69# ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A 2 4 6222 2536
n A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_2_8# VSS 2 8 6117 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_2_57# 2 16 6125 2524
n ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_104_8# ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_109_8# 2 4 6217 2475
n A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_41_8# ALU_0/8bitADDSUB_0/INV_7/A 2 4 6154 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_8# VSS 2 4 6180 2475
p A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_2_57# VDD 2 16 6117 2524
p ALU_0/8bitADDSUB_0/INV_6/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_2_57# ALU_0/8bitADDSUB_0/INV_7/A 2 16 6133 2524
n ALU_0/8bitADDSUB_0/INV_7/A ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_8# ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A 2 4 6196 2475
p func0 VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/Y 2 4 6034 2542
n func0 VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/Y 2 4 6034 2475
p B7 VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/Y 2 4 6050 2542
n B7 VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/Y 2 4 6050 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_25_8# 2 4 6082 2475
p ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_2_68# 2 4 6090 2535
n B7 ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_9_8# VSS 2 4 6074 2475
n func0 ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_9_8# 2 4 6066 2475
n ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_25_8# ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y 2 4 6090 2475
p B7 VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_2_68# 2 4 6074 2535
p func0 ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_2_68# VDD 2 4 6066 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_2_68# ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y 2 4 6082 2535
p ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A VDD ALU_0/8bitADDSUB_0/BUFFER8_0/A7 2 4 6249 2542
n ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A VSS ALU_0/8bitADDSUB_0/BUFFER8_0/A7 2 4 6249 2475
p ALU_0/8bitADDSUB_0/INV_7/Y VDD ALU_0/8bitADDSUB_0/XOR2_0/INV_1/Y 2 4 6281 2542
n ALU_0/8bitADDSUB_0/INV_7/Y VSS ALU_0/8bitADDSUB_0/XOR2_0/INV_1/Y 2 4 6281 2475
p func0 VDD ALU_0/8bitADDSUB_0/XOR2_0/INV_0/Y 2 4 6297 2542
n func0 VSS ALU_0/8bitADDSUB_0/XOR2_0/INV_0/Y 2 4 6297 2475
n ALU_0/8bitADDSUB_0/XOR2_0/INV_0/Y VSS ALU_0/8bitADDSUB_0/XOR2_0/a_25_8# 2 4 6329 2475
p ALU_0/8bitADDSUB_0/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/XOR2_0/Y ALU_0/8bitADDSUB_0/XOR2_0/a_2_68# 2 4 6337 2535
n func0 ALU_0/8bitADDSUB_0/XOR2_0/a_9_8# VSS 2 4 6321 2475
n ALU_0/8bitADDSUB_0/INV_7/Y ALU_0/8bitADDSUB_0/XOR2_0/Y ALU_0/8bitADDSUB_0/XOR2_0/a_9_8# 2 4 6313 2475
n ALU_0/8bitADDSUB_0/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/XOR2_0/a_25_8# ALU_0/8bitADDSUB_0/XOR2_0/Y 2 4 6337 2475
p func0 VDD ALU_0/8bitADDSUB_0/XOR2_0/a_2_68# 2 4 6321 2535
p ALU_0/8bitADDSUB_0/INV_7/Y ALU_0/8bitADDSUB_0/XOR2_0/a_2_68# VDD 2 4 6313 2535
p ALU_0/8bitADDSUB_0/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/XOR2_0/a_2_68# ALU_0/8bitADDSUB_0/XOR2_0/Y 2 4 6329 2535
p ALU_0/8bitADDSUB_0/INV_0/A VDD ALU_0/8bitADDSUB_0/INV_0/Y 2 4 4508 2542
n ALU_0/8bitADDSUB_0/INV_0/A VSS ALU_0/8bitADDSUB_0/INV_0/Y 2 4 4508 2475
p ALU_0/Comparator8_0/INV_1/A VDD ALU_0/Comparator8_0/Greater 2 4 6393 1066
n ALU_0/Comparator8_0/INV_1/A VSS ALU_0/Comparator8_0/Greater 2 4 6393 999
p ALU_0/enb6 ALU_0/Comparator8_0/Equal Y1 2 8 6497 1062
n ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/Equal Y1 2 4 6497 999
p ALU_0/enb6 ALU_0/Comparator8_0/Greater Y2 2 8 6522 1062
n ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/Greater Y2 2 4 6522 999
p ALU_0/enb6 VSS Y3 2 8 6547 1062
n ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y VSS Y3 2 4 6547 999
p ALU_0/enb6 VSS Y4 2 8 6572 1062
n ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y VSS Y4 2 4 6572 999
p ALU_0/enb6 VSS Y5 2 8 6597 1062
n ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y VSS Y5 2 4 6597 999
p ALU_0/enb6 VSS Y6 2 8 6622 1062
n ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y VSS Y6 2 4 6622 999
p ALU_0/enb6 VSS Y7 2 8 6647 1062
n ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y VSS Y7 2 4 6647 999
p ALU_0/enb6 VDD ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y 2 4 6449 1066
n ALU_0/enb6 VSS ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y 2 4 6449 999
p ALU_0/enb6 ALU_0/Comparator8_0/Less Y0 2 8 6472 1062
n ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/Less Y0 2 4 6472 999
p ALU_0/Comparator8_0/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Equal 2 4 6433 1067
p VSS VDD ALU_0/Comparator8_0/AND2_0/a_2_72# 2 8 6417 1063
n VSS ALU_0/Comparator8_0/AND2_0/a_9_8# ALU_0/Comparator8_0/AND2_0/a_2_72# 2 8 6417 999
p ALU_0/Comparator8_0/AND2_0/B ALU_0/Comparator8_0/AND2_0/a_2_72# VDD 2 8 6409 1063
n ALU_0/Comparator8_0/AND2_0/B VSS ALU_0/Comparator8_0/AND2_0/a_9_8# 2 8 6409 999
n ALU_0/Comparator8_0/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Equal 2 4 6433 999
p ALU_0/Comparator8_0/Comparator4_0/INV_1/A VDD ALU_0/Comparator8_0/AOI21_0/B 2 4 5279 1066
n ALU_0/Comparator8_0/Comparator4_0/INV_1/A VSS ALU_0/Comparator8_0/AOI21_0/B 2 4 5279 999
p B3 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Bbar 2 4 4293 1066
n B3 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Bbar 2 4 4293 999
n ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A VSS ALU_0/Comparator8_0/Comparator4_0/AND2_3/B 2 4 4397 999
n ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A ALU_0/Comparator8_0/Comparator4_0/AND2_3/B VSS 2 4 4389 999
p ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/NOR2_0/a_9_76# ALU_0/Comparator8_0/Comparator4_0/AND2_3/B 2 4 4397 1067
p ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/NOR2_0/a_9_76# 2 4 4389 1067
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A 2 4 4333 1067
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Abar VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_2_72# 2 8 4317 1063
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_2_72# 2 8 4317 999
p B3 ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_2_72# VDD 2 8 4309 1063
n B3 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_9_8# 2 8 4309 999
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A 2 4 4333 999
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A 2 4 4373 1067
p A3 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_2_72# 2 8 4357 1063
n A3 ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_2_72# 2 8 4357 999
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_2_72# VDD 2 8 4349 1063
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Bbar VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_9_8# 2 8 4349 999
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A 2 4 4373 999
p A3 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Abar 2 4 4277 1066
n A3 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Abar 2 4 4277 999
p B2 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar 2 4 4429 1066
n B2 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar 2 4 4429 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_3/A VSS ALU_0/Comparator8_0/Comparator4_0/AND2_1/A 2 4 4533 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_0/A ALU_0/Comparator8_0/Comparator4_0/AND2_1/A VSS 2 4 4525 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_3/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/NOR2_0/a_9_76# ALU_0/Comparator8_0/Comparator4_0/AND2_1/A 2 4 4533 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_0/A VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/NOR2_0/a_9_76# 2 4 4525 1067
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/AND2_0/A 2 4 4469 1067
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_2_72# 2 8 4453 1063
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_2_72# 2 8 4453 999
p B2 ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_2_72# VDD 2 8 4445 1063
n B2 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_9_8# 2 8 4445 999
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/AND2_0/A 2 4 4469 999
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/AND2_3/A 2 4 4509 1067
p A2 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_2_72# 2 8 4493 1063
n A2 ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_2_72# 2 8 4493 999
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_2_72# VDD 2 8 4485 1063
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_9_8# 2 8 4485 999
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/AND2_3/A 2 4 4509 999
p A2 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar 2 4 4413 1066
n A2 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar 2 4 4413 999
p B1 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar 2 4 4565 1066
n B1 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar 2 4 4565 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_4/A VSS ALU_0/Comparator8_0/Comparator4_0/AND2_5/A 2 4 4669 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_2/A ALU_0/Comparator8_0/Comparator4_0/AND2_5/A VSS 2 4 4661 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_4/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/NOR2_0/a_9_76# ALU_0/Comparator8_0/Comparator4_0/AND2_5/A 2 4 4669 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_2/A VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/NOR2_0/a_9_76# 2 4 4661 1067
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/AND2_2/A 2 4 4605 1067
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_2_72# 2 8 4589 1063
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_2_72# 2 8 4589 999
p B1 ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_2_72# VDD 2 8 4581 1063
n B1 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_9_8# 2 8 4581 999
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/AND2_2/A 2 4 4605 999
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/AND2_4/A 2 4 4645 1067
p A1 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_2_72# 2 8 4629 1063
n A1 ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_2_72# 2 8 4629 999
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_2_72# VDD 2 8 4621 1063
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_9_8# 2 8 4621 999
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/AND2_4/A 2 4 4645 999
p A1 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar 2 4 4549 1066
n A1 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar 2 4 4549 999
p B0 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Bbar 2 4 4701 1066
n B0 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Bbar 2 4 4701 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_7/A VSS ALU_0/Comparator8_0/Comparator4_0/AND2_8/A 2 4 4805 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_6/A ALU_0/Comparator8_0/Comparator4_0/AND2_8/A VSS 2 4 4797 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_7/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/NOR2_0/a_9_76# ALU_0/Comparator8_0/Comparator4_0/AND2_8/A 2 4 4805 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_6/A VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/NOR2_0/a_9_76# 2 4 4797 1067
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/AND2_6/A 2 4 4741 1067
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Abar VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_2_72# 2 8 4725 1063
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_2_72# 2 8 4725 999
p B0 ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_2_72# VDD 2 8 4717 1063
n B0 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_9_8# 2 8 4717 999
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/AND2_6/A 2 4 4741 999
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/AND2_7/A 2 4 4781 1067
p A0 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_2_72# 2 8 4765 1063
n A0 ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_2_72# 2 8 4765 999
p ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_2_72# VDD 2 8 4757 1063
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Bbar VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_9_8# 2 8 4757 999
n ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/AND2_7/A 2 4 4781 999
p A0 VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Abar 2 4 4685 1066
n A0 VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Abar 2 4 4685 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B 2 4 4845 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_0/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_2_72# 2 8 4829 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_0/A ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_2_72# 2 8 4829 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_2_72# VDD 2 8 4821 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_3/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_9_8# 2 8 4821 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B 2 4 4845 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/AND2_5/B 2 4 4885 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_1/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_2_72# 2 8 4869 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_1/A ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_2_72# 2 8 4869 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_2_72# VDD 2 8 4861 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_3/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_9_8# 2 8 4861 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/AND2_5/B 2 4 4885 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C 2 4 4925 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_2/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_2_72# 2 8 4909 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_2/A ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_2_72# 2 8 4909 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_5/B ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_2_72# VDD 2 8 4901 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_5/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_9_8# 2 8 4901 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C 2 4 4925 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B 2 4 4965 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_3/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_2_72# 2 8 4949 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_3/A ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_2_72# 2 8 4949 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_2_72# VDD 2 8 4941 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_3/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_9_8# 2 8 4941 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B 2 4 4965 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C 2 4 5005 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_4/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_2_72# 2 8 4989 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_4/A ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_2_72# 2 8 4989 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_5/B ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_2_72# VDD 2 8 4981 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_5/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_9_8# 2 8 4981 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C 2 4 5005 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/AND2_8/B 2 4 5045 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_5/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_2_72# 2 8 5029 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_5/A ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_2_72# 2 8 5029 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_5/B ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_2_72# VDD 2 8 5021 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_5/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_9_8# 2 8 5021 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/AND2_8/B 2 4 5045 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D 2 4 5085 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_6/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_2_72# 2 8 5069 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_6/A ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_2_72# 2 8 5069 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_8/B ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_2_72# VDD 2 8 5061 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_8/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_9_8# 2 8 5061 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D 2 4 5085 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_2_72# VDD VSS 2 4 5165 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_8/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_2_72# 2 8 5149 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_8/A ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_2_72# 2 8 5149 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_8/B ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_2_72# VDD 2 8 5141 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_8/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_9_8# 2 8 5141 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_2_72# VSS VSS 2 4 5165 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D 2 4 5125 1067
p ALU_0/Comparator8_0/Comparator4_0/AND2_7/A VDD ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_2_72# 2 8 5109 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_7/A ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_9_8# ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_2_72# 2 8 5109 999
p ALU_0/Comparator8_0/Comparator4_0/AND2_8/B ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_2_72# VDD 2 8 5101 1063
n ALU_0/Comparator8_0/Comparator4_0/AND2_8/B VSS ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_9_8# 2 8 5101 999
n ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D 2 4 5125 999
n ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C ALU_0/Comparator8_0/Comparator4_0/INV_1/A VSS 2 4 5197 999
p ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D ALU_0/Comparator8_0/Comparator4_0/NOR4_0/a_25_76# ALU_0/Comparator8_0/Comparator4_0/INV_1/A 2 4 5206 1067
n ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D VSS ALU_0/Comparator8_0/Comparator4_0/INV_1/A 2 4 5206 999
n ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B VSS ALU_0/Comparator8_0/Comparator4_0/INV_1/A 2 4 5189 999
n ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A ALU_0/Comparator8_0/Comparator4_0/INV_1/A VSS 2 4 5181 999
p ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B ALU_0/Comparator8_0/Comparator4_0/NOR4_0/a_9_76# ALU_0/Comparator8_0/Comparator4_0/NOR4_0/a_17_76# 2 4 5189 1067
p ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_0/a_9_76# 2 4 5181 1067
p ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/a_17_76# ALU_0/Comparator8_0/Comparator4_0/NOR4_0/a_25_76# 2 4 5197 1067
n ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C ALU_0/Comparator8_0/Comparator4_0/INV_0/A VSS 2 4 5238 999
p ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D ALU_0/Comparator8_0/Comparator4_0/NOR4_1/a_25_76# ALU_0/Comparator8_0/Comparator4_0/INV_0/A 2 4 5247 1067
n ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D VSS ALU_0/Comparator8_0/Comparator4_0/INV_0/A 2 4 5247 999
n ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B VSS ALU_0/Comparator8_0/Comparator4_0/INV_0/A 2 4 5230 999
n ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A ALU_0/Comparator8_0/Comparator4_0/INV_0/A VSS 2 4 5222 999
p ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B ALU_0/Comparator8_0/Comparator4_0/NOR4_1/a_9_76# ALU_0/Comparator8_0/Comparator4_0/NOR4_1/a_17_76# 2 4 5230 1067
p ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_1/a_9_76# 2 4 5222 1067
p ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/a_17_76# ALU_0/Comparator8_0/Comparator4_0/NOR4_1/a_25_76# 2 4 5238 1067
p ALU_0/Comparator8_0/Comparator4_0/INV_0/A VDD ALU_0/Comparator8_0/AOI21_1/B 2 4 5263 1066
n ALU_0/Comparator8_0/Comparator4_0/INV_0/A VSS ALU_0/Comparator8_0/AOI21_1/B 2 4 5263 999
p ALU_0/Comparator8_0/Comparator4_1/INV_1/A VDD ALU_0/Comparator8_0/AOI21_0/C 2 4 6297 1066
n ALU_0/Comparator8_0/Comparator4_1/INV_1/A VSS ALU_0/Comparator8_0/AOI21_0/C 2 4 6297 999
p B7 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Bbar 2 4 5311 1066
n B7 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Bbar 2 4 5311 999
n ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A VSS ALU_0/Comparator8_0/Comparator4_1/AND2_3/B 2 4 5415 999
n ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A ALU_0/Comparator8_0/Comparator4_1/AND2_3/B VSS 2 4 5407 999
p ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/NOR2_0/a_9_76# ALU_0/Comparator8_0/Comparator4_1/AND2_3/B 2 4 5415 1067
p ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/NOR2_0/a_9_76# 2 4 5407 1067
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A 2 4 5351 1067
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Abar VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_2_72# 2 8 5335 1063
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_2_72# 2 8 5335 999
p B7 ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_2_72# VDD 2 8 5327 1063
n B7 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_9_8# 2 8 5327 999
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A 2 4 5351 999
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A 2 4 5391 1067
p A7 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_2_72# 2 8 5375 1063
n A7 ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_2_72# 2 8 5375 999
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_2_72# VDD 2 8 5367 1063
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Bbar VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_9_8# 2 8 5367 999
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A 2 4 5391 999
p A7 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Abar 2 4 5295 1066
n A7 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Abar 2 4 5295 999
p B6 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Bbar 2 4 5447 1066
n B6 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Bbar 2 4 5447 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_3/A VSS ALU_0/Comparator8_0/Comparator4_1/AND2_1/A 2 4 5551 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_0/A ALU_0/Comparator8_0/Comparator4_1/AND2_1/A VSS 2 4 5543 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_3/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/NOR2_0/a_9_76# ALU_0/Comparator8_0/Comparator4_1/AND2_1/A 2 4 5551 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_0/A VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/NOR2_0/a_9_76# 2 4 5543 1067
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/AND2_0/A 2 4 5487 1067
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Abar VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_2_72# 2 8 5471 1063
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_2_72# 2 8 5471 999
p B6 ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_2_72# VDD 2 8 5463 1063
n B6 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_9_8# 2 8 5463 999
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/AND2_0/A 2 4 5487 999
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/AND2_3/A 2 4 5527 1067
p A6 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_2_72# 2 8 5511 1063
n A6 ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_2_72# 2 8 5511 999
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_2_72# VDD 2 8 5503 1063
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Bbar VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_9_8# 2 8 5503 999
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/AND2_3/A 2 4 5527 999
p A6 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Abar 2 4 5431 1066
n A6 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Abar 2 4 5431 999
p B5 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar 2 4 5583 1066
n B5 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar 2 4 5583 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_4/A VSS ALU_0/Comparator8_0/Comparator4_1/AND2_5/A 2 4 5687 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_2/A ALU_0/Comparator8_0/Comparator4_1/AND2_5/A VSS 2 4 5679 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_4/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/NOR2_0/a_9_76# ALU_0/Comparator8_0/Comparator4_1/AND2_5/A 2 4 5687 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_2/A VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/NOR2_0/a_9_76# 2 4 5679 1067
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/AND2_2/A 2 4 5623 1067
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_2_72# 2 8 5607 1063
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_2_72# 2 8 5607 999
p B5 ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_2_72# VDD 2 8 5599 1063
n B5 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_9_8# 2 8 5599 999
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/AND2_2/A 2 4 5623 999
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/AND2_4/A 2 4 5663 1067
p A5 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_2_72# 2 8 5647 1063
n A5 ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_2_72# 2 8 5647 999
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_2_72# VDD 2 8 5639 1063
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_9_8# 2 8 5639 999
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/AND2_4/A 2 4 5663 999
p A5 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar 2 4 5567 1066
n A5 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar 2 4 5567 999
p B4 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar 2 4 5719 1066
n B4 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar 2 4 5719 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_7/A VSS ALU_0/Comparator8_0/Comparator4_1/AND2_8/A 2 4 5823 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_6/A ALU_0/Comparator8_0/Comparator4_1/AND2_8/A VSS 2 4 5815 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_7/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/NOR2_0/a_9_76# ALU_0/Comparator8_0/Comparator4_1/AND2_8/A 2 4 5823 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_6/A VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/NOR2_0/a_9_76# 2 4 5815 1067
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/AND2_6/A 2 4 5759 1067
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_2_72# 2 8 5743 1063
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_2_72# 2 8 5743 999
p B4 ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_2_72# VDD 2 8 5735 1063
n B4 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_9_8# 2 8 5735 999
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/AND2_6/A 2 4 5759 999
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/AND2_7/A 2 4 5799 1067
p A4 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_2_72# 2 8 5783 1063
n A4 ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_2_72# 2 8 5783 999
p ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_2_72# VDD 2 8 5775 1063
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_9_8# 2 8 5775 999
n ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/AND2_7/A 2 4 5799 999
p A4 VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar 2 4 5703 1066
n A4 VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar 2 4 5703 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B 2 4 5863 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_0/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_2_72# 2 8 5847 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_0/A ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_2_72# 2 8 5847 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_3/B ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_2_72# VDD 2 8 5839 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_3/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_9_8# 2 8 5839 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B 2 4 5863 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/AND2_5/B 2 4 5903 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_1/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_2_72# 2 8 5887 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_1/A ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_2_72# 2 8 5887 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_3/B ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_2_72# VDD 2 8 5879 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_3/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_9_8# 2 8 5879 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/AND2_5/B 2 4 5903 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C 2 4 5943 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_2/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_2_72# 2 8 5927 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_2/A ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_2_72# 2 8 5927 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_5/B ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_2_72# VDD 2 8 5919 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_5/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_9_8# 2 8 5919 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C 2 4 5943 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B 2 4 5983 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_3/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_2_72# 2 8 5967 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_3/A ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_2_72# 2 8 5967 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_3/B ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_2_72# VDD 2 8 5959 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_3/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_9_8# 2 8 5959 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B 2 4 5983 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C 2 4 6023 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_4/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_2_72# 2 8 6007 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_4/A ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_2_72# 2 8 6007 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_5/B ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_2_72# VDD 2 8 5999 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_5/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_9_8# 2 8 5999 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C 2 4 6023 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/AND2_8/B 2 4 6063 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_5/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_2_72# 2 8 6047 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_5/A ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_2_72# 2 8 6047 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_5/B ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_2_72# VDD 2 8 6039 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_5/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_9_8# 2 8 6039 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/AND2_8/B 2 4 6063 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D 2 4 6103 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_6/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_2_72# 2 8 6087 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_6/A ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_2_72# 2 8 6087 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_8/B ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_2_72# VDD 2 8 6079 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_8/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_9_8# 2 8 6079 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D 2 4 6103 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_2_72# VDD ALU_0/Comparator8_0/AND2_0/B 2 4 6183 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_8/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_2_72# 2 8 6167 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_8/A ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_2_72# 2 8 6167 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_8/B ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_2_72# VDD 2 8 6159 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_8/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_9_8# 2 8 6159 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_2_72# VSS ALU_0/Comparator8_0/AND2_0/B 2 4 6183 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_2_72# VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D 2 4 6143 1067
p ALU_0/Comparator8_0/Comparator4_1/AND2_7/A VDD ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_2_72# 2 8 6127 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_7/A ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_9_8# ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_2_72# 2 8 6127 999
p ALU_0/Comparator8_0/Comparator4_1/AND2_8/B ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_2_72# VDD 2 8 6119 1063
n ALU_0/Comparator8_0/Comparator4_1/AND2_8/B VSS ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_9_8# 2 8 6119 999
n ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_2_72# VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D 2 4 6143 999
n ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C ALU_0/Comparator8_0/Comparator4_1/INV_1/A VSS 2 4 6215 999
p ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D ALU_0/Comparator8_0/Comparator4_1/NOR4_0/a_25_76# ALU_0/Comparator8_0/Comparator4_1/INV_1/A 2 4 6224 1067
n ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D VSS ALU_0/Comparator8_0/Comparator4_1/INV_1/A 2 4 6224 999
n ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B VSS ALU_0/Comparator8_0/Comparator4_1/INV_1/A 2 4 6207 999
n ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A ALU_0/Comparator8_0/Comparator4_1/INV_1/A VSS 2 4 6199 999
p ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B ALU_0/Comparator8_0/Comparator4_1/NOR4_0/a_9_76# ALU_0/Comparator8_0/Comparator4_1/NOR4_0/a_17_76# 2 4 6207 1067
p ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_0/a_9_76# 2 4 6199 1067
p ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/a_17_76# ALU_0/Comparator8_0/Comparator4_1/NOR4_0/a_25_76# 2 4 6215 1067
n ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C ALU_0/Comparator8_0/Comparator4_1/INV_0/A VSS 2 4 6256 999
p ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D ALU_0/Comparator8_0/Comparator4_1/NOR4_1/a_25_76# ALU_0/Comparator8_0/Comparator4_1/INV_0/A 2 4 6265 1067
n ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D VSS ALU_0/Comparator8_0/Comparator4_1/INV_0/A 2 4 6265 999
n ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B VSS ALU_0/Comparator8_0/Comparator4_1/INV_0/A 2 4 6248 999
n ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/INV_0/A VSS 2 4 6240 999
p ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B ALU_0/Comparator8_0/Comparator4_1/NOR4_1/a_9_76# ALU_0/Comparator8_0/Comparator4_1/NOR4_1/a_17_76# 2 4 6248 1067
p ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_1/a_9_76# 2 4 6240 1067
p ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/a_17_76# ALU_0/Comparator8_0/Comparator4_1/NOR4_1/a_25_76# 2 4 6256 1067
p ALU_0/Comparator8_0/Comparator4_1/INV_0/A VDD ALU_0/Comparator8_0/AOI21_1/C 2 4 6281 1066
n ALU_0/Comparator8_0/Comparator4_1/INV_0/A VSS ALU_0/Comparator8_0/AOI21_1/C 2 4 6281 999
p ALU_0/Comparator8_0/AOI21_0/B VDD ALU_0/Comparator8_0/AOI21_0/a_2_69# 2 4 6321 1060
n ALU_0/Comparator8_0/AOI21_0/C ALU_0/Comparator8_0/INV_0/A VSS 2 4 6329 999
p ALU_0/Comparator8_0/AND2_0/B ALU_0/Comparator8_0/AOI21_0/a_2_69# VDD 2 4 6313 1060
p ALU_0/Comparator8_0/AOI21_0/C ALU_0/Comparator8_0/AOI21_0/a_2_69# ALU_0/Comparator8_0/INV_0/A 2 4 6329 1060
n ALU_0/Comparator8_0/AOI21_0/B ALU_0/Comparator8_0/AOI21_0/a_9_8# ALU_0/Comparator8_0/INV_0/A 2 4 6321 999
n ALU_0/Comparator8_0/AND2_0/B VSS ALU_0/Comparator8_0/AOI21_0/a_9_8# 2 4 6313 999
p ALU_0/Comparator8_0/AOI21_1/B VDD ALU_0/Comparator8_0/AOI21_1/a_2_69# 2 4 6369 1060
n ALU_0/Comparator8_0/AOI21_1/C ALU_0/Comparator8_0/INV_1/A VSS 2 4 6377 999
p ALU_0/Comparator8_0/AND2_0/B ALU_0/Comparator8_0/AOI21_1/a_2_69# VDD 2 4 6361 1060
p ALU_0/Comparator8_0/AOI21_1/C ALU_0/Comparator8_0/AOI21_1/a_2_69# ALU_0/Comparator8_0/INV_1/A 2 4 6377 1060
n ALU_0/Comparator8_0/AOI21_1/B ALU_0/Comparator8_0/AOI21_1/a_9_8# ALU_0/Comparator8_0/INV_1/A 2 4 6369 999
n ALU_0/Comparator8_0/AND2_0/B VSS ALU_0/Comparator8_0/AOI21_1/a_9_8# 2 4 6361 999
p ALU_0/Comparator8_0/INV_0/A VDD ALU_0/Comparator8_0/Less 2 4 6345 1066
n ALU_0/Comparator8_0/INV_0/A VSS ALU_0/Comparator8_0/Less 2 4 6345 999
p ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 Y1 2 8 7786 1354
n ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 Y1 2 4 7786 1291
p ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 Y2 2 8 7811 1354
n ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 Y2 2 4 7811 1291
p ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 Y3 2 8 7836 1354
n ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 Y3 2 4 7836 1291
p ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 Y4 2 8 7861 1354
n ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 Y4 2 4 7861 1291
p ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 Y5 2 8 7886 1354
n ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 Y5 2 4 7886 1291
p ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 Y6 2 8 7911 1354
n ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 Y6 2 4 7911 1291
p ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 Y7 2 8 7936 1354
n ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 Y7 2 4 7936 1291
p ALU_0/enb5 VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y 2 4 7738 1358
n ALU_0/enb5 VSS ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y 2 4 7738 1291
p ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 Y0 2 8 7761 1354
n ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 Y0 2 4 7761 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A 2 8 4406 1354
n B2 A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A 2 4 4406 1291
p B2 A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A 2 8 4381 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A 2 4 4381 1291
p B2 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y 2 4 4358 1358
n B2 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y 2 4 4358 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y VSS ALU_0/BARREL_SHIFT_0/first0 2 8 4476 1354
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/first0 2 4 4476 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first0 2 8 4451 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first0 2 4 4451 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y 2 4 4428 1358
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y 2 4 4428 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A 2 8 4544 1354
n B2 A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A 2 4 4544 1291
p B2 A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A 2 8 4519 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A 2 4 4519 1291
p B2 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y 2 4 4496 1358
n B2 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y 2 4 4496 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y VSS ALU_0/BARREL_SHIFT_0/first1 2 8 4614 1354
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/first1 2 4 4614 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first1 2 8 4589 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first1 2 4 4589 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y 2 4 4566 1358
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y 2 4 4566 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A 2 8 4820 1354
n B2 A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A 2 4 4820 1291
p B2 A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A 2 8 4795 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A 2 4 4795 1291
p B2 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y 2 4 4772 1358
n B2 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y 2 4 4772 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y VSS ALU_0/BARREL_SHIFT_0/first3 2 8 4890 1354
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/first3 2 4 4890 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first3 2 8 4865 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first3 2 4 4865 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y 2 4 4842 1358
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y 2 4 4842 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A 2 8 4682 1354
n B2 A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A 2 4 4682 1291
p B2 A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A 2 8 4657 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A 2 4 4657 1291
p B2 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y 2 4 4634 1358
n B2 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y 2 4 4634 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y VSS ALU_0/BARREL_SHIFT_0/first2 2 8 4752 1354
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/first2 2 4 4752 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first2 2 8 4727 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first2 2 4 4727 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y 2 4 4704 1358
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y 2 4 4704 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A 2 8 4958 1354
n B2 ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A 2 4 4958 1291
p B2 A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A 2 8 4933 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A 2 4 4933 1291
p B2 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y 2 4 4910 1358
n B2 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y 2 4 4910 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y A0 ALU_0/BARREL_SHIFT_0/first4 2 8 5028 1354
n ALU_0/BARREL_SHIFT_0/AND2_1/Y A0 ALU_0/BARREL_SHIFT_0/first4 2 4 5028 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first4 2 8 5003 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first4 2 4 5003 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y 2 4 4980 1358
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y 2 4 4980 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A 2 8 5096 1354
n B2 ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A 2 4 5096 1291
p B2 A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A 2 8 5071 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A 2 4 5071 1291
p B2 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y 2 4 5048 1358
n B2 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y 2 4 5048 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y A1 ALU_0/BARREL_SHIFT_0/first5 2 8 5166 1354
n ALU_0/BARREL_SHIFT_0/AND2_1/Y A1 ALU_0/BARREL_SHIFT_0/first5 2 4 5166 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first5 2 8 5141 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first5 2 4 5141 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y 2 4 5118 1358
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y 2 4 5118 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A 2 8 5234 1354
n B2 ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A 2 4 5234 1291
p B2 A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A 2 8 5209 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A 2 4 5209 1291
p B2 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y 2 4 5186 1358
n B2 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y 2 4 5186 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y A2 ALU_0/BARREL_SHIFT_0/first6 2 8 5304 1354
n ALU_0/BARREL_SHIFT_0/AND2_1/Y A2 ALU_0/BARREL_SHIFT_0/first6 2 4 5304 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first6 2 8 5279 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first6 2 4 5279 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y 2 4 5256 1358
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y 2 4 5256 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A 2 8 5372 1354
n B2 ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A 2 4 5372 1291
p B2 A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A 2 8 5347 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A 2 4 5347 1291
p B2 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y 2 4 5324 1358
n B2 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y 2 4 5324 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y A3 ALU_0/BARREL_SHIFT_0/first7 2 8 5442 1354
n ALU_0/BARREL_SHIFT_0/AND2_1/Y A3 ALU_0/BARREL_SHIFT_0/first7 2 4 5442 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first7 2 8 5417 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/first7 2 4 5417 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y 2 4 5394 1358
n ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y 2 4 5394 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A 2 8 5546 1354
n B1 ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A 2 4 5546 1291
p B1 ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A 2 8 5521 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A 2 4 5521 1291
p B1 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y 2 4 5498 1358
n B1 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y 2 4 5498 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y VSS ALU_0/BARREL_SHIFT_0/second0 2 8 5616 1354
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/second0 2 4 5616 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second0 2 8 5591 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second0 2 4 5591 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y 2 4 5568 1358
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y 2 4 5568 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A 2 8 5684 1354
n B1 ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A 2 4 5684 1291
p B1 ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A 2 8 5659 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A 2 4 5659 1291
p B1 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y 2 4 5636 1358
n B1 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y 2 4 5636 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y VSS ALU_0/BARREL_SHIFT_0/second1 2 8 5754 1354
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/second1 2 4 5754 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second1 2 8 5729 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second1 2 4 5729 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y 2 4 5706 1358
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y 2 4 5706 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A 2 8 5960 1354
n B1 ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A 2 4 5960 1291
p B1 ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A 2 8 5935 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A 2 4 5935 1291
p B1 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y 2 4 5912 1358
n B1 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y 2 4 5912 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/second3 2 8 6030 1354
n ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/second3 2 4 6030 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second3 2 8 6005 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second3 2 4 6005 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y 2 4 5982 1358
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y 2 4 5982 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A 2 8 5822 1354
n B1 ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A 2 4 5822 1291
p B1 ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A 2 8 5797 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A 2 4 5797 1291
p B1 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y 2 4 5774 1358
n B1 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y 2 4 5774 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/second2 2 8 5892 1354
n ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/second2 2 4 5892 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second2 2 8 5867 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second2 2 4 5867 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y 2 4 5844 1358
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y 2 4 5844 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A 2 8 6098 1354
n B1 ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A 2 4 6098 1291
p B1 ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A 2 8 6073 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A 2 4 6073 1291
p B1 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y 2 4 6050 1358
n B1 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y 2 4 6050 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/second4 2 8 6168 1354
n ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/second4 2 4 6168 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second4 2 8 6143 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second4 2 4 6143 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y 2 4 6120 1358
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y 2 4 6120 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A 2 8 6236 1354
n B1 ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A 2 4 6236 1291
p B1 ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A 2 8 6211 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A 2 4 6211 1291
p B1 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y 2 4 6188 1358
n B1 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y 2 4 6188 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/second5 2 8 6306 1354
n ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/second5 2 4 6306 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second5 2 8 6281 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second5 2 4 6281 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y 2 4 6258 1358
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y 2 4 6258 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A 2 8 6374 1354
n B1 ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A 2 4 6374 1291
p B1 ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A 2 8 6349 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A 2 4 6349 1291
p B1 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y 2 4 6326 1358
n B1 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y 2 4 6326 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/second6 2 8 6444 1354
n ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/second6 2 4 6444 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second6 2 8 6419 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second6 2 4 6419 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y 2 4 6396 1358
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y 2 4 6396 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A 2 8 6512 1354
n B1 ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A 2 4 6512 1291
p B1 ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A 2 8 6487 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A 2 4 6487 1291
p B1 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y 2 4 6464 1358
n B1 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y 2 4 6464 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/second7 2 8 6582 1354
n ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/second7 2 4 6582 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second7 2 8 6557 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/second7 2 4 6557 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y 2 4 6534 1358
n ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y 2 4 6534 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A 2 8 6686 1354
n B0 ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A 2 4 6686 1291
p B0 ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A 2 8 6661 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A 2 4 6661 1291
p B0 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y 2 4 6638 1358
n B0 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y 2 4 6638 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y VSS ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 2 8 6756 1354
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 2 4 6756 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 2 8 6731 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 2 4 6731 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y 2 4 6708 1358
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y 2 4 6708 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A 2 8 6824 1354
n B0 ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A 2 4 6824 1291
p B0 ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A 2 8 6799 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A 2 4 6799 1291
p B0 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y 2 4 6776 1358
n B0 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y 2 4 6776 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 2 8 6894 1354
n ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 2 4 6894 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 2 8 6869 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 2 4 6869 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y 2 4 6846 1358
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y 2 4 6846 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A 2 8 7100 1354
n B0 ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A 2 4 7100 1291
p B0 ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A 2 8 7075 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A 2 4 7075 1291
p B0 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y 2 4 7052 1358
n B0 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y 2 4 7052 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 2 8 7170 1354
n ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 2 4 7170 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 2 8 7145 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 2 4 7145 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y 2 4 7122 1358
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y 2 4 7122 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A 2 8 6962 1354
n B0 ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A 2 4 6962 1291
p B0 ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A 2 8 6937 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A 2 4 6937 1291
p B0 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y 2 4 6914 1358
n B0 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y 2 4 6914 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 2 8 7032 1354
n ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 2 4 7032 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 2 8 7007 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 2 4 7007 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y 2 4 6984 1358
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y 2 4 6984 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A 2 8 7238 1354
n B0 ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A 2 4 7238 1291
p B0 ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A 2 8 7213 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A 2 4 7213 1291
p B0 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y 2 4 7190 1358
n B0 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y 2 4 7190 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 2 8 7308 1354
n ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 2 4 7308 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 2 8 7283 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 2 4 7283 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y 2 4 7260 1358
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y 2 4 7260 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A 2 8 7376 1354
n B0 ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A 2 4 7376 1291
p B0 ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A 2 8 7351 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A 2 4 7351 1291
p B0 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y 2 4 7328 1358
n B0 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y 2 4 7328 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 2 8 7446 1354
n ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 2 4 7446 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 2 8 7421 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 2 4 7421 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y 2 4 7398 1358
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y 2 4 7398 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A 2 8 7514 1354
n B0 ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A 2 4 7514 1291
p B0 ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A 2 8 7489 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A 2 4 7489 1291
p B0 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y 2 4 7466 1358
n B0 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y 2 4 7466 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 2 8 7584 1354
n ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 2 4 7584 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 2 8 7559 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 2 4 7559 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y 2 4 7536 1358
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y 2 4 7536 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A 2 8 7652 1354
n B0 ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A 2 4 7652 1291
p B0 ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A 2 8 7627 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A 2 4 7627 1291
p B0 VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y 2 4 7604 1358
n B0 VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y 2 4 7604 1291
p ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 2 8 7722 1354
n ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 2 4 7722 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 2 8 7697 1354
n ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 2 4 7697 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y 2 4 7674 1358
n ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y 2 4 7674 1291
p ALU_0/BARREL_SHIFT_0/AND2_0/a_2_72# VDD ALU_0/BARREL_SHIFT_0/AND2_0/Y 2 4 4342 1359
p A7 VDD ALU_0/BARREL_SHIFT_0/AND2_0/a_2_72# 2 8 4326 1355
n A7 ALU_0/BARREL_SHIFT_0/AND2_0/a_9_8# ALU_0/BARREL_SHIFT_0/AND2_0/a_2_72# 2 8 4326 1291
p LorA ALU_0/BARREL_SHIFT_0/AND2_0/a_2_72# VDD 2 8 4318 1355
n LorA VSS ALU_0/BARREL_SHIFT_0/AND2_0/a_9_8# 2 8 4318 1291
n ALU_0/BARREL_SHIFT_0/AND2_0/a_2_72# VSS ALU_0/BARREL_SHIFT_0/AND2_0/Y 2 4 4342 1291
p ALU_0/BARREL_SHIFT_0/AND2_1/a_2_72# VDD ALU_0/BARREL_SHIFT_0/AND2_1/Y 2 4 4302 1359
p B2 VDD ALU_0/BARREL_SHIFT_0/AND2_1/a_2_72# 2 8 4286 1355
n B2 ALU_0/BARREL_SHIFT_0/AND2_1/a_9_8# ALU_0/BARREL_SHIFT_0/AND2_1/a_2_72# 2 8 4286 1291
p RorL ALU_0/BARREL_SHIFT_0/AND2_1/a_2_72# VDD 2 8 4278 1355
n RorL VSS ALU_0/BARREL_SHIFT_0/AND2_1/a_9_8# 2 8 4278 1291
n ALU_0/BARREL_SHIFT_0/AND2_1/a_2_72# VSS ALU_0/BARREL_SHIFT_0/AND2_1/Y 2 4 4302 1291
p ALU_0/BARREL_SHIFT_0/AND2_2/a_2_72# VDD ALU_0/BARREL_SHIFT_0/AND2_2/Y 2 4 5482 1359
p B1 VDD ALU_0/BARREL_SHIFT_0/AND2_2/a_2_72# 2 8 5466 1355
n B1 ALU_0/BARREL_SHIFT_0/AND2_2/a_9_8# ALU_0/BARREL_SHIFT_0/AND2_2/a_2_72# 2 8 5466 1291
p RorL ALU_0/BARREL_SHIFT_0/AND2_2/a_2_72# VDD 2 8 5458 1355
n RorL VSS ALU_0/BARREL_SHIFT_0/AND2_2/a_9_8# 2 8 5458 1291
n ALU_0/BARREL_SHIFT_0/AND2_2/a_2_72# VSS ALU_0/BARREL_SHIFT_0/AND2_2/Y 2 4 5482 1291
p ALU_0/BARREL_SHIFT_0/AND2_3/a_2_72# VDD ALU_0/BARREL_SHIFT_0/AND2_3/Y 2 4 6622 1359
p B0 VDD ALU_0/BARREL_SHIFT_0/AND2_3/a_2_72# 2 8 6606 1355
n B0 ALU_0/BARREL_SHIFT_0/AND2_3/a_9_8# ALU_0/BARREL_SHIFT_0/AND2_3/a_2_72# 2 8 6606 1291
p RorL ALU_0/BARREL_SHIFT_0/AND2_3/a_2_72# VDD 2 8 6598 1355
n RorL VSS ALU_0/BARREL_SHIFT_0/AND2_3/a_9_8# 2 8 6598 1291
n ALU_0/BARREL_SHIFT_0/AND2_3/a_2_72# VSS ALU_0/BARREL_SHIFT_0/AND2_3/Y 2 4 6622 1291
p ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y1 Y1 2 8 4677 2044
n ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/OR2x8_0/Y1 Y1 2 4 4677 1981
p ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y2 Y2 2 8 4702 2044
n ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/OR2x8_0/Y2 Y2 2 4 4702 1981
p ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y3 Y3 2 8 4727 2044
n ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/OR2x8_0/Y3 Y3 2 4 4727 1981
p ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y4 Y4 2 8 4752 2044
n ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/OR2x8_0/Y4 Y4 2 4 4752 1981
p ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y5 Y5 2 8 4777 2044
n ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/OR2x8_0/Y5 Y5 2 4 4777 1981
p ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y6 Y6 2 8 4802 2044
n ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/OR2x8_0/Y6 Y6 2 4 4802 1981
p ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y7 Y7 2 8 4827 2044
n ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/OR2x8_0/Y7 Y7 2 4 4827 1981
p ALU_0/enb2 VDD ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y 2 4 4629 2048
n ALU_0/enb2 VSS ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y 2 4 4629 1981
p ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y0 Y0 2 8 4652 2044
n ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/OR2x8_0/Y0 Y0 2 4 4652 1981
p ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_2_8# VDD ALU_0/8bitOR2_0/OR2x8_0/Y0 2 4 4301 2049
n B0 VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_2_8# 2 4 4285 1981
n A0 ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_2_8# VSS 2 4 4277 1981
n ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_2_8# VSS ALU_0/8bitOR2_0/OR2x8_0/Y0 2 4 4301 1981
p B0 ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_9_76# ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_2_8# 2 4 4285 2049
p A0 VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_9_76# 2 4 4277 2049
p ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_2_8# VDD ALU_0/8bitOR2_0/OR2x8_0/Y1 2 4 4345 2049
n B1 VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_2_8# 2 4 4329 1981
n A1 ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_2_8# VSS 2 4 4321 1981
n ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_2_8# VSS ALU_0/8bitOR2_0/OR2x8_0/Y1 2 4 4345 1981
p B1 ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_9_76# ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_2_8# 2 4 4329 2049
p A1 VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_9_76# 2 4 4321 2049
p ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_2_8# VDD ALU_0/8bitOR2_0/OR2x8_0/Y2 2 4 4389 2049
n B2 VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_2_8# 2 4 4373 1981
n A2 ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_2_8# VSS 2 4 4365 1981
n ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_2_8# VSS ALU_0/8bitOR2_0/OR2x8_0/Y2 2 4 4389 1981
p B2 ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_9_76# ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_2_8# 2 4 4373 2049
p A2 VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_9_76# 2 4 4365 2049
p ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_2_8# VDD ALU_0/8bitOR2_0/OR2x8_0/Y3 2 4 4433 2049
n B3 VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_2_8# 2 4 4417 1981
n A3 ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_2_8# VSS 2 4 4409 1981
n ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_2_8# VSS ALU_0/8bitOR2_0/OR2x8_0/Y3 2 4 4433 1981
p B3 ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_9_76# ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_2_8# 2 4 4417 2049
p A3 VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_9_76# 2 4 4409 2049
p ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_2_8# VDD ALU_0/8bitOR2_0/OR2x8_0/Y4 2 4 4477 2049
n B4 VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_2_8# 2 4 4461 1981
n A4 ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_2_8# VSS 2 4 4453 1981
n ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_2_8# VSS ALU_0/8bitOR2_0/OR2x8_0/Y4 2 4 4477 1981
p B4 ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_9_76# ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_2_8# 2 4 4461 2049
p A4 VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_9_76# 2 4 4453 2049
p ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_2_8# VDD ALU_0/8bitOR2_0/OR2x8_0/Y5 2 4 4521 2049
n B5 VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_2_8# 2 4 4505 1981
n A5 ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_2_8# VSS 2 4 4497 1981
n ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_2_8# VSS ALU_0/8bitOR2_0/OR2x8_0/Y5 2 4 4521 1981
p B5 ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_9_76# ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_2_8# 2 4 4505 2049
p A5 VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_9_76# 2 4 4497 2049
p ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_2_8# VDD ALU_0/8bitOR2_0/OR2x8_0/Y6 2 4 4565 2049
n B6 VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_2_8# 2 4 4549 1981
n A6 ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_2_8# VSS 2 4 4541 1981
n ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_2_8# VSS ALU_0/8bitOR2_0/OR2x8_0/Y6 2 4 4565 1981
p B6 ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_9_76# ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_2_8# 2 4 4549 2049
p A6 VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_9_76# 2 4 4541 2049
p ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_2_8# VDD ALU_0/8bitOR2_0/OR2x8_0/Y7 2 4 4609 2049
n B7 VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_2_8# 2 4 4593 1981
n A7 ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_2_8# VSS 2 4 4585 1981
n ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_2_8# VSS ALU_0/8bitOR2_0/OR2x8_0/Y7 2 4 4609 1981
p B7 ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_9_76# ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_2_8# 2 4 4593 2049
p A7 VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_9_76# 2 4 4585 2049
p ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y1 Y1 2 8 4549 1582
n ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/NOR2x8_0/Y1 Y1 2 4 4549 1519
p ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y2 Y2 2 8 4574 1582
n ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/NOR2x8_0/Y2 Y2 2 4 4574 1519
p ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y3 Y3 2 8 4599 1582
n ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/NOR2x8_0/Y3 Y3 2 4 4599 1519
p ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y4 Y4 2 8 4624 1582
n ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/NOR2x8_0/Y4 Y4 2 4 4624 1519
p ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y5 Y5 2 8 4649 1582
n ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/NOR2x8_0/Y5 Y5 2 4 4649 1519
p ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y6 Y6 2 8 4674 1582
n ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/NOR2x8_0/Y6 Y6 2 4 4674 1519
p ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y7 Y7 2 8 4699 1582
n ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/NOR2x8_0/Y7 Y7 2 4 4699 1519
p ALU_0/enb4 VDD ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y 2 4 4501 1586
n ALU_0/enb4 VSS ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y 2 4 4501 1519
p ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y0 Y0 2 8 4524 1582
n ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/NOR2x8_0/Y0 Y0 2 4 4524 1519
n B7 VSS ALU_0/8bitNOR2_0/NOR2x8_0/Y7 2 4 4481 1519
n A7 ALU_0/8bitNOR2_0/NOR2x8_0/Y7 VSS 2 4 4473 1519
p B7 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_0/a_9_76# ALU_0/8bitNOR2_0/NOR2x8_0/Y7 2 4 4481 1587
p A7 VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_0/a_9_76# 2 4 4473 1587
n B0 VSS ALU_0/8bitNOR2_0/NOR2x8_0/Y0 2 4 4285 1519
n A0 ALU_0/8bitNOR2_0/NOR2x8_0/Y0 VSS 2 4 4277 1519
p B0 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_1/a_9_76# ALU_0/8bitNOR2_0/NOR2x8_0/Y0 2 4 4285 1587
p A0 VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_1/a_9_76# 2 4 4277 1587
n B1 VSS ALU_0/8bitNOR2_0/NOR2x8_0/Y1 2 4 4313 1519
n A1 ALU_0/8bitNOR2_0/NOR2x8_0/Y1 VSS 2 4 4305 1519
p B1 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_2/a_9_76# ALU_0/8bitNOR2_0/NOR2x8_0/Y1 2 4 4313 1587
p A1 VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_2/a_9_76# 2 4 4305 1587
n B2 VSS ALU_0/8bitNOR2_0/NOR2x8_0/Y2 2 4 4341 1519
n A2 ALU_0/8bitNOR2_0/NOR2x8_0/Y2 VSS 2 4 4333 1519
p B2 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_3/a_9_76# ALU_0/8bitNOR2_0/NOR2x8_0/Y2 2 4 4341 1587
p A2 VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_3/a_9_76# 2 4 4333 1587
n B3 VSS ALU_0/8bitNOR2_0/NOR2x8_0/Y3 2 4 4369 1519
n A3 ALU_0/8bitNOR2_0/NOR2x8_0/Y3 VSS 2 4 4361 1519
p B3 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_4/a_9_76# ALU_0/8bitNOR2_0/NOR2x8_0/Y3 2 4 4369 1587
p A3 VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_4/a_9_76# 2 4 4361 1587
n B4 VSS ALU_0/8bitNOR2_0/NOR2x8_0/Y4 2 4 4397 1519
n A4 ALU_0/8bitNOR2_0/NOR2x8_0/Y4 VSS 2 4 4389 1519
p B4 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_5/a_9_76# ALU_0/8bitNOR2_0/NOR2x8_0/Y4 2 4 4397 1587
p A4 VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_5/a_9_76# 2 4 4389 1587
n B5 VSS ALU_0/8bitNOR2_0/NOR2x8_0/Y5 2 4 4425 1519
n A5 ALU_0/8bitNOR2_0/NOR2x8_0/Y5 VSS 2 4 4417 1519
p B5 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_6/a_9_76# ALU_0/8bitNOR2_0/NOR2x8_0/Y5 2 4 4425 1587
p A5 VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_6/a_9_76# 2 4 4417 1587
n B6 VSS ALU_0/8bitNOR2_0/NOR2x8_0/Y6 2 4 4453 1519
n A6 ALU_0/8bitNOR2_0/NOR2x8_0/Y6 VSS 2 4 4445 1519
p B6 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_7/a_9_76# ALU_0/8bitNOR2_0/NOR2x8_0/Y6 2 4 4453 1587
p A6 VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_7/a_9_76# 2 4 4445 1587
p func2 VDD ALU_0/XNOR2_0/XOR2_0/INV_1/Y 2 4 3873 2275
n func2 VSS ALU_0/XNOR2_0/XOR2_0/INV_1/Y 2 4 3873 2208
p func1 VDD ALU_0/XNOR2_0/XOR2_0/INV_0/Y 2 4 3889 2275
n func1 VSS ALU_0/XNOR2_0/XOR2_0/INV_0/Y 2 4 3889 2208
n ALU_0/XNOR2_0/XOR2_0/INV_0/Y VSS ALU_0/XNOR2_0/XOR2_0/a_25_8# 2 4 3921 2208
p ALU_0/XNOR2_0/XOR2_0/INV_1/Y ALU_0/XNOR2_0/INV_0/A ALU_0/XNOR2_0/XOR2_0/a_2_68# 2 4 3929 2268
n func1 ALU_0/XNOR2_0/XOR2_0/a_9_8# VSS 2 4 3913 2208
n func2 ALU_0/XNOR2_0/INV_0/A ALU_0/XNOR2_0/XOR2_0/a_9_8# 2 4 3905 2208
n ALU_0/XNOR2_0/XOR2_0/INV_1/Y ALU_0/XNOR2_0/XOR2_0/a_25_8# ALU_0/XNOR2_0/INV_0/A 2 4 3929 2208
p func1 VDD ALU_0/XNOR2_0/XOR2_0/a_2_68# 2 4 3913 2268
p func2 ALU_0/XNOR2_0/XOR2_0/a_2_68# VDD 2 4 3905 2268
p ALU_0/XNOR2_0/XOR2_0/INV_0/Y ALU_0/XNOR2_0/XOR2_0/a_2_68# ALU_0/XNOR2_0/INV_0/A 2 4 3921 2268
p ALU_0/XNOR2_0/INV_0/A VDD ALU_0/XNOR2_0/Y 2 4 3945 2275
n ALU_0/XNOR2_0/INV_0/A VSS ALU_0/XNOR2_0/Y 2 4 3945 2208
p func0 VDD ALU_0/Decoder_2x4_0/INV_1/Y 2 4 3977 2275
n func0 VSS ALU_0/Decoder_2x4_0/INV_1/Y 2 4 3977 2208
p func2 VDD ALU_0/Decoder_2x4_0/INV_2/Y 2 4 3993 2275
n func2 VSS ALU_0/Decoder_2x4_0/INV_2/Y 2 4 3993 2208
n ALU_0/Decoder_2x4_0/INV_1/Y ALU_0/Decoder_2x4_0/NAND3_0/a_9_8# ALU_0/Decoder_2x4_0/NAND3_0/a_17_8# 2 4 4017 2208
n ALU_0/Decoder_2x4_0/INV_0/Y VSS ALU_0/Decoder_2x4_0/NAND3_0/a_9_8# 2 4 4009 2208
p ALU_0/Decoder_2x4_0/INV_1/Y VDD ALU_0/enb1 2 4 4017 2276
n ALU_0/Decoder_2x4_0/INV_2/Y ALU_0/Decoder_2x4_0/NAND3_0/a_17_8# ALU_0/enb1 2 4 4026 2208
p ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/enb1 VDD 2 4 4009 2276
p ALU_0/Decoder_2x4_0/INV_2/Y ALU_0/enb1 VDD 2 4 4026 2276
n func0 ALU_0/Decoder_2x4_0/NAND3_1/a_9_8# ALU_0/Decoder_2x4_0/NAND3_1/a_17_8# 2 4 4050 2208
n ALU_0/Decoder_2x4_0/INV_0/Y VSS ALU_0/Decoder_2x4_0/NAND3_1/a_9_8# 2 4 4042 2208
p func0 VDD ALU_0/enb2 2 4 4050 2276
n ALU_0/Decoder_2x4_0/INV_2/Y ALU_0/Decoder_2x4_0/NAND3_1/a_17_8# ALU_0/enb2 2 4 4059 2208
p ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/enb2 VDD 2 4 4042 2276
p ALU_0/Decoder_2x4_0/INV_2/Y ALU_0/enb2 VDD 2 4 4059 2276
n ALU_0/Decoder_2x4_0/INV_1/Y ALU_0/Decoder_2x4_0/NAND3_2/a_9_8# ALU_0/Decoder_2x4_0/NAND3_2/a_17_8# 2 4 4083 2208
n ALU_0/Decoder_2x4_0/INV_0/Y VSS ALU_0/Decoder_2x4_0/NAND3_2/a_9_8# 2 4 4075 2208
p ALU_0/Decoder_2x4_0/INV_1/Y VDD ALU_0/enb3 2 4 4083 2276
n func2 ALU_0/Decoder_2x4_0/NAND3_2/a_17_8# ALU_0/enb3 2 4 4092 2208
p ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/enb3 VDD 2 4 4075 2276
p func2 ALU_0/enb3 VDD 2 4 4092 2276
n func0 ALU_0/Decoder_2x4_0/NAND3_3/a_9_8# ALU_0/Decoder_2x4_0/NAND3_3/a_17_8# 2 4 4116 2208
n ALU_0/Decoder_2x4_0/INV_0/Y VSS ALU_0/Decoder_2x4_0/NAND3_3/a_9_8# 2 4 4108 2208
p func0 VDD ALU_0/enb4 2 4 4116 2276
n func2 ALU_0/Decoder_2x4_0/NAND3_3/a_17_8# ALU_0/enb4 2 4 4125 2208
p ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/enb4 VDD 2 4 4108 2276
p func2 ALU_0/enb4 VDD 2 4 4125 2276
p ALU_0/XNOR2_0/Y VDD ALU_0/Decoder_2x4_0/INV_0/Y 2 4 3961 2275
n ALU_0/XNOR2_0/Y VSS ALU_0/Decoder_2x4_0/INV_0/Y 2 4 3961 2208
p A3 VDD ALU_0/8XOR2_0/XOR2_3/INV_1/Y 2 4 4493 1818
n A3 VSS ALU_0/8XOR2_0/XOR2_3/INV_1/Y 2 4 4493 1751
p B3 VDD ALU_0/8XOR2_0/XOR2_3/INV_0/Y 2 4 4509 1818
n B3 VSS ALU_0/8XOR2_0/XOR2_3/INV_0/Y 2 4 4509 1751
n ALU_0/8XOR2_0/XOR2_3/INV_0/Y VSS ALU_0/8XOR2_0/XOR2_3/a_25_8# 2 4 4541 1751
p ALU_0/8XOR2_0/XOR2_3/INV_1/Y ALU_0/8XOR2_0/XOR2_3/Y ALU_0/8XOR2_0/XOR2_3/a_2_68# 2 4 4549 1811
n B3 ALU_0/8XOR2_0/XOR2_3/a_9_8# VSS 2 4 4533 1751
n A3 ALU_0/8XOR2_0/XOR2_3/Y ALU_0/8XOR2_0/XOR2_3/a_9_8# 2 4 4525 1751
n ALU_0/8XOR2_0/XOR2_3/INV_1/Y ALU_0/8XOR2_0/XOR2_3/a_25_8# ALU_0/8XOR2_0/XOR2_3/Y 2 4 4549 1751
p B3 VDD ALU_0/8XOR2_0/XOR2_3/a_2_68# 2 4 4533 1811
p A3 ALU_0/8XOR2_0/XOR2_3/a_2_68# VDD 2 4 4525 1811
p ALU_0/8XOR2_0/XOR2_3/INV_0/Y ALU_0/8XOR2_0/XOR2_3/a_2_68# ALU_0/8XOR2_0/XOR2_3/Y 2 4 4541 1811
p A4 VDD ALU_0/8XOR2_0/XOR2_4/INV_1/Y 2 4 4565 1818
n A4 VSS ALU_0/8XOR2_0/XOR2_4/INV_1/Y 2 4 4565 1751
p B4 VDD ALU_0/8XOR2_0/XOR2_4/INV_0/Y 2 4 4581 1818
n B4 VSS ALU_0/8XOR2_0/XOR2_4/INV_0/Y 2 4 4581 1751
n ALU_0/8XOR2_0/XOR2_4/INV_0/Y VSS ALU_0/8XOR2_0/XOR2_4/a_25_8# 2 4 4613 1751
p ALU_0/8XOR2_0/XOR2_4/INV_1/Y ALU_0/8XOR2_0/XOR2_4/Y ALU_0/8XOR2_0/XOR2_4/a_2_68# 2 4 4621 1811
n B4 ALU_0/8XOR2_0/XOR2_4/a_9_8# VSS 2 4 4605 1751
n A4 ALU_0/8XOR2_0/XOR2_4/Y ALU_0/8XOR2_0/XOR2_4/a_9_8# 2 4 4597 1751
n ALU_0/8XOR2_0/XOR2_4/INV_1/Y ALU_0/8XOR2_0/XOR2_4/a_25_8# ALU_0/8XOR2_0/XOR2_4/Y 2 4 4621 1751
p B4 VDD ALU_0/8XOR2_0/XOR2_4/a_2_68# 2 4 4605 1811
p A4 ALU_0/8XOR2_0/XOR2_4/a_2_68# VDD 2 4 4597 1811
p ALU_0/8XOR2_0/XOR2_4/INV_0/Y ALU_0/8XOR2_0/XOR2_4/a_2_68# ALU_0/8XOR2_0/XOR2_4/Y 2 4 4613 1811
p A5 VDD ALU_0/8XOR2_0/XOR2_5/INV_1/Y 2 4 4637 1818
n A5 VSS ALU_0/8XOR2_0/XOR2_5/INV_1/Y 2 4 4637 1751
p B5 VDD ALU_0/8XOR2_0/XOR2_5/INV_0/Y 2 4 4653 1818
n B5 VSS ALU_0/8XOR2_0/XOR2_5/INV_0/Y 2 4 4653 1751
n ALU_0/8XOR2_0/XOR2_5/INV_0/Y VSS ALU_0/8XOR2_0/XOR2_5/a_25_8# 2 4 4685 1751
p ALU_0/8XOR2_0/XOR2_5/INV_1/Y ALU_0/8XOR2_0/XOR2_5/Y ALU_0/8XOR2_0/XOR2_5/a_2_68# 2 4 4693 1811
n B5 ALU_0/8XOR2_0/XOR2_5/a_9_8# VSS 2 4 4677 1751
n A5 ALU_0/8XOR2_0/XOR2_5/Y ALU_0/8XOR2_0/XOR2_5/a_9_8# 2 4 4669 1751
n ALU_0/8XOR2_0/XOR2_5/INV_1/Y ALU_0/8XOR2_0/XOR2_5/a_25_8# ALU_0/8XOR2_0/XOR2_5/Y 2 4 4693 1751
p B5 VDD ALU_0/8XOR2_0/XOR2_5/a_2_68# 2 4 4677 1811
p A5 ALU_0/8XOR2_0/XOR2_5/a_2_68# VDD 2 4 4669 1811
p ALU_0/8XOR2_0/XOR2_5/INV_0/Y ALU_0/8XOR2_0/XOR2_5/a_2_68# ALU_0/8XOR2_0/XOR2_5/Y 2 4 4685 1811
p ALU_0/enb3 ALU_0/8XOR2_0/XOR2_1/Y Y1 2 8 4901 1814
n ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/XOR2_1/Y Y1 2 4 4901 1751
p ALU_0/enb3 ALU_0/8XOR2_0/XOR2_2/Y Y2 2 8 4926 1814
n ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/XOR2_2/Y Y2 2 4 4926 1751
p ALU_0/enb3 ALU_0/8XOR2_0/XOR2_3/Y Y3 2 8 4951 1814
n ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/XOR2_3/Y Y3 2 4 4951 1751
p ALU_0/enb3 ALU_0/8XOR2_0/XOR2_4/Y Y4 2 8 4976 1814
n ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/XOR2_4/Y Y4 2 4 4976 1751
p ALU_0/enb3 ALU_0/8XOR2_0/XOR2_5/Y Y5 2 8 5001 1814
n ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/XOR2_5/Y Y5 2 4 5001 1751
p ALU_0/enb3 ALU_0/8XOR2_0/XOR2_6/Y Y6 2 8 5026 1814
n ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/XOR2_6/Y Y6 2 4 5026 1751
p ALU_0/enb3 ALU_0/8XOR2_0/XOR2_7/Y Y7 2 8 5051 1814
n ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/XOR2_7/Y Y7 2 4 5051 1751
p ALU_0/enb3 VDD ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y 2 4 4853 1818
n ALU_0/enb3 VSS ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y 2 4 4853 1751
p ALU_0/enb3 ALU_0/8XOR2_0/XOR2_0/Y Y0 2 8 4876 1814
n ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/XOR2_0/Y Y0 2 4 4876 1751
p A6 VDD ALU_0/8XOR2_0/XOR2_6/INV_1/Y 2 4 4709 1818
n A6 VSS ALU_0/8XOR2_0/XOR2_6/INV_1/Y 2 4 4709 1751
p B6 VDD ALU_0/8XOR2_0/XOR2_6/INV_0/Y 2 4 4725 1818
n B6 VSS ALU_0/8XOR2_0/XOR2_6/INV_0/Y 2 4 4725 1751
n ALU_0/8XOR2_0/XOR2_6/INV_0/Y VSS ALU_0/8XOR2_0/XOR2_6/a_25_8# 2 4 4757 1751
p ALU_0/8XOR2_0/XOR2_6/INV_1/Y ALU_0/8XOR2_0/XOR2_6/Y ALU_0/8XOR2_0/XOR2_6/a_2_68# 2 4 4765 1811
n B6 ALU_0/8XOR2_0/XOR2_6/a_9_8# VSS 2 4 4749 1751
n A6 ALU_0/8XOR2_0/XOR2_6/Y ALU_0/8XOR2_0/XOR2_6/a_9_8# 2 4 4741 1751
n ALU_0/8XOR2_0/XOR2_6/INV_1/Y ALU_0/8XOR2_0/XOR2_6/a_25_8# ALU_0/8XOR2_0/XOR2_6/Y 2 4 4765 1751
p B6 VDD ALU_0/8XOR2_0/XOR2_6/a_2_68# 2 4 4749 1811
p A6 ALU_0/8XOR2_0/XOR2_6/a_2_68# VDD 2 4 4741 1811
p ALU_0/8XOR2_0/XOR2_6/INV_0/Y ALU_0/8XOR2_0/XOR2_6/a_2_68# ALU_0/8XOR2_0/XOR2_6/Y 2 4 4757 1811
p A7 VDD ALU_0/8XOR2_0/XOR2_7/INV_1/Y 2 4 4781 1818
n A7 VSS ALU_0/8XOR2_0/XOR2_7/INV_1/Y 2 4 4781 1751
p B7 VDD ALU_0/8XOR2_0/XOR2_7/INV_0/Y 2 4 4797 1818
n B7 VSS ALU_0/8XOR2_0/XOR2_7/INV_0/Y 2 4 4797 1751
n ALU_0/8XOR2_0/XOR2_7/INV_0/Y VSS ALU_0/8XOR2_0/XOR2_7/a_25_8# 2 4 4829 1751
p ALU_0/8XOR2_0/XOR2_7/INV_1/Y ALU_0/8XOR2_0/XOR2_7/Y ALU_0/8XOR2_0/XOR2_7/a_2_68# 2 4 4837 1811
n B7 ALU_0/8XOR2_0/XOR2_7/a_9_8# VSS 2 4 4821 1751
n A7 ALU_0/8XOR2_0/XOR2_7/Y ALU_0/8XOR2_0/XOR2_7/a_9_8# 2 4 4813 1751
n ALU_0/8XOR2_0/XOR2_7/INV_1/Y ALU_0/8XOR2_0/XOR2_7/a_25_8# ALU_0/8XOR2_0/XOR2_7/Y 2 4 4837 1751
p B7 VDD ALU_0/8XOR2_0/XOR2_7/a_2_68# 2 4 4821 1811
p A7 ALU_0/8XOR2_0/XOR2_7/a_2_68# VDD 2 4 4813 1811
p ALU_0/8XOR2_0/XOR2_7/INV_0/Y ALU_0/8XOR2_0/XOR2_7/a_2_68# ALU_0/8XOR2_0/XOR2_7/Y 2 4 4829 1811
p A1 VDD ALU_0/8XOR2_0/XOR2_1/INV_1/Y 2 4 4349 1818
n A1 VSS ALU_0/8XOR2_0/XOR2_1/INV_1/Y 2 4 4349 1751
p B1 VDD ALU_0/8XOR2_0/XOR2_1/INV_0/Y 2 4 4365 1818
n B1 VSS ALU_0/8XOR2_0/XOR2_1/INV_0/Y 2 4 4365 1751
n ALU_0/8XOR2_0/XOR2_1/INV_0/Y VSS ALU_0/8XOR2_0/XOR2_1/a_25_8# 2 4 4397 1751
p ALU_0/8XOR2_0/XOR2_1/INV_1/Y ALU_0/8XOR2_0/XOR2_1/Y ALU_0/8XOR2_0/XOR2_1/a_2_68# 2 4 4405 1811
n B1 ALU_0/8XOR2_0/XOR2_1/a_9_8# VSS 2 4 4389 1751
n A1 ALU_0/8XOR2_0/XOR2_1/Y ALU_0/8XOR2_0/XOR2_1/a_9_8# 2 4 4381 1751
n ALU_0/8XOR2_0/XOR2_1/INV_1/Y ALU_0/8XOR2_0/XOR2_1/a_25_8# ALU_0/8XOR2_0/XOR2_1/Y 2 4 4405 1751
p B1 VDD ALU_0/8XOR2_0/XOR2_1/a_2_68# 2 4 4389 1811
p A1 ALU_0/8XOR2_0/XOR2_1/a_2_68# VDD 2 4 4381 1811
p ALU_0/8XOR2_0/XOR2_1/INV_0/Y ALU_0/8XOR2_0/XOR2_1/a_2_68# ALU_0/8XOR2_0/XOR2_1/Y 2 4 4397 1811
p A0 VDD ALU_0/8XOR2_0/XOR2_0/INV_1/Y 2 4 4277 1818
n A0 VSS ALU_0/8XOR2_0/XOR2_0/INV_1/Y 2 4 4277 1751
p B0 VDD ALU_0/8XOR2_0/XOR2_0/INV_0/Y 2 4 4293 1818
n B0 VSS ALU_0/8XOR2_0/XOR2_0/INV_0/Y 2 4 4293 1751
n ALU_0/8XOR2_0/XOR2_0/INV_0/Y VSS ALU_0/8XOR2_0/XOR2_0/a_25_8# 2 4 4325 1751
p ALU_0/8XOR2_0/XOR2_0/INV_1/Y ALU_0/8XOR2_0/XOR2_0/Y ALU_0/8XOR2_0/XOR2_0/a_2_68# 2 4 4333 1811
n B0 ALU_0/8XOR2_0/XOR2_0/a_9_8# VSS 2 4 4317 1751
n A0 ALU_0/8XOR2_0/XOR2_0/Y ALU_0/8XOR2_0/XOR2_0/a_9_8# 2 4 4309 1751
n ALU_0/8XOR2_0/XOR2_0/INV_1/Y ALU_0/8XOR2_0/XOR2_0/a_25_8# ALU_0/8XOR2_0/XOR2_0/Y 2 4 4333 1751
p B0 VDD ALU_0/8XOR2_0/XOR2_0/a_2_68# 2 4 4317 1811
p A0 ALU_0/8XOR2_0/XOR2_0/a_2_68# VDD 2 4 4309 1811
p ALU_0/8XOR2_0/XOR2_0/INV_0/Y ALU_0/8XOR2_0/XOR2_0/a_2_68# ALU_0/8XOR2_0/XOR2_0/Y 2 4 4325 1811
p A2 VDD ALU_0/8XOR2_0/XOR2_2/INV_1/Y 2 4 4421 1818
n A2 VSS ALU_0/8XOR2_0/XOR2_2/INV_1/Y 2 4 4421 1751
p B2 VDD ALU_0/8XOR2_0/XOR2_2/INV_0/Y 2 4 4437 1818
n B2 VSS ALU_0/8XOR2_0/XOR2_2/INV_0/Y 2 4 4437 1751
n ALU_0/8XOR2_0/XOR2_2/INV_0/Y VSS ALU_0/8XOR2_0/XOR2_2/a_25_8# 2 4 4469 1751
p ALU_0/8XOR2_0/XOR2_2/INV_1/Y ALU_0/8XOR2_0/XOR2_2/Y ALU_0/8XOR2_0/XOR2_2/a_2_68# 2 4 4477 1811
n B2 ALU_0/8XOR2_0/XOR2_2/a_9_8# VSS 2 4 4461 1751
n A2 ALU_0/8XOR2_0/XOR2_2/Y ALU_0/8XOR2_0/XOR2_2/a_9_8# 2 4 4453 1751
n ALU_0/8XOR2_0/XOR2_2/INV_1/Y ALU_0/8XOR2_0/XOR2_2/a_25_8# ALU_0/8XOR2_0/XOR2_2/Y 2 4 4477 1751
p B2 VDD ALU_0/8XOR2_0/XOR2_2/a_2_68# 2 4 4461 1811
p A2 ALU_0/8XOR2_0/XOR2_2/a_2_68# VDD 2 4 4453 1811
p ALU_0/8XOR2_0/XOR2_2/INV_0/Y ALU_0/8XOR2_0/XOR2_2/a_2_68# ALU_0/8XOR2_0/XOR2_2/Y 2 4 4469 1811
p func0 VDD ALU_0/INV_0/Y 2 4 4092 1358
n func0 VSS ALU_0/INV_0/Y 2 4 4092 1291
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A VDD REGISTER_FILEv2_0/REG8v2_0/reg_en 2 4 590 2259
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A VSS REGISTER_FILEv2_0/REG8v2_0/reg_en 2 4 590 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A VDD REGISTER_FILEv2_0/REG8v2_1/reg_en 2 4 606 2259
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A VSS REGISTER_FILEv2_0/REG8v2_1/reg_en 2 4 606 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A VDD REGISTER_FILEv2_0/REG8v2_2/reg_en 2 4 622 2259
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A VSS REGISTER_FILEv2_0/REG8v2_2/reg_en 2 4 622 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A VDD REGISTER_FILEv2_0/REG8v2_4/reg_en 2 4 654 2259
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A VSS REGISTER_FILEv2_0/REG8v2_4/reg_en 2 4 654 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A VDD REGISTER_FILEv2_0/REG8v2_3/reg_en 2 4 638 2259
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A VSS REGISTER_FILEv2_0/REG8v2_3/reg_en 2 4 638 2192
p Write_Address0 VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y 2 4 214 2259
n Write_Address0 VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y 2 4 214 2192
p Write_Address1 VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 2 4 230 2259
n Write_Address1 VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 2 4 230 2192
p Write_Address2 VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 2 4 246 2259
n Write_Address2 VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 2 4 246 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_17_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_25_8# 2 4 278 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A 2 4 287 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_25_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A 2 4 287 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_9_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_17_8# 2 4 270 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_9_8# 2 4 262 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A 2 4 270 2260
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A VDD 2 4 262 2260
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A VDD 2 4 278 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_17_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_25_8# 2 4 360 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A 2 4 369 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_25_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A 2 4 369 2192
n Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_9_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_17_8# 2 4 352 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_9_8# 2 4 344 2192
p Write_Address1 VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A 2 4 352 2260
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A VDD 2 4 344 2260
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A VDD 2 4 360 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_17_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_25_8# 2 4 319 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A 2 4 328 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_25_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A 2 4 328 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_9_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_17_8# 2 4 311 2192
n Write_Address0 VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_9_8# 2 4 303 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A 2 4 311 2260
p Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A VDD 2 4 303 2260
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A VDD 2 4 319 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_17_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_25_8# 2 4 401 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A 2 4 410 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_25_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A 2 4 410 2192
n Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_9_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_17_8# 2 4 393 2192
n Write_Address0 VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_9_8# 2 4 385 2192
p Write_Address1 VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A 2 4 393 2260
p Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A VDD 2 4 385 2260
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A VDD 2 4 401 2260
n Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_17_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_25_8# 2 4 442 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A 2 4 451 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_25_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A 2 4 451 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_9_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_17_8# 2 4 434 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_9_8# 2 4 426 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A 2 4 434 2260
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A VDD 2 4 426 2260
p Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A VDD 2 4 442 2260
n Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_17_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_25_8# 2 4 483 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A 2 4 492 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_25_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A 2 4 492 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_9_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_17_8# 2 4 475 2192
n Write_Address0 VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_9_8# 2 4 467 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A 2 4 475 2260
p Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A VDD 2 4 467 2260
p Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A VDD 2 4 483 2260
n Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_17_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_25_8# 2 4 524 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A 2 4 533 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_25_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A 2 4 533 2192
n Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_9_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_17_8# 2 4 516 2192
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_9_8# 2 4 508 2192
p Write_Address1 VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A 2 4 516 2260
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A VDD 2 4 508 2260
p Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A VDD 2 4 524 2260
n Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_17_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_25_8# 2 4 565 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A 2 4 574 2260
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_25_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A 2 4 574 2192
n Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_9_8# REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_17_8# 2 4 557 2192
n Write_Address0 VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_9_8# 2 4 549 2192
p Write_Address1 VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A 2 4 557 2260
p Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A VDD 2 4 549 2260
p Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A VDD 2 4 565 2260
p Write_Address3 VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 2 4 198 2259
n Write_Address3 VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 2 4 198 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A VDD REGISTER_FILEv2_0/REG8v2_5/reg_en 2 4 670 2259
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A VSS REGISTER_FILEv2_0/REG8v2_5/reg_en 2 4 670 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A VDD REGISTER_FILEv2_0/REG8v2_6/reg_en 2 4 686 2259
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A VSS REGISTER_FILEv2_0/REG8v2_6/reg_en 2 4 686 2192
p REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A7 2 4 702 2259
n REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A7 2 4 702 2192
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 663 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 663 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 679 227
p REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 689 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 689 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 679 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 714 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 714 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 730 227
p REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 740 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 740 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 730 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 765 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 765 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 781 227
p REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 791 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 791 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 781 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 816 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 816 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 832 227
p REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 842 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 842 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 832 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 867 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 867 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 883 227
p REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 893 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 893 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 883 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 918 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 918 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 934 227
p REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 944 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 944 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 934 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 969 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 969 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 985 227
p REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 995 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 995 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 985 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 1020 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 1020 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 1036 227
p REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 1046 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 1046 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 1036 160
p REGISTER_FILEv2_0/REG0v2_0/a_enb VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y 2 4 647 227
n REGISTER_FILEv2_0/REG0v2_0/a_enb VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y 2 4 647 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 1110 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 1110 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 1126 227
p REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 1136 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 1136 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 1126 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 1161 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 1161 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 1177 227
p REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 1187 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 1187 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 1177 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 1212 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 1212 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 1228 227
p REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 1238 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 1238 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 1228 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 1263 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 1263 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 1279 227
p REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 1289 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 1289 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 1279 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 1314 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 1314 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 1330 227
p REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 1340 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 1340 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 1330 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 1365 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 1365 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 1381 227
p REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 1391 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 1391 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 1381 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 1416 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 1416 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 1432 227
p REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 1442 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 1442 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 1432 160
p VSS VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 1467 227
n VSS VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 1467 160
p REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 1483 227
p REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 1493 227
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 1493 160
n REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 1483 160
p REGISTER_FILEv2_0/REG0v2_0/b_enb VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y 2 4 1094 227
n REGISTER_FILEv2_0/REG0v2_0/b_enb VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y 2 4 1094 160
p A_Read_Address0 VDD REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y 2 4 246 2024
n A_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y 2 4 246 1957
p A_Read_Address1 VDD REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y 2 4 262 2024
n A_Read_Address1 VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y 2 4 262 1957
p A_Read_Address2 VDD REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y 2 4 278 2024
n A_Read_Address2 VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y 2 4 278 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/a_25_8# 2 4 310 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/a_enb 2 4 319 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/a_25_8# REGISTER_FILEv2_0/REG8v2_0/a_enb 2 4 319 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/a_17_8# 2 4 302 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/a_9_8# 2 4 294 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y VDD REGISTER_FILEv2_0/REG8v2_0/a_enb 2 4 302 2025
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/REG8v2_0/a_enb VDD 2 4 294 2025
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/REG8v2_0/a_enb VDD 2 4 310 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/a_25_8# 2 4 392 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/a_enb 2 4 401 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/a_25_8# REGISTER_FILEv2_0/REG8v2_2/a_enb 2 4 401 1957
n A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/a_17_8# 2 4 384 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/a_9_8# 2 4 376 1957
p A_Read_Address1 VDD REGISTER_FILEv2_0/REG8v2_2/a_enb 2 4 384 2025
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/REG8v2_2/a_enb VDD 2 4 376 2025
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/REG8v2_2/a_enb VDD 2 4 392 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/a_25_8# 2 4 351 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/a_enb 2 4 360 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/a_25_8# REGISTER_FILEv2_0/REG8v2_1/a_enb 2 4 360 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/a_17_8# 2 4 343 1957
n A_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/a_9_8# 2 4 335 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y VDD REGISTER_FILEv2_0/REG8v2_1/a_enb 2 4 343 2025
p A_Read_Address0 REGISTER_FILEv2_0/REG8v2_1/a_enb VDD 2 4 335 2025
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/REG8v2_1/a_enb VDD 2 4 351 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/a_25_8# 2 4 433 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/a_enb 2 4 442 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/a_25_8# REGISTER_FILEv2_0/REG8v2_3/a_enb 2 4 442 1957
n A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/a_17_8# 2 4 425 1957
n A_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/a_9_8# 2 4 417 1957
p A_Read_Address1 VDD REGISTER_FILEv2_0/REG8v2_3/a_enb 2 4 425 2025
p A_Read_Address0 REGISTER_FILEv2_0/REG8v2_3/a_enb VDD 2 4 417 2025
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/REG8v2_3/a_enb VDD 2 4 433 2025
n A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/a_25_8# 2 4 474 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/a_enb 2 4 483 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/a_25_8# REGISTER_FILEv2_0/REG8v2_4/a_enb 2 4 483 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/a_17_8# 2 4 466 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/a_9_8# 2 4 458 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y VDD REGISTER_FILEv2_0/REG8v2_4/a_enb 2 4 466 2025
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/REG8v2_4/a_enb VDD 2 4 458 2025
p A_Read_Address2 REGISTER_FILEv2_0/REG8v2_4/a_enb VDD 2 4 474 2025
n A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/a_25_8# 2 4 515 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/a_enb 2 4 524 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/a_25_8# REGISTER_FILEv2_0/REG8v2_5/a_enb 2 4 524 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/a_17_8# 2 4 507 1957
n A_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/a_9_8# 2 4 499 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y VDD REGISTER_FILEv2_0/REG8v2_5/a_enb 2 4 507 2025
p A_Read_Address0 REGISTER_FILEv2_0/REG8v2_5/a_enb VDD 2 4 499 2025
p A_Read_Address2 REGISTER_FILEv2_0/REG8v2_5/a_enb VDD 2 4 515 2025
n A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/a_25_8# 2 4 556 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/a_enb 2 4 565 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/a_25_8# REGISTER_FILEv2_0/REG8v2_6/a_enb 2 4 565 1957
n A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/a_17_8# 2 4 548 1957
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/a_9_8# 2 4 540 1957
p A_Read_Address1 VDD REGISTER_FILEv2_0/REG8v2_6/a_enb 2 4 548 2025
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/REG8v2_6/a_enb VDD 2 4 540 2025
p A_Read_Address2 REGISTER_FILEv2_0/REG8v2_6/a_enb VDD 2 4 556 2025
n A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/a_25_8# 2 4 597 1957
p REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/a_enb 2 4 606 2025
n REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/a_25_8# REGISTER_FILEv2_0/REG0v2_0/a_enb 2 4 606 1957
n A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/a_17_8# 2 4 589 1957
n A_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/a_9_8# 2 4 581 1957
p A_Read_Address1 VDD REGISTER_FILEv2_0/REG0v2_0/a_enb 2 4 589 2025
p A_Read_Address0 REGISTER_FILEv2_0/REG0v2_0/a_enb VDD 2 4 581 2025
p A_Read_Address2 REGISTER_FILEv2_0/REG0v2_0/a_enb VDD 2 4 597 2025
p VSS VDD REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y 2 4 230 2024
n VSS VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y 2 4 230 1957
p B_Read_Address0 VDD REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y 2 4 27 1776
n B_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y 2 4 27 1709
p B_Read_Address1 VDD REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y 2 4 43 1776
n B_Read_Address1 VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y 2 4 43 1709
p B_Read_Address2 VDD REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y 2 4 59 1776
n B_Read_Address2 VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y 2 4 59 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/a_25_8# 2 4 91 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/b_enb 2 4 100 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/a_25_8# REGISTER_FILEv2_0/REG8v2_0/b_enb 2 4 100 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/a_17_8# 2 4 83 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/a_9_8# 2 4 75 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y VDD REGISTER_FILEv2_0/REG8v2_0/b_enb 2 4 83 1777
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/REG8v2_0/b_enb VDD 2 4 75 1777
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/REG8v2_0/b_enb VDD 2 4 91 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/a_25_8# 2 4 173 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/b_enb 2 4 182 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/a_25_8# REGISTER_FILEv2_0/REG8v2_2/b_enb 2 4 182 1709
n B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/a_17_8# 2 4 165 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/a_9_8# 2 4 157 1709
p B_Read_Address1 VDD REGISTER_FILEv2_0/REG8v2_2/b_enb 2 4 165 1777
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/REG8v2_2/b_enb VDD 2 4 157 1777
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/REG8v2_2/b_enb VDD 2 4 173 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/a_25_8# 2 4 132 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/b_enb 2 4 141 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/a_25_8# REGISTER_FILEv2_0/REG8v2_1/b_enb 2 4 141 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/a_17_8# 2 4 124 1709
n B_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/a_9_8# 2 4 116 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y VDD REGISTER_FILEv2_0/REG8v2_1/b_enb 2 4 124 1777
p B_Read_Address0 REGISTER_FILEv2_0/REG8v2_1/b_enb VDD 2 4 116 1777
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/REG8v2_1/b_enb VDD 2 4 132 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/a_25_8# 2 4 214 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/b_enb 2 4 223 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/a_25_8# REGISTER_FILEv2_0/REG8v2_3/b_enb 2 4 223 1709
n B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/a_17_8# 2 4 206 1709
n B_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/a_9_8# 2 4 198 1709
p B_Read_Address1 VDD REGISTER_FILEv2_0/REG8v2_3/b_enb 2 4 206 1777
p B_Read_Address0 REGISTER_FILEv2_0/REG8v2_3/b_enb VDD 2 4 198 1777
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/REG8v2_3/b_enb VDD 2 4 214 1777
n B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/a_25_8# 2 4 255 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/b_enb 2 4 264 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/a_25_8# REGISTER_FILEv2_0/REG8v2_4/b_enb 2 4 264 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/a_17_8# 2 4 247 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/a_9_8# 2 4 239 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y VDD REGISTER_FILEv2_0/REG8v2_4/b_enb 2 4 247 1777
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/REG8v2_4/b_enb VDD 2 4 239 1777
p B_Read_Address2 REGISTER_FILEv2_0/REG8v2_4/b_enb VDD 2 4 255 1777
n B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/a_25_8# 2 4 296 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/b_enb 2 4 305 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/a_25_8# REGISTER_FILEv2_0/REG8v2_5/b_enb 2 4 305 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/a_17_8# 2 4 288 1709
n B_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/a_9_8# 2 4 280 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y VDD REGISTER_FILEv2_0/REG8v2_5/b_enb 2 4 288 1777
p B_Read_Address0 REGISTER_FILEv2_0/REG8v2_5/b_enb VDD 2 4 280 1777
p B_Read_Address2 REGISTER_FILEv2_0/REG8v2_5/b_enb VDD 2 4 296 1777
n B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/a_25_8# 2 4 337 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/b_enb 2 4 346 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/a_25_8# REGISTER_FILEv2_0/REG8v2_6/b_enb 2 4 346 1709
n B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/a_17_8# 2 4 329 1709
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/a_9_8# 2 4 321 1709
p B_Read_Address1 VDD REGISTER_FILEv2_0/REG8v2_6/b_enb 2 4 329 1777
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/REG8v2_6/b_enb VDD 2 4 321 1777
p B_Read_Address2 REGISTER_FILEv2_0/REG8v2_6/b_enb VDD 2 4 337 1777
n B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/a_17_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/a_25_8# 2 4 378 1709
p REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD REGISTER_FILEv2_0/REG0v2_0/b_enb 2 4 387 1777
n REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/a_25_8# REGISTER_FILEv2_0/REG0v2_0/b_enb 2 4 387 1709
n B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/a_9_8# REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/a_17_8# 2 4 370 1709
n B_Read_Address0 VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/a_9_8# 2 4 362 1709
p B_Read_Address1 VDD REGISTER_FILEv2_0/REG0v2_0/b_enb 2 4 370 1777
p B_Read_Address0 REGISTER_FILEv2_0/REG0v2_0/b_enb VDD 2 4 362 1777
p B_Read_Address2 REGISTER_FILEv2_0/REG0v2_0/b_enb VDD 2 4 378 1777
p VSS VDD REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y 2 4 11 1776
n VSS VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y 2 4 11 1709
p REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y Imm1 REGISTER_FILEv2_0/REG8v2_6/C1 2 8 336 2595
n imm_en Imm1 REGISTER_FILEv2_0/REG8v2_6/C1 2 4 336 2532
p imm_en Y1 REGISTER_FILEv2_0/REG8v2_6/C1 2 8 311 2595
n REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y Y1 REGISTER_FILEv2_0/REG8v2_6/C1 2 4 311 2532
p imm_en VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 288 2599
n imm_en VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 288 2532
p REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y Imm0 REGISTER_FILEv2_0/REG8v2_6/C0 2 8 272 2595
n imm_en Imm0 REGISTER_FILEv2_0/REG8v2_6/C0 2 4 272 2532
p imm_en Y0 REGISTER_FILEv2_0/REG8v2_6/C0 2 8 247 2595
n REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y Y0 REGISTER_FILEv2_0/REG8v2_6/C0 2 4 247 2532
p imm_en VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 224 2599
n imm_en VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 224 2532
p REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y Imm2 REGISTER_FILEv2_0/REG8v2_6/C2 2 8 400 2595
n imm_en Imm2 REGISTER_FILEv2_0/REG8v2_6/C2 2 4 400 2532
p imm_en Y2 REGISTER_FILEv2_0/REG8v2_6/C2 2 8 375 2595
n REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y Y2 REGISTER_FILEv2_0/REG8v2_6/C2 2 4 375 2532
p imm_en VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 352 2599
n imm_en VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 352 2532
p REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y Imm3 REGISTER_FILEv2_0/REG8v2_6/C3 2 8 464 2595
n imm_en Imm3 REGISTER_FILEv2_0/REG8v2_6/C3 2 4 464 2532
p imm_en Y3 REGISTER_FILEv2_0/REG8v2_6/C3 2 8 439 2595
n REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y Y3 REGISTER_FILEv2_0/REG8v2_6/C3 2 4 439 2532
p imm_en VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 416 2599
n imm_en VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 416 2532
p REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y Imm4 REGISTER_FILEv2_0/REG8v2_6/C4 2 8 528 2595
n imm_en Imm4 REGISTER_FILEv2_0/REG8v2_6/C4 2 4 528 2532
p imm_en Y4 REGISTER_FILEv2_0/REG8v2_6/C4 2 8 503 2595
n REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y Y4 REGISTER_FILEv2_0/REG8v2_6/C4 2 4 503 2532
p imm_en VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 480 2599
n imm_en VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 480 2532
p REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y Imm5 REGISTER_FILEv2_0/REG8v2_6/C5 2 8 592 2595
n imm_en Imm5 REGISTER_FILEv2_0/REG8v2_6/C5 2 4 592 2532
p imm_en Y5 REGISTER_FILEv2_0/REG8v2_6/C5 2 8 567 2595
n REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y Y5 REGISTER_FILEv2_0/REG8v2_6/C5 2 4 567 2532
p imm_en VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 544 2599
n imm_en VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 544 2532
p REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y Imm6 REGISTER_FILEv2_0/REG8v2_6/C6 2 8 656 2595
n imm_en Imm6 REGISTER_FILEv2_0/REG8v2_6/C6 2 4 656 2532
p imm_en Y6 REGISTER_FILEv2_0/REG8v2_6/C6 2 8 631 2595
n REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y Y6 REGISTER_FILEv2_0/REG8v2_6/C6 2 4 631 2532
p imm_en VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 608 2599
n imm_en VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 608 2532
p REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y Imm7 REGISTER_FILEv2_0/REG8v2_6/C7 2 8 720 2595
n imm_en Imm7 REGISTER_FILEv2_0/REG8v2_6/C7 2 4 720 2532
p imm_en Y7 REGISTER_FILEv2_0/REG8v2_6/C7 2 8 695 2595
n REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y Y7 REGISTER_FILEv2_0/REG8v2_6/C7 2 4 695 2532
p imm_en VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 672 2599
n imm_en VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 672 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 1414 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 1422 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 2 4 1414 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 2 4 1405 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 1422 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 1405 2600
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 1363 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 1355 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 2 4 1363 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 2 4 1372 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 1355 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 1372 2600
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 1449 2593
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 reg_zero0 VSS 2 4 1457 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 1441 2593
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_zero0 2 4 1457 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_zero0 2 4 1449 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 1441 2532
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 1492 2593
n reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 VSS 2 4 1484 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 1500 2593
p reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 2 4 1484 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 2 4 1492 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 1500 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 2599
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 1603 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 1611 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 2 4 1603 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 2 4 1594 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 1611 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 1594 2600
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 1552 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 1544 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 2 4 1552 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 2 4 1561 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 1544 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 1561 2600
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 1638 2593
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 reg_zero1 VSS 2 4 1646 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 1630 2593
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_zero1 2 4 1646 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_zero1 2 4 1638 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 1630 2532
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 1681 2593
n reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 VSS 2 4 1673 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 1689 2593
p reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 2 4 1673 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 2 4 1681 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 1689 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 2599
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1793 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1801 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 2 4 1793 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 2 4 1784 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1801 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 1784 2600
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 1742 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 1734 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 2 4 1742 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 2 4 1751 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 1734 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 1751 2600
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1828 2593
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 reg_zero2 VSS 2 4 1836 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1820 2593
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_zero2 2 4 1836 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_zero2 2 4 1828 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1820 2532
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1871 2593
n reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 VSS 2 4 1863 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1879 2593
p reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 2 4 1863 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 2 4 1871 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1879 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 2599
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1984 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1992 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 2 4 1984 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 2 4 1975 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1992 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1975 2600
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1933 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1925 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 2 4 1933 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 2 4 1942 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1925 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1942 2600
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 2019 2593
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 reg_zero3 VSS 2 4 2027 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 2011 2593
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_zero3 2 4 2027 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_zero3 2 4 2019 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 2011 2532
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 2062 2593
n reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 VSS 2 4 2054 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 2070 2593
p reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 2 4 2054 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 2 4 2062 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 2070 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 2599
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 2172 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 2180 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 2 4 2172 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 2 4 2163 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 2180 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 2163 2600
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 2121 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 2113 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 2 4 2121 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 2 4 2130 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 2113 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 2130 2600
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 2207 2593
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 reg_zero4 VSS 2 4 2215 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 2199 2593
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_zero4 2 4 2215 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_zero4 2 4 2207 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 2199 2532
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 2250 2593
n reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 VSS 2 4 2242 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 2258 2593
p reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 2 4 2242 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 2 4 2250 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 2258 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 2599
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 2361 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 2369 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 2 4 2361 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 2 4 2352 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 2369 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 2352 2600
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 2310 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 2302 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 2 4 2310 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 2 4 2319 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 2302 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 2319 2600
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 2396 2593
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 reg_zero5 VSS 2 4 2404 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 2388 2593
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_zero5 2 4 2404 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_zero5 2 4 2396 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 2388 2532
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 2439 2593
n reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 VSS 2 4 2431 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 2447 2593
p reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 2 4 2431 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 2 4 2439 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 2447 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 2599
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 2551 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 2559 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 2 4 2551 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 2 4 2542 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 2559 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 2542 2600
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 2500 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 2492 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 2 4 2500 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 2 4 2509 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 2492 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 2509 2600
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 2586 2593
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 reg_zero6 VSS 2 4 2594 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 2578 2593
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_zero6 2 4 2594 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_zero6 2 4 2586 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 2578 2532
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 2629 2593
n reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 VSS 2 4 2621 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 2637 2593
p reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 2 4 2621 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 2 4 2629 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 2637 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 2599
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 2742 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 2750 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 2 4 2742 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 2 4 2733 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 2750 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 2733 2600
n clk VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 2691 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 2683 2532
p clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 2 4 2691 2600
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 2 4 2700 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 2683 2600
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 2700 2600
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 2777 2593
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 reg_zero7 VSS 2 4 2785 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 2769 2593
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_zero7 2 4 2785 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_zero7 2 4 2777 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 2769 2532
p clk VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2820 2593
n reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 VSS 2 4 2812 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2828 2593
p reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 2 4 2812 2593
n clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 2 4 2820 2532
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2828 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 2599
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 2 8 931 2595
n REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 2 4 931 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 2 8 906 2595
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 2 4 906 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 2599
n REGISTER_FILEv2_0/REG8v2_0/reg_en VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 2 8 867 2595
n REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 2 4 867 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 2 8 842 2595
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 2 4 842 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 2599
n REGISTER_FILEv2_0/REG8v2_0/reg_en VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 2 8 995 2595
n REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 2 4 995 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 2 8 970 2595
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 2 4 970 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 2599
n REGISTER_FILEv2_0/REG8v2_0/reg_en VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 2 8 1059 2595
n REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 2 4 1059 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 2 8 1034 2595
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 2 4 1034 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 2599
n REGISTER_FILEv2_0/REG8v2_0/reg_en VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 2 8 1123 2595
n REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 2 4 1123 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 2 8 1098 2595
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 2 4 1098 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 2599
n REGISTER_FILEv2_0/REG8v2_0/reg_en VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 2 8 1187 2595
n REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 2 4 1187 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 2 8 1162 2595
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 2 4 1162 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 2599
n REGISTER_FILEv2_0/REG8v2_0/reg_en VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 2 8 1251 2595
n REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 2 4 1251 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 2 8 1226 2595
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 2 4 1226 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 2599
n REGISTER_FILEv2_0/REG8v2_0/reg_en VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 2532
p REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 2 8 1315 2595
n REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 2 4 1315 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 2 8 1290 2595
n REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 2 4 1290 2532
p REGISTER_FILEv2_0/REG8v2_0/reg_en VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 2599
n REGISTER_FILEv2_0/REG8v2_0/reg_en VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 2532
p reg_zero0 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 2599
n reg_zero0 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2881 2599
p REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2891 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2891 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2881 2532
p reg_zero1 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 2599
n reg_zero1 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2932 2599
p REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2942 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2942 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2932 2532
p reg_zero2 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 2599
n reg_zero2 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2983 2599
p REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2993 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2993 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2983 2532
p reg_zero3 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 2599
n reg_zero3 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 3034 2599
p REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 3044 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 3044 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 3034 2532
p reg_zero4 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 2599
n reg_zero4 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 3085 2599
p REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 3095 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 3095 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 3085 2532
p reg_zero5 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 2599
n reg_zero5 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 3136 2599
p REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 3146 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 3146 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 3136 2532
p reg_zero6 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 2599
n reg_zero6 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 3187 2599
p REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 3197 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 3197 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 3187 2532
p reg_zero7 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 2599
n reg_zero7 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 3238 2599
p REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 3248 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 3248 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 3238 2532
p REGISTER_FILEv2_0/REG8v2_0/a_enb VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y 2 4 2849 2599
n REGISTER_FILEv2_0/REG8v2_0/a_enb VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y 2 4 2849 2532
p reg_zero0 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 2599
n reg_zero0 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 3308 2599
p REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 3318 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 3318 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 3308 2532
p reg_zero1 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 2599
n reg_zero1 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 3359 2599
p REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 3369 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 3369 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 3359 2532
p reg_zero2 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 2599
n reg_zero2 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 3410 2599
p REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 3420 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 3420 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 3410 2532
p reg_zero3 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 2599
n reg_zero3 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 3461 2599
p REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 3471 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 3471 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 3461 2532
p reg_zero4 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 2599
n reg_zero4 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 3512 2599
p REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 3522 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 3522 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 3512 2532
p reg_zero5 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 2599
n reg_zero5 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 3563 2599
p REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 3573 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 3573 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 3563 2532
p reg_zero6 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 2599
n reg_zero6 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 3614 2599
p REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 3624 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 3624 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 3614 2532
p reg_zero7 VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 2599
n reg_zero7 VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 2532
p REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 3665 2599
p REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 3675 2599
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 3675 2532
n REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 3665 2532
p REGISTER_FILEv2_0/REG8v2_0/b_enb VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y 2 4 3276 2599
n REGISTER_FILEv2_0/REG8v2_0/b_enb VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y 2 4 3276 2532
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 1414 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 1422 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 2 4 1414 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 2 4 1405 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 1422 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 1405 2260
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 1363 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 1355 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 2 4 1363 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 2 4 1372 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 1355 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 1372 2260
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 1449 2253
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 reg_one0 VSS 2 4 1457 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 1441 2253
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_one0 2 4 1457 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_one0 2 4 1449 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 1441 2192
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 1492 2253
n reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 VSS 2 4 1484 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 1500 2253
p reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 2 4 1484 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 2 4 1492 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 1500 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 2259
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 2192
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 1603 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 1611 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 2 4 1603 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 2 4 1594 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 1611 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 1594 2260
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 1552 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 1544 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 2 4 1552 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 2 4 1561 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 1544 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 1561 2260
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 1638 2253
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 reg_one1 VSS 2 4 1646 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 1630 2253
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_one1 2 4 1646 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_one1 2 4 1638 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 1630 2192
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 1681 2253
n reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 VSS 2 4 1673 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 1689 2253
p reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 2 4 1673 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 2 4 1681 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 1689 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 2259
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 2192
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1793 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1801 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 2 4 1793 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 2 4 1784 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1801 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 1784 2260
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 1742 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 1734 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 2 4 1742 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 2 4 1751 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 1734 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 1751 2260
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1828 2253
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 reg_one2 VSS 2 4 1836 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1820 2253
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_one2 2 4 1836 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_one2 2 4 1828 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1820 2192
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1871 2253
n reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 VSS 2 4 1863 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1879 2253
p reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 2 4 1863 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 2 4 1871 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1879 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 2259
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 2192
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1984 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1992 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 2 4 1984 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 2 4 1975 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1992 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1975 2260
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1933 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1925 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 2 4 1933 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 2 4 1942 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1925 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1942 2260
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 2019 2253
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 reg_one3 VSS 2 4 2027 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 2011 2253
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_one3 2 4 2027 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_one3 2 4 2019 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 2011 2192
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 2062 2253
n reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 VSS 2 4 2054 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 2070 2253
p reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 2 4 2054 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 2 4 2062 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 2070 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 2259
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 2192
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 2172 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 2180 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 2 4 2172 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 2 4 2163 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 2180 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 2163 2260
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 2121 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 2113 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 2 4 2121 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 2 4 2130 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 2113 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 2130 2260
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 2207 2253
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 reg_one4 VSS 2 4 2215 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 2199 2253
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_one4 2 4 2215 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_one4 2 4 2207 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 2199 2192
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 2250 2253
n reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 VSS 2 4 2242 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 2258 2253
p reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 2 4 2242 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 2 4 2250 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 2258 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 2259
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 2192
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 2361 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 2369 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 2 4 2361 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 2 4 2352 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 2369 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 2352 2260
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 2310 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 2302 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 2 4 2310 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 2 4 2319 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 2302 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 2319 2260
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 2396 2253
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 reg_one5 VSS 2 4 2404 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 2388 2253
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_one5 2 4 2404 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_one5 2 4 2396 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 2388 2192
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 2439 2253
n reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 VSS 2 4 2431 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 2447 2253
p reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 2 4 2431 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 2 4 2439 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 2447 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 2259
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 2192
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 2551 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 2559 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 2 4 2551 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 2 4 2542 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 2559 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 2542 2260
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 2500 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 2492 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 2 4 2500 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 2 4 2509 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 2492 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 2509 2260
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 2586 2253
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 reg_one6 VSS 2 4 2594 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 2578 2253
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_one6 2 4 2594 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_one6 2 4 2586 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 2578 2192
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 2629 2253
n reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 VSS 2 4 2621 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 2637 2253
p reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 2 4 2621 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 2 4 2629 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 2637 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 2259
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 2192
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 2742 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 2750 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 2 4 2742 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 2 4 2733 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 2750 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 2733 2260
n clk VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 2691 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 2683 2192
p clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 2 4 2691 2260
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 2 4 2700 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 2683 2260
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 2700 2260
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 2777 2253
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 reg_one7 VSS 2 4 2785 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 2769 2253
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_one7 2 4 2785 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_one7 2 4 2777 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 2769 2192
p clk VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2820 2253
n reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 VSS 2 4 2812 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2828 2253
p reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 2 4 2812 2253
n clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 2 4 2820 2192
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2828 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 2259
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 2 8 931 2255
n REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 2 4 931 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 2 8 906 2255
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 2 4 906 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 2259
n REGISTER_FILEv2_0/REG8v2_1/reg_en VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 2 8 867 2255
n REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 2 4 867 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 2 8 842 2255
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 2 4 842 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 2259
n REGISTER_FILEv2_0/REG8v2_1/reg_en VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 2 8 995 2255
n REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 2 4 995 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 2 8 970 2255
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 2 4 970 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 2259
n REGISTER_FILEv2_0/REG8v2_1/reg_en VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 2 8 1059 2255
n REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 2 4 1059 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 2 8 1034 2255
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 2 4 1034 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 2259
n REGISTER_FILEv2_0/REG8v2_1/reg_en VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 2 8 1123 2255
n REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 2 4 1123 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 2 8 1098 2255
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 2 4 1098 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 2259
n REGISTER_FILEv2_0/REG8v2_1/reg_en VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 2 8 1187 2255
n REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 2 4 1187 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 2 8 1162 2255
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 2 4 1162 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 2259
n REGISTER_FILEv2_0/REG8v2_1/reg_en VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 2 8 1251 2255
n REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 2 4 1251 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 2 8 1226 2255
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 2 4 1226 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 2259
n REGISTER_FILEv2_0/REG8v2_1/reg_en VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 2192
p REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 2 8 1315 2255
n REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 2 4 1315 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 2 8 1290 2255
n REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 2 4 1290 2192
p REGISTER_FILEv2_0/REG8v2_1/reg_en VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 2259
n REGISTER_FILEv2_0/REG8v2_1/reg_en VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 2192
p reg_one0 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 2259
n reg_one0 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2881 2259
p REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2891 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2891 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2881 2192
p reg_one1 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 2259
n reg_one1 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2932 2259
p REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2942 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2942 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2932 2192
p reg_one2 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 2259
n reg_one2 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2983 2259
p REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2993 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2993 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2983 2192
p reg_one3 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 2259
n reg_one3 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 3034 2259
p REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 3044 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 3044 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 3034 2192
p reg_one4 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 2259
n reg_one4 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 3085 2259
p REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 3095 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 3095 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 3085 2192
p reg_one5 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 2259
n reg_one5 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 3136 2259
p REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 3146 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 3146 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 3136 2192
p reg_one6 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 2259
n reg_one6 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 3187 2259
p REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 3197 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 3197 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 3187 2192
p reg_one7 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 2259
n reg_one7 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 3238 2259
p REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 3248 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 3248 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 3238 2192
p REGISTER_FILEv2_0/REG8v2_1/a_enb VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y 2 4 2849 2259
n REGISTER_FILEv2_0/REG8v2_1/a_enb VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y 2 4 2849 2192
p reg_one0 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 2259
n reg_one0 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 3308 2259
p REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 3318 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 3318 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 3308 2192
p reg_one1 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 2259
n reg_one1 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 3359 2259
p REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 3369 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 3369 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 3359 2192
p reg_one2 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 2259
n reg_one2 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 3410 2259
p REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 3420 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 3420 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 3410 2192
p reg_one3 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 2259
n reg_one3 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 3461 2259
p REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 3471 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 3471 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 3461 2192
p reg_one4 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 2259
n reg_one4 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 3512 2259
p REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 3522 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 3522 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 3512 2192
p reg_one5 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 2259
n reg_one5 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 3563 2259
p REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 3573 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 3573 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 3563 2192
p reg_one6 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 2259
n reg_one6 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 3614 2259
p REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 3624 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 3624 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 3614 2192
p reg_one7 VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 2259
n reg_one7 VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 2192
p REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 3665 2259
p REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 3675 2259
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 3675 2192
n REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 3665 2192
p REGISTER_FILEv2_0/REG8v2_1/b_enb VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y 2 4 3276 2259
n REGISTER_FILEv2_0/REG8v2_1/b_enb VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y 2 4 3276 2192
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 1414 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 1422 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 2 4 1414 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 2 4 1405 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 1422 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 1405 1920
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 1363 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 1355 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 2 4 1363 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 2 4 1372 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 1355 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 1372 1920
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 1449 1913
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 reg_two0 VSS 2 4 1457 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 1441 1913
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_two0 2 4 1457 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_two0 2 4 1449 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 1441 1852
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 1492 1913
n reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 VSS 2 4 1484 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 1500 1913
p reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 2 4 1484 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 2 4 1492 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 1500 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 1919
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 1852
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 1603 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 1611 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 2 4 1603 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 2 4 1594 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 1611 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 1594 1920
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 1552 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 1544 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 2 4 1552 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 2 4 1561 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 1544 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 1561 1920
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 1638 1913
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 reg_two1 VSS 2 4 1646 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 1630 1913
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_two1 2 4 1646 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_two1 2 4 1638 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 1630 1852
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 1681 1913
n reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 VSS 2 4 1673 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 1689 1913
p reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 2 4 1673 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 2 4 1681 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 1689 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 1919
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 1852
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1793 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1801 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 2 4 1793 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 2 4 1784 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1801 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 1784 1920
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 1742 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 1734 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 2 4 1742 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 2 4 1751 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 1734 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 1751 1920
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1828 1913
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 reg_two2 VSS 2 4 1836 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1820 1913
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_two2 2 4 1836 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_two2 2 4 1828 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1820 1852
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1871 1913
n reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 VSS 2 4 1863 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1879 1913
p reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 2 4 1863 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 2 4 1871 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1879 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 1919
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 1852
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1984 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1992 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 2 4 1984 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 2 4 1975 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1992 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1975 1920
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1933 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1925 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 2 4 1933 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 2 4 1942 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1925 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1942 1920
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 2019 1913
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 reg_two3 VSS 2 4 2027 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 2011 1913
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_two3 2 4 2027 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_two3 2 4 2019 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 2011 1852
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 2062 1913
n reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 VSS 2 4 2054 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 2070 1913
p reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 2 4 2054 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 2 4 2062 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 2070 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 1919
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 1852
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 2172 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 2180 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 2 4 2172 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 2 4 2163 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 2180 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 2163 1920
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 2121 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 2113 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 2 4 2121 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 2 4 2130 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 2113 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 2130 1920
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 2207 1913
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 reg_two4 VSS 2 4 2215 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 2199 1913
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_two4 2 4 2215 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_two4 2 4 2207 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 2199 1852
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 2250 1913
n reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 VSS 2 4 2242 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 2258 1913
p reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 2 4 2242 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 2 4 2250 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 2258 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 1919
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 1852
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 2361 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 2369 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 2 4 2361 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 2 4 2352 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 2369 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 2352 1920
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 2310 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 2302 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 2 4 2310 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 2 4 2319 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 2302 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 2319 1920
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 2396 1913
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 reg_two5 VSS 2 4 2404 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 2388 1913
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_two5 2 4 2404 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_two5 2 4 2396 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 2388 1852
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 2439 1913
n reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 VSS 2 4 2431 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 2447 1913
p reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 2 4 2431 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 2 4 2439 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 2447 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 1919
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 1852
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 2551 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 2559 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 2 4 2551 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 2 4 2542 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 2559 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 2542 1920
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 2500 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 2492 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 2 4 2500 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 2 4 2509 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 2492 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 2509 1920
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 2586 1913
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 reg_two6 VSS 2 4 2594 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 2578 1913
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_two6 2 4 2594 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_two6 2 4 2586 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 2578 1852
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 2629 1913
n reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 VSS 2 4 2621 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 2637 1913
p reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 2 4 2621 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 2 4 2629 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 2637 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 1919
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 1852
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 2742 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 2750 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 2 4 2742 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 2 4 2733 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 2750 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 2733 1920
n clk VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 2691 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 2683 1852
p clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 2 4 2691 1920
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 2 4 2700 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 2683 1920
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 2700 1920
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 2777 1913
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 reg_two7 VSS 2 4 2785 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 2769 1913
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_two7 2 4 2785 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_two7 2 4 2777 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 2769 1852
p clk VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2820 1913
n reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 VSS 2 4 2812 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2828 1913
p reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 2 4 2812 1913
n clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 2 4 2820 1852
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2828 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 1919
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 2 8 931 1915
n REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 2 4 931 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 2 8 906 1915
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 2 4 906 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 1919
n REGISTER_FILEv2_0/REG8v2_2/reg_en VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 2 8 867 1915
n REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 2 4 867 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 2 8 842 1915
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 2 4 842 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 1919
n REGISTER_FILEv2_0/REG8v2_2/reg_en VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 2 8 995 1915
n REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 2 4 995 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 2 8 970 1915
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 2 4 970 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 1919
n REGISTER_FILEv2_0/REG8v2_2/reg_en VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 2 8 1059 1915
n REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 2 4 1059 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 2 8 1034 1915
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 2 4 1034 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 1919
n REGISTER_FILEv2_0/REG8v2_2/reg_en VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 2 8 1123 1915
n REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 2 4 1123 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 2 8 1098 1915
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 2 4 1098 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 1919
n REGISTER_FILEv2_0/REG8v2_2/reg_en VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 2 8 1187 1915
n REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 2 4 1187 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 2 8 1162 1915
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 2 4 1162 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 1919
n REGISTER_FILEv2_0/REG8v2_2/reg_en VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 2 8 1251 1915
n REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 2 4 1251 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 2 8 1226 1915
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 2 4 1226 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 1919
n REGISTER_FILEv2_0/REG8v2_2/reg_en VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 1852
p REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 2 8 1315 1915
n REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 2 4 1315 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 2 8 1290 1915
n REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 2 4 1290 1852
p REGISTER_FILEv2_0/REG8v2_2/reg_en VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 1919
n REGISTER_FILEv2_0/REG8v2_2/reg_en VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 1852
p reg_two0 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 1919
n reg_two0 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2881 1919
p REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2891 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2891 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2881 1852
p reg_two1 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 1919
n reg_two1 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2932 1919
p REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2942 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2942 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2932 1852
p reg_two2 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 1919
n reg_two2 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2983 1919
p REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2993 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2993 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2983 1852
p reg_two3 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 1919
n reg_two3 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 3034 1919
p REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 3044 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 3044 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 3034 1852
p reg_two4 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 1919
n reg_two4 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 3085 1919
p REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 3095 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 3095 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 3085 1852
p reg_two5 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 1919
n reg_two5 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 3136 1919
p REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 3146 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 3146 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 3136 1852
p reg_two6 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 1919
n reg_two6 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 3187 1919
p REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 3197 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 3197 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 3187 1852
p reg_two7 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 1919
n reg_two7 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 3238 1919
p REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 3248 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 3248 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 3238 1852
p REGISTER_FILEv2_0/REG8v2_2/a_enb VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y 2 4 2849 1919
n REGISTER_FILEv2_0/REG8v2_2/a_enb VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y 2 4 2849 1852
p reg_two0 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 1919
n reg_two0 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 3308 1919
p REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 3318 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 3318 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 3308 1852
p reg_two1 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 1919
n reg_two1 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 3359 1919
p REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 3369 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 3369 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 3359 1852
p reg_two2 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 1919
n reg_two2 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 3410 1919
p REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 3420 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 3420 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 3410 1852
p reg_two3 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 1919
n reg_two3 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 3461 1919
p REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 3471 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 3471 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 3461 1852
p reg_two4 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 1919
n reg_two4 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 3512 1919
p REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 3522 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 3522 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 3512 1852
p reg_two5 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 1919
n reg_two5 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 3563 1919
p REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 3573 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 3573 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 3563 1852
p reg_two6 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 1919
n reg_two6 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 3614 1919
p REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 3624 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 3624 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 3614 1852
p reg_two7 VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 1919
n reg_two7 VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 1852
p REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 3665 1919
p REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 3675 1919
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 3675 1852
n REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 3665 1852
p REGISTER_FILEv2_0/REG8v2_2/b_enb VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y 2 4 3276 1919
n REGISTER_FILEv2_0/REG8v2_2/b_enb VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y 2 4 3276 1852
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 1414 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 1422 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 2 4 1414 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 2 4 1405 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 1422 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 1405 1580
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 1363 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 1355 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 2 4 1363 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 2 4 1372 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 1355 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 1372 1580
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 1449 1573
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 reg_three0 VSS 2 4 1457 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 1441 1573
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_three0 2 4 1457 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_three0 2 4 1449 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 1441 1512
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 1492 1573
n reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 VSS 2 4 1484 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 1500 1573
p reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 2 4 1484 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 2 4 1492 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 1500 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 1579
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 1512
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 1603 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 1611 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 2 4 1603 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 2 4 1594 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 1611 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 1594 1580
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 1552 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 1544 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 2 4 1552 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 2 4 1561 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 1544 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 1561 1580
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 1638 1573
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 reg_three1 VSS 2 4 1646 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 1630 1573
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_three1 2 4 1646 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_three1 2 4 1638 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 1630 1512
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 1681 1573
n reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 VSS 2 4 1673 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 1689 1573
p reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 2 4 1673 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 2 4 1681 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 1689 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 1579
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 1512
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1793 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1801 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 2 4 1793 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 2 4 1784 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1801 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 1784 1580
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 1742 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 1734 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 2 4 1742 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 2 4 1751 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 1734 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 1751 1580
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1828 1573
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 reg_three2 VSS 2 4 1836 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1820 1573
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_three2 2 4 1836 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_three2 2 4 1828 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1820 1512
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1871 1573
n reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 VSS 2 4 1863 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1879 1573
p reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 2 4 1863 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 2 4 1871 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1879 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 1579
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 1512
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1984 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1992 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 2 4 1984 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 2 4 1975 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1992 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1975 1580
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1933 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1925 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 2 4 1933 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 2 4 1942 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1925 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1942 1580
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 2019 1573
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 reg_three3 VSS 2 4 2027 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 2011 1573
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_three3 2 4 2027 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_three3 2 4 2019 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 2011 1512
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 2062 1573
n reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 VSS 2 4 2054 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 2070 1573
p reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 2 4 2054 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 2 4 2062 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 2070 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 1579
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 1512
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 2172 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 2180 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 2 4 2172 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 2 4 2163 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 2180 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 2163 1580
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 2121 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 2113 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 2 4 2121 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 2 4 2130 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 2113 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 2130 1580
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 2207 1573
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 reg_three4 VSS 2 4 2215 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 2199 1573
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_three4 2 4 2215 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_three4 2 4 2207 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 2199 1512
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 2250 1573
n reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 VSS 2 4 2242 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 2258 1573
p reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 2 4 2242 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 2 4 2250 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 2258 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 1579
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 1512
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 2361 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 2369 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 2 4 2361 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 2 4 2352 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 2369 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 2352 1580
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 2310 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 2302 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 2 4 2310 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 2 4 2319 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 2302 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 2319 1580
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 2396 1573
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 reg_three5 VSS 2 4 2404 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 2388 1573
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_three5 2 4 2404 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_three5 2 4 2396 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 2388 1512
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 2439 1573
n reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 VSS 2 4 2431 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 2447 1573
p reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 2 4 2431 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 2 4 2439 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 2447 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 1579
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 1512
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 2551 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 2559 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 2 4 2551 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 2 4 2542 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 2559 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 2542 1580
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 2500 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 2492 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 2 4 2500 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 2 4 2509 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 2492 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 2509 1580
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 2586 1573
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 reg_three6 VSS 2 4 2594 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 2578 1573
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_three6 2 4 2594 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_three6 2 4 2586 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 2578 1512
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 2629 1573
n reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 VSS 2 4 2621 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 2637 1573
p reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 2 4 2621 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 2 4 2629 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 2637 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 1579
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 1512
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 2742 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 2750 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 2 4 2742 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 2 4 2733 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 2750 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 2733 1580
n clk VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 2691 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 2683 1512
p clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 2 4 2691 1580
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 2 4 2700 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 2683 1580
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 2700 1580
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 2777 1573
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 reg_three7 VSS 2 4 2785 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 2769 1573
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_three7 2 4 2785 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_three7 2 4 2777 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 2769 1512
p clk VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2820 1573
n reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 VSS 2 4 2812 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2828 1573
p reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 2 4 2812 1573
n clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 2 4 2820 1512
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2828 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 1579
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 2 8 931 1575
n REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 2 4 931 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 2 8 906 1575
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 2 4 906 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 1579
n REGISTER_FILEv2_0/REG8v2_3/reg_en VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 2 8 867 1575
n REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 2 4 867 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 2 8 842 1575
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 2 4 842 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 1579
n REGISTER_FILEv2_0/REG8v2_3/reg_en VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 2 8 995 1575
n REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 2 4 995 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 2 8 970 1575
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 2 4 970 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 1579
n REGISTER_FILEv2_0/REG8v2_3/reg_en VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 2 8 1059 1575
n REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 2 4 1059 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 2 8 1034 1575
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 2 4 1034 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 1579
n REGISTER_FILEv2_0/REG8v2_3/reg_en VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 2 8 1123 1575
n REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 2 4 1123 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 2 8 1098 1575
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 2 4 1098 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 1579
n REGISTER_FILEv2_0/REG8v2_3/reg_en VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 2 8 1187 1575
n REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 2 4 1187 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 2 8 1162 1575
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 2 4 1162 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 1579
n REGISTER_FILEv2_0/REG8v2_3/reg_en VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 2 8 1251 1575
n REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 2 4 1251 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 2 8 1226 1575
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 2 4 1226 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 1579
n REGISTER_FILEv2_0/REG8v2_3/reg_en VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 1512
p REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 2 8 1315 1575
n REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 2 4 1315 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 2 8 1290 1575
n REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 2 4 1290 1512
p REGISTER_FILEv2_0/REG8v2_3/reg_en VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 1579
n REGISTER_FILEv2_0/REG8v2_3/reg_en VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 1512
p reg_three0 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 1579
n reg_three0 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2881 1579
p REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2891 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2891 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2881 1512
p reg_three1 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 1579
n reg_three1 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2932 1579
p REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2942 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2942 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2932 1512
p reg_three2 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 1579
n reg_three2 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2983 1579
p REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2993 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2993 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2983 1512
p reg_three3 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 1579
n reg_three3 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 3034 1579
p REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 3044 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 3044 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 3034 1512
p reg_three4 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 1579
n reg_three4 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 3085 1579
p REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 3095 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 3095 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 3085 1512
p reg_three5 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 1579
n reg_three5 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 3136 1579
p REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 3146 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 3146 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 3136 1512
p reg_three6 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 1579
n reg_three6 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 3187 1579
p REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 3197 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 3197 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 3187 1512
p reg_three7 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 1579
n reg_three7 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 3238 1579
p REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 3248 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 3248 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 3238 1512
p REGISTER_FILEv2_0/REG8v2_3/a_enb VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y 2 4 2849 1579
n REGISTER_FILEv2_0/REG8v2_3/a_enb VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y 2 4 2849 1512
p reg_three0 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 1579
n reg_three0 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 3308 1579
p REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 3318 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 3318 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 3308 1512
p reg_three1 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 1579
n reg_three1 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 3359 1579
p REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 3369 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 3369 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 3359 1512
p reg_three2 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 1579
n reg_three2 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 3410 1579
p REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 3420 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 3420 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 3410 1512
p reg_three3 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 1579
n reg_three3 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 3461 1579
p REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 3471 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 3471 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 3461 1512
p reg_three4 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 1579
n reg_three4 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 3512 1579
p REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 3522 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 3522 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 3512 1512
p reg_three5 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 1579
n reg_three5 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 3563 1579
p REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 3573 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 3573 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 3563 1512
p reg_three6 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 1579
n reg_three6 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 3614 1579
p REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 3624 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 3624 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 3614 1512
p reg_three7 VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 1579
n reg_three7 VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 1512
p REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 3665 1579
p REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 3675 1579
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 3675 1512
n REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 3665 1512
p REGISTER_FILEv2_0/REG8v2_3/b_enb VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y 2 4 3276 1579
n REGISTER_FILEv2_0/REG8v2_3/b_enb VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y 2 4 3276 1512
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 1414 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 1422 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 2 4 1414 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 2 4 1405 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 1422 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 1405 1240
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 1363 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 1355 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 2 4 1363 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 2 4 1372 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 1355 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 1372 1240
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 1449 1233
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 reg_four0 VSS 2 4 1457 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 1441 1233
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_four0 2 4 1457 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_four0 2 4 1449 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 1441 1172
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 1492 1233
n reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 VSS 2 4 1484 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 1500 1233
p reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 2 4 1484 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 2 4 1492 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 1500 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 1239
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 1172
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 1603 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 1611 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 2 4 1603 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 2 4 1594 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 1611 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 1594 1240
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 1552 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 1544 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 2 4 1552 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 2 4 1561 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 1544 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 1561 1240
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 1638 1233
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 reg_four1 VSS 2 4 1646 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 1630 1233
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_four1 2 4 1646 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_four1 2 4 1638 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 1630 1172
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 1681 1233
n reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 VSS 2 4 1673 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 1689 1233
p reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 2 4 1673 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 2 4 1681 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 1689 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 1239
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 1172
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1793 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1801 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 2 4 1793 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 2 4 1784 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1801 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 1784 1240
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 1742 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 1734 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 2 4 1742 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 2 4 1751 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 1734 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 1751 1240
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1828 1233
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 reg_four2 VSS 2 4 1836 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1820 1233
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_four2 2 4 1836 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_four2 2 4 1828 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1820 1172
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1871 1233
n reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 VSS 2 4 1863 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1879 1233
p reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 2 4 1863 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 2 4 1871 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1879 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 1239
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 1172
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1984 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1992 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 2 4 1984 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 2 4 1975 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1992 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1975 1240
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1933 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1925 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 2 4 1933 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 2 4 1942 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1925 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1942 1240
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 2019 1233
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 reg_four3 VSS 2 4 2027 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 2011 1233
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_four3 2 4 2027 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_four3 2 4 2019 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 2011 1172
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 2062 1233
n reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 VSS 2 4 2054 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 2070 1233
p reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 2 4 2054 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 2 4 2062 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 2070 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 1239
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 1172
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 2172 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 2180 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 2 4 2172 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 2 4 2163 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 2180 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 2163 1240
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 2121 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 2113 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 2 4 2121 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 2 4 2130 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 2113 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 2130 1240
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 2207 1233
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 reg_four4 VSS 2 4 2215 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 2199 1233
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_four4 2 4 2215 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_four4 2 4 2207 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 2199 1172
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 2250 1233
n reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 VSS 2 4 2242 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 2258 1233
p reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 2 4 2242 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 2 4 2250 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 2258 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 1239
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 1172
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 2361 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 2369 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 2 4 2361 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 2 4 2352 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 2369 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 2352 1240
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 2310 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 2302 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 2 4 2310 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 2 4 2319 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 2302 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 2319 1240
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 2396 1233
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 reg_four5 VSS 2 4 2404 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 2388 1233
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_four5 2 4 2404 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_four5 2 4 2396 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 2388 1172
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 2439 1233
n reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 VSS 2 4 2431 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 2447 1233
p reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 2 4 2431 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 2 4 2439 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 2447 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 1239
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 1172
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 2551 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 2559 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 2 4 2551 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 2 4 2542 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 2559 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 2542 1240
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 2500 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 2492 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 2 4 2500 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 2 4 2509 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 2492 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 2509 1240
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 2586 1233
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 reg_four6 VSS 2 4 2594 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 2578 1233
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_four6 2 4 2594 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_four6 2 4 2586 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 2578 1172
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 2629 1233
n reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 VSS 2 4 2621 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 2637 1233
p reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 2 4 2621 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 2 4 2629 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 2637 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 1239
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 1172
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 2742 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 2750 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 2 4 2742 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 2 4 2733 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 2750 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 2733 1240
n clk VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 2691 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 2683 1172
p clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 2 4 2691 1240
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 2 4 2700 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 2683 1240
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 2700 1240
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 2777 1233
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 reg_four7 VSS 2 4 2785 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 2769 1233
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_four7 2 4 2785 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_four7 2 4 2777 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 2769 1172
p clk VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2820 1233
n reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 VSS 2 4 2812 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2828 1233
p reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 2 4 2812 1233
n clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 2 4 2820 1172
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2828 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 1239
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 2 8 931 1235
n REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 2 4 931 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 2 8 906 1235
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 2 4 906 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 1239
n REGISTER_FILEv2_0/REG8v2_4/reg_en VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 2 8 867 1235
n REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 2 4 867 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 2 8 842 1235
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 2 4 842 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 1239
n REGISTER_FILEv2_0/REG8v2_4/reg_en VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 2 8 995 1235
n REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 2 4 995 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 2 8 970 1235
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 2 4 970 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 1239
n REGISTER_FILEv2_0/REG8v2_4/reg_en VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 2 8 1059 1235
n REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 2 4 1059 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 2 8 1034 1235
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 2 4 1034 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 1239
n REGISTER_FILEv2_0/REG8v2_4/reg_en VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 2 8 1123 1235
n REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 2 4 1123 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 2 8 1098 1235
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 2 4 1098 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 1239
n REGISTER_FILEv2_0/REG8v2_4/reg_en VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 2 8 1187 1235
n REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 2 4 1187 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 2 8 1162 1235
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 2 4 1162 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 1239
n REGISTER_FILEv2_0/REG8v2_4/reg_en VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 2 8 1251 1235
n REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 2 4 1251 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 2 8 1226 1235
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 2 4 1226 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 1239
n REGISTER_FILEv2_0/REG8v2_4/reg_en VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 1172
p REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 2 8 1315 1235
n REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 2 4 1315 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 2 8 1290 1235
n REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 2 4 1290 1172
p REGISTER_FILEv2_0/REG8v2_4/reg_en VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 1239
n REGISTER_FILEv2_0/REG8v2_4/reg_en VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 1172
p reg_four0 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 1239
n reg_four0 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2881 1239
p REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_29_75# REGISTER_FILEv2_0/REG8v2_4/A0 2 4 2891 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_29_8# REGISTER_FILEv2_0/REG8v2_4/A0 2 4 2891 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2881 1172
p reg_four1 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 1239
n reg_four1 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2932 1239
p REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_29_75# REGISTER_FILEv2_0/REG8v2_4/A1 2 4 2942 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_29_8# REGISTER_FILEv2_0/REG8v2_4/A1 2 4 2942 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2932 1172
p reg_four2 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 1239
n reg_four2 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2983 1239
p REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_29_75# REGISTER_FILEv2_0/REG8v2_4/A2 2 4 2993 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_29_8# REGISTER_FILEv2_0/REG8v2_4/A2 2 4 2993 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2983 1172
p reg_four3 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 1239
n reg_four3 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 3034 1239
p REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_29_75# REGISTER_FILEv2_0/REG8v2_4/A3 2 4 3044 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_29_8# REGISTER_FILEv2_0/REG8v2_4/A3 2 4 3044 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 3034 1172
p reg_four4 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 1239
n reg_four4 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 3085 1239
p REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_29_75# REGISTER_FILEv2_0/REG8v2_4/A4 2 4 3095 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_29_8# REGISTER_FILEv2_0/REG8v2_4/A4 2 4 3095 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 3085 1172
p reg_four5 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 1239
n reg_four5 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 3136 1239
p REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_29_75# REGISTER_FILEv2_0/REG8v2_4/A5 2 4 3146 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_29_8# REGISTER_FILEv2_0/REG8v2_4/A5 2 4 3146 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 3136 1172
p reg_four6 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 1239
n reg_four6 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 3187 1239
p REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_29_75# REGISTER_FILEv2_0/REG8v2_4/A6 2 4 3197 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_29_8# REGISTER_FILEv2_0/REG8v2_4/A6 2 4 3197 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 3187 1172
p reg_four7 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 1239
n reg_four7 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 3238 1239
p REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_29_75# REGISTER_FILEv2_0/REG8v2_4/A7 2 4 3248 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_29_8# REGISTER_FILEv2_0/REG8v2_4/A7 2 4 3248 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 3238 1172
p REGISTER_FILEv2_0/REG8v2_4/a_enb VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y 2 4 2849 1239
n REGISTER_FILEv2_0/REG8v2_4/a_enb VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y 2 4 2849 1172
p reg_four0 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 1239
n reg_four0 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 3308 1239
p REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 3318 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 3318 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 3308 1172
p reg_four1 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 1239
n reg_four1 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 3359 1239
p REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 3369 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 3369 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 3359 1172
p reg_four2 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 1239
n reg_four2 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 3410 1239
p REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 3420 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 3420 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 3410 1172
p reg_four3 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 1239
n reg_four3 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 3461 1239
p REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 3471 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 3471 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 3461 1172
p reg_four4 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 1239
n reg_four4 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 3512 1239
p REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 3522 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 3522 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 3512 1172
p reg_four5 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 1239
n reg_four5 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 3563 1239
p REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 3573 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 3573 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 3563 1172
p reg_four6 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 1239
n reg_four6 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 3614 1239
p REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 3624 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 3624 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 3614 1172
p reg_four7 VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 1239
n reg_four7 VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 1172
p REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 3665 1239
p REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 3675 1239
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 3675 1172
n REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 3665 1172
p REGISTER_FILEv2_0/REG8v2_4/b_enb VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y 2 4 3276 1239
n REGISTER_FILEv2_0/REG8v2_4/b_enb VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y 2 4 3276 1172
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 1414 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 1422 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 2 4 1414 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 2 4 1405 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 1422 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 1405 900
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 1363 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 1355 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 2 4 1363 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 2 4 1372 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 1355 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 1372 900
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 1449 893
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 reg_five0 VSS 2 4 1457 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 1441 893
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_five0 2 4 1457 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_five0 2 4 1449 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 1441 832
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 1492 893
n reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 VSS 2 4 1484 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 1500 893
p reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 2 4 1484 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 2 4 1492 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 1500 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 899
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 832
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 1603 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 1611 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 2 4 1603 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 2 4 1594 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 1611 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 1594 900
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 1552 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 1544 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 2 4 1552 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 2 4 1561 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 1544 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 1561 900
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 1638 893
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 reg_five1 VSS 2 4 1646 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 1630 893
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_five1 2 4 1646 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_five1 2 4 1638 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 1630 832
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 1681 893
n reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 VSS 2 4 1673 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 1689 893
p reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 2 4 1673 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 2 4 1681 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 1689 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 899
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 832
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1793 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1801 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 2 4 1793 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 2 4 1784 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1801 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 1784 900
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 1742 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 1734 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 2 4 1742 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 2 4 1751 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 1734 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 1751 900
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1828 893
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 reg_five2 VSS 2 4 1836 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1820 893
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_five2 2 4 1836 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_five2 2 4 1828 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1820 832
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1871 893
n reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 VSS 2 4 1863 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1879 893
p reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 2 4 1863 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 2 4 1871 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1879 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 899
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 832
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1984 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1992 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 2 4 1984 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 2 4 1975 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1992 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1975 900
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1933 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1925 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 2 4 1933 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 2 4 1942 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1925 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1942 900
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 2019 893
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 reg_five3 VSS 2 4 2027 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 2011 893
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_five3 2 4 2027 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_five3 2 4 2019 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 2011 832
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 2062 893
n reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 VSS 2 4 2054 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 2070 893
p reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 2 4 2054 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 2 4 2062 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 2070 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 899
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 832
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 2172 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 2180 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 2 4 2172 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 2 4 2163 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 2180 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 2163 900
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 2121 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 2113 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 2 4 2121 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 2 4 2130 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 2113 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 2130 900
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 2207 893
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 reg_five4 VSS 2 4 2215 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 2199 893
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_five4 2 4 2215 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_five4 2 4 2207 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 2199 832
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 2250 893
n reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 VSS 2 4 2242 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 2258 893
p reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 2 4 2242 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 2 4 2250 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 2258 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 899
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 832
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 2361 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 2369 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 2 4 2361 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 2 4 2352 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 2369 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 2352 900
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 2310 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 2302 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 2 4 2310 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 2 4 2319 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 2302 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 2319 900
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 2396 893
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 reg_five5 VSS 2 4 2404 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 2388 893
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_five5 2 4 2404 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_five5 2 4 2396 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 2388 832
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 2439 893
n reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 VSS 2 4 2431 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 2447 893
p reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 2 4 2431 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 2 4 2439 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 2447 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 899
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 832
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 2551 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 2559 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 2 4 2551 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 2 4 2542 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 2559 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 2542 900
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 2500 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 2492 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 2 4 2500 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 2 4 2509 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 2492 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 2509 900
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 2586 893
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 reg_five6 VSS 2 4 2594 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 2578 893
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_five6 2 4 2594 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_five6 2 4 2586 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 2578 832
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 2629 893
n reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 VSS 2 4 2621 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 2637 893
p reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 2 4 2621 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 2 4 2629 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 2637 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 899
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 832
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 2742 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 2750 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 2 4 2742 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 2 4 2733 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 2750 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 2733 900
n clk VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 2691 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 2683 832
p clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 2 4 2691 900
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 2 4 2700 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 2683 900
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 2700 900
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 2777 893
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 reg_five7 VSS 2 4 2785 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 2769 893
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_five7 2 4 2785 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_five7 2 4 2777 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 2769 832
p clk VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2820 893
n reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 VSS 2 4 2812 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2828 893
p reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 2 4 2812 893
n clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 2 4 2820 832
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2828 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 899
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 2 8 931 895
n REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 2 4 931 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 2 8 906 895
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 2 4 906 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 899
n REGISTER_FILEv2_0/REG8v2_5/reg_en VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 2 8 867 895
n REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 2 4 867 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 2 8 842 895
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 2 4 842 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 899
n REGISTER_FILEv2_0/REG8v2_5/reg_en VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 2 8 995 895
n REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 2 4 995 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 2 8 970 895
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 2 4 970 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 899
n REGISTER_FILEv2_0/REG8v2_5/reg_en VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 2 8 1059 895
n REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 2 4 1059 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 2 8 1034 895
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 2 4 1034 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 899
n REGISTER_FILEv2_0/REG8v2_5/reg_en VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 2 8 1123 895
n REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 2 4 1123 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 2 8 1098 895
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 2 4 1098 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 899
n REGISTER_FILEv2_0/REG8v2_5/reg_en VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 2 8 1187 895
n REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 2 4 1187 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 2 8 1162 895
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 2 4 1162 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 899
n REGISTER_FILEv2_0/REG8v2_5/reg_en VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 2 8 1251 895
n REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 2 4 1251 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 2 8 1226 895
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 2 4 1226 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 899
n REGISTER_FILEv2_0/REG8v2_5/reg_en VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 832
p REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 2 8 1315 895
n REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 2 4 1315 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 2 8 1290 895
n REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 2 4 1290 832
p REGISTER_FILEv2_0/REG8v2_5/reg_en VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 899
n REGISTER_FILEv2_0/REG8v2_5/reg_en VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 832
p reg_five0 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 899
n reg_five0 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2881 899
p REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2891 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2891 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2881 832
p reg_five1 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 899
n reg_five1 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2932 899
p REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2942 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2942 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2932 832
p reg_five2 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 899
n reg_five2 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2983 899
p REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2993 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2993 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2983 832
p reg_five3 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 899
n reg_five3 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 3034 899
p REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 3044 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 3044 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 3034 832
p reg_five4 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 899
n reg_five4 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 3085 899
p REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 3095 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 3095 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 3085 832
p reg_five5 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 899
n reg_five5 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 3136 899
p REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 3146 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 3146 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 3136 832
p reg_five6 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 899
n reg_five6 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 3187 899
p REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 3197 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 3197 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 3187 832
p reg_five7 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 899
n reg_five7 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 3238 899
p REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 3248 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 3248 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 3238 832
p REGISTER_FILEv2_0/REG8v2_5/a_enb VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y 2 4 2849 899
n REGISTER_FILEv2_0/REG8v2_5/a_enb VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y 2 4 2849 832
p reg_five0 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 899
n reg_five0 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 3308 899
p REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 3318 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 3318 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 3308 832
p reg_five1 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 899
n reg_five1 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 3359 899
p REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 3369 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 3369 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 3359 832
p reg_five2 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 899
n reg_five2 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 3410 899
p REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 3420 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 3420 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 3410 832
p reg_five3 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 899
n reg_five3 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 3461 899
p REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 3471 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 3471 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 3461 832
p reg_five4 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 899
n reg_five4 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 3512 899
p REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 3522 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 3522 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 3512 832
p reg_five5 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 899
n reg_five5 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 3563 899
p REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 3573 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 3573 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 3563 832
p reg_five6 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 899
n reg_five6 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 3614 899
p REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 3624 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 3624 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 3614 832
p reg_five7 VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 899
n reg_five7 VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 832
p REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 3665 899
p REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 3675 899
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 3675 832
n REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 3665 832
p REGISTER_FILEv2_0/REG8v2_5/b_enb VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y 2 4 3276 899
n REGISTER_FILEv2_0/REG8v2_5/b_enb VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y 2 4 3276 832
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 1414 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 1422 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 2 4 1414 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 2 4 1405 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 1422 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 1405 560
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 1363 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 1355 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 2 4 1363 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 2 4 1372 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 1355 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 1372 560
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 1449 553
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 reg_six0 VSS 2 4 1457 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 1441 553
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_six0 2 4 1457 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_six0 2 4 1449 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 1441 492
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 1492 553
n reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 VSS 2 4 1484 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 1500 553
p reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 2 4 1484 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 2 4 1492 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 1500 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 559
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar 2 4 1339 492
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 1603 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 1611 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 2 4 1603 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 2 4 1594 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 1611 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 1594 560
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 1552 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 1544 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 2 4 1552 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 2 4 1561 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 1544 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 1561 560
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 1638 553
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 reg_six1 VSS 2 4 1646 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 1630 553
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_six1 2 4 1646 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_six1 2 4 1638 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 1630 492
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 1681 553
n reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 VSS 2 4 1673 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 1689 553
p reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 2 4 1673 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 2 4 1681 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 1689 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 559
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar 2 4 1528 492
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1793 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1801 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 2 4 1793 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 2 4 1784 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1801 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 1784 560
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 1742 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 1734 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 2 4 1742 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 2 4 1751 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 1734 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 1751 560
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1828 553
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 reg_six2 VSS 2 4 1836 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1820 553
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_six2 2 4 1836 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_six2 2 4 1828 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1820 492
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1871 553
n reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 VSS 2 4 1863 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1879 553
p reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 2 4 1863 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 2 4 1871 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1879 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 559
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar 2 4 1718 492
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1984 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1992 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 2 4 1984 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 2 4 1975 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1992 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1975 560
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1933 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1925 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 2 4 1933 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 2 4 1942 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1925 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1942 560
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 2019 553
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 reg_six3 VSS 2 4 2027 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 2011 553
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_six3 2 4 2027 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_six3 2 4 2019 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 2011 492
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 2062 553
n reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 VSS 2 4 2054 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 2070 553
p reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 2 4 2054 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 2 4 2062 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 2070 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 559
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1909 492
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 2172 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 2180 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 2 4 2172 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 2 4 2163 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 2180 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 2163 560
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 2121 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 2113 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 2 4 2121 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 2 4 2130 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 2113 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 2130 560
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 2207 553
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 reg_six4 VSS 2 4 2215 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 2199 553
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_six4 2 4 2215 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_six4 2 4 2207 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 2199 492
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 2250 553
n reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 VSS 2 4 2242 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 2258 553
p reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 2 4 2242 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 2 4 2250 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 2258 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 559
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar 2 4 2097 492
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 2361 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 2369 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 2 4 2361 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 2 4 2352 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 2369 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 2352 560
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 2310 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 2302 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 2 4 2310 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 2 4 2319 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 2302 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 2319 560
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 2396 553
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 reg_six5 VSS 2 4 2404 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 2388 553
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_six5 2 4 2404 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_six5 2 4 2396 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 2388 492
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 2439 553
n reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 VSS 2 4 2431 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 2447 553
p reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 2 4 2431 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 2 4 2439 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 2447 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 559
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar 2 4 2286 492
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 2551 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 2559 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 2 4 2551 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 2 4 2542 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 2559 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 2542 560
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 2500 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 2492 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 2 4 2500 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 2 4 2509 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 2492 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 2509 560
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 2586 553
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 reg_six6 VSS 2 4 2594 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 2578 553
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_six6 2 4 2594 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_six6 2 4 2586 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 2578 492
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 2629 553
n reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 VSS 2 4 2621 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 2637 553
p reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 2 4 2621 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 2 4 2629 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 2637 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 559
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar 2 4 2476 492
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 2742 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 2750 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 2 4 2742 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 2 4 2733 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 2750 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 2733 560
n clk VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 2691 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 2683 492
p clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 2 4 2691 560
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 2 4 2700 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 2683 560
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 2700 560
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 2777 553
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 reg_six7 VSS 2 4 2785 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 2769 553
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_six7 2 4 2785 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_six7 2 4 2777 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 2769 492
p clk VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2820 553
n reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 VSS 2 4 2812 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2828 553
p reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 2 4 2812 553
n clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 2 4 2820 492
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2828 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 559
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar 2 4 2667 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 2 8 931 555
n REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 2 4 931 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 2 8 906 555
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 2 4 906 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 559
n REGISTER_FILEv2_0/REG8v2_6/reg_en VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 883 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 2 8 867 555
n REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 2 4 867 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 2 8 842 555
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 2 4 842 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 559
n REGISTER_FILEv2_0/REG8v2_6/reg_en VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 819 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 2 8 995 555
n REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 2 4 995 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 2 8 970 555
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 2 4 970 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 559
n REGISTER_FILEv2_0/REG8v2_6/reg_en VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 947 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 2 8 1059 555
n REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 2 4 1059 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 2 8 1034 555
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 2 4 1034 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 559
n REGISTER_FILEv2_0/REG8v2_6/reg_en VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 1011 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 2 8 1123 555
n REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 2 4 1123 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 2 8 1098 555
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 2 4 1098 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 559
n REGISTER_FILEv2_0/REG8v2_6/reg_en VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 1075 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 2 8 1187 555
n REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 2 4 1187 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 2 8 1162 555
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 2 4 1162 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 559
n REGISTER_FILEv2_0/REG8v2_6/reg_en VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 1139 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 2 8 1251 555
n REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 2 4 1251 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 2 8 1226 555
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 2 4 1226 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 559
n REGISTER_FILEv2_0/REG8v2_6/reg_en VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 1203 492
p REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 2 8 1315 555
n REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 2 4 1315 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 2 8 1290 555
n REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 2 4 1290 492
p REGISTER_FILEv2_0/REG8v2_6/reg_en VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 559
n REGISTER_FILEv2_0/REG8v2_6/reg_en VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 1267 492
p reg_six0 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 559
n reg_six0 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2865 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2881 559
p REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2891 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2891 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2881 492
p reg_six1 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 559
n reg_six1 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2916 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2932 559
p REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2942 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2942 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2932 492
p reg_six2 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 559
n reg_six2 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2967 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2983 559
p REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2993 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2993 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2983 492
p reg_six3 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 559
n reg_six3 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 3018 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 3034 559
p REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 3044 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 3044 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 3034 492
p reg_six4 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 559
n reg_six4 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 3069 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 3085 559
p REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 3095 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 3095 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 3085 492
p reg_six5 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 559
n reg_six5 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 3120 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 3136 559
p REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 3146 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 3146 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 3136 492
p reg_six6 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 559
n reg_six6 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 3171 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 3187 559
p REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 3197 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 3197 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 3187 492
p reg_six7 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 559
n reg_six7 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 3222 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 3238 559
p REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 3248 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 3248 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 3238 492
p REGISTER_FILEv2_0/REG8v2_6/a_enb VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y 2 4 2849 559
n REGISTER_FILEv2_0/REG8v2_6/a_enb VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y 2 4 2849 492
p reg_six0 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 559
n reg_six0 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 3292 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 3308 559
p REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 3318 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 3318 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 3308 492
p reg_six1 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 559
n reg_six1 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 3343 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 3359 559
p REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 3369 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 3369 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 3359 492
p reg_six2 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 559
n reg_six2 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 3394 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 3410 559
p REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 3420 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 3420 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 3410 492
p reg_six3 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 559
n reg_six3 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 3445 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 3461 559
p REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 3471 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 3471 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 3461 492
p reg_six4 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 559
n reg_six4 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 3496 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 3512 559
p REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 3522 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 3522 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 3512 492
p reg_six5 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 559
n reg_six5 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 3547 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 3563 559
p REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 3573 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 3573 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 3563 492
p reg_six6 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 559
n reg_six6 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 3598 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 3614 559
p REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 3624 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 3624 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 3614 492
p reg_six7 VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 559
n reg_six7 VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 3649 492
p REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 3665 559
p REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 3675 559
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 3675 492
n REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 3665 492
p REGISTER_FILEv2_0/REG8v2_6/b_enb VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y 2 4 3276 559
n REGISTER_FILEv2_0/REG8v2_6/b_enb VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y 2 4 3276 492
p A3 VDD EQUALv2_0/XOR2_3/INV_1/Y 2 4 4136 643
n A3 VSS EQUALv2_0/XOR2_3/INV_1/Y 2 4 4136 576
p B3 VDD EQUALv2_0/XOR2_3/INV_0/Y 2 4 4152 643
n B3 VSS EQUALv2_0/XOR2_3/INV_0/Y 2 4 4152 576
n EQUALv2_0/XOR2_3/INV_0/Y VSS EQUALv2_0/XOR2_3/a_25_8# 2 4 4184 576
p EQUALv2_0/XOR2_3/INV_1/Y EQUALv2_0/XOR2_3/Y EQUALv2_0/XOR2_3/a_2_68# 2 4 4192 636
n B3 EQUALv2_0/XOR2_3/a_9_8# VSS 2 4 4176 576
n A3 EQUALv2_0/XOR2_3/Y EQUALv2_0/XOR2_3/a_9_8# 2 4 4168 576
n EQUALv2_0/XOR2_3/INV_1/Y EQUALv2_0/XOR2_3/a_25_8# EQUALv2_0/XOR2_3/Y 2 4 4192 576
p B3 VDD EQUALv2_0/XOR2_3/a_2_68# 2 4 4176 636
p A3 EQUALv2_0/XOR2_3/a_2_68# VDD 2 4 4168 636
p EQUALv2_0/XOR2_3/INV_0/Y EQUALv2_0/XOR2_3/a_2_68# EQUALv2_0/XOR2_3/Y 2 4 4184 636
p A4 VDD EQUALv2_0/XOR2_4/INV_1/Y 2 4 4216 643
n A4 VSS EQUALv2_0/XOR2_4/INV_1/Y 2 4 4216 576
p B4 VDD EQUALv2_0/XOR2_4/INV_0/Y 2 4 4232 643
n B4 VSS EQUALv2_0/XOR2_4/INV_0/Y 2 4 4232 576
n EQUALv2_0/XOR2_4/INV_0/Y VSS EQUALv2_0/XOR2_4/a_25_8# 2 4 4264 576
p EQUALv2_0/XOR2_4/INV_1/Y EQUALv2_0/XOR2_4/Y EQUALv2_0/XOR2_4/a_2_68# 2 4 4272 636
n B4 EQUALv2_0/XOR2_4/a_9_8# VSS 2 4 4256 576
n A4 EQUALv2_0/XOR2_4/Y EQUALv2_0/XOR2_4/a_9_8# 2 4 4248 576
n EQUALv2_0/XOR2_4/INV_1/Y EQUALv2_0/XOR2_4/a_25_8# EQUALv2_0/XOR2_4/Y 2 4 4272 576
p B4 VDD EQUALv2_0/XOR2_4/a_2_68# 2 4 4256 636
p A4 EQUALv2_0/XOR2_4/a_2_68# VDD 2 4 4248 636
p EQUALv2_0/XOR2_4/INV_0/Y EQUALv2_0/XOR2_4/a_2_68# EQUALv2_0/XOR2_4/Y 2 4 4264 636
p A5 VDD EQUALv2_0/XOR2_5/INV_1/Y 2 4 4296 643
n A5 VSS EQUALv2_0/XOR2_5/INV_1/Y 2 4 4296 576
p B5 VDD EQUALv2_0/XOR2_5/INV_0/Y 2 4 4312 643
n B5 VSS EQUALv2_0/XOR2_5/INV_0/Y 2 4 4312 576
n EQUALv2_0/XOR2_5/INV_0/Y VSS EQUALv2_0/XOR2_5/a_25_8# 2 4 4344 576
p EQUALv2_0/XOR2_5/INV_1/Y EQUALv2_0/XOR2_5/Y EQUALv2_0/XOR2_5/a_2_68# 2 4 4352 636
n B5 EQUALv2_0/XOR2_5/a_9_8# VSS 2 4 4336 576
n A5 EQUALv2_0/XOR2_5/Y EQUALv2_0/XOR2_5/a_9_8# 2 4 4328 576
n EQUALv2_0/XOR2_5/INV_1/Y EQUALv2_0/XOR2_5/a_25_8# EQUALv2_0/XOR2_5/Y 2 4 4352 576
p B5 VDD EQUALv2_0/XOR2_5/a_2_68# 2 4 4336 636
p A5 EQUALv2_0/XOR2_5/a_2_68# VDD 2 4 4328 636
p EQUALv2_0/XOR2_5/INV_0/Y EQUALv2_0/XOR2_5/a_2_68# EQUALv2_0/XOR2_5/Y 2 4 4344 636
p A6 VDD EQUALv2_0/XOR2_6/INV_1/Y 2 4 4376 643
n A6 VSS EQUALv2_0/XOR2_6/INV_1/Y 2 4 4376 576
p B6 VDD EQUALv2_0/XOR2_6/INV_0/Y 2 4 4392 643
n B6 VSS EQUALv2_0/XOR2_6/INV_0/Y 2 4 4392 576
n EQUALv2_0/XOR2_6/INV_0/Y VSS EQUALv2_0/XOR2_6/a_25_8# 2 4 4424 576
p EQUALv2_0/XOR2_6/INV_1/Y EQUALv2_0/XOR2_6/Y EQUALv2_0/XOR2_6/a_2_68# 2 4 4432 636
n B6 EQUALv2_0/XOR2_6/a_9_8# VSS 2 4 4416 576
n A6 EQUALv2_0/XOR2_6/Y EQUALv2_0/XOR2_6/a_9_8# 2 4 4408 576
n EQUALv2_0/XOR2_6/INV_1/Y EQUALv2_0/XOR2_6/a_25_8# EQUALv2_0/XOR2_6/Y 2 4 4432 576
p B6 VDD EQUALv2_0/XOR2_6/a_2_68# 2 4 4416 636
p A6 EQUALv2_0/XOR2_6/a_2_68# VDD 2 4 4408 636
p EQUALv2_0/XOR2_6/INV_0/Y EQUALv2_0/XOR2_6/a_2_68# EQUALv2_0/XOR2_6/Y 2 4 4424 636
p A7 VDD EQUALv2_0/XOR2_7/INV_1/Y 2 4 4456 643
n A7 VSS EQUALv2_0/XOR2_7/INV_1/Y 2 4 4456 576
p B7 VDD EQUALv2_0/XOR2_7/INV_0/Y 2 4 4472 643
n B7 VSS EQUALv2_0/XOR2_7/INV_0/Y 2 4 4472 576
n EQUALv2_0/XOR2_7/INV_0/Y VSS EQUALv2_0/XOR2_7/a_25_8# 2 4 4504 576
p EQUALv2_0/XOR2_7/INV_1/Y EQUALv2_0/XOR2_7/Y EQUALv2_0/XOR2_7/a_2_68# 2 4 4512 636
n B7 EQUALv2_0/XOR2_7/a_9_8# VSS 2 4 4496 576
n A7 EQUALv2_0/XOR2_7/Y EQUALv2_0/XOR2_7/a_9_8# 2 4 4488 576
n EQUALv2_0/XOR2_7/INV_1/Y EQUALv2_0/XOR2_7/a_25_8# EQUALv2_0/XOR2_7/Y 2 4 4512 576
p B7 VDD EQUALv2_0/XOR2_7/a_2_68# 2 4 4496 636
p A7 EQUALv2_0/XOR2_7/a_2_68# VDD 2 4 4488 636
p EQUALv2_0/XOR2_7/INV_0/Y EQUALv2_0/XOR2_7/a_2_68# EQUALv2_0/XOR2_7/Y 2 4 4504 636
p EQUALv2_0/XOR2_6/Y EQUALv2_0/NOR8_0/a_60_48# EQUALv2_0/NOR8_0/a_70_48# 2 32 4593 616
p EQUALv2_0/XOR2_1/Y EQUALv2_0/NOR8_0/a_10_48# EQUALv2_0/NOR8_0/a_20_48# 2 32 4543 616
p EQUALv2_0/XOR2_7/Y EQUALv2_0/NOR8_0/a_70_48# Equal 2 32 4603 616
n EQUALv2_0/XOR2_0/Y VSS Equal 2 4 4533 576
n EQUALv2_0/XOR2_7/Y Equal VSS 2 4 4603 576
p EQUALv2_0/XOR2_2/Y EQUALv2_0/NOR8_0/a_20_48# EQUALv2_0/NOR8_0/a_30_48# 2 32 4553 616
n EQUALv2_0/XOR2_6/Y VSS Equal 2 4 4593 576
n EQUALv2_0/XOR2_5/Y Equal VSS 2 4 4583 576
p EQUALv2_0/XOR2_0/Y VDD EQUALv2_0/NOR8_0/a_10_48# 2 32 4533 616
n EQUALv2_0/XOR2_4/Y VSS Equal 2 4 4573 576
n EQUALv2_0/XOR2_3/Y Equal VSS 2 4 4563 576
n EQUALv2_0/XOR2_2/Y VSS Equal 2 4 4553 576
p EQUALv2_0/XOR2_3/Y EQUALv2_0/NOR8_0/a_30_48# EQUALv2_0/NOR8_0/a_40_48# 2 32 4563 616
n EQUALv2_0/XOR2_1/Y Equal VSS 2 4 4543 576
p EQUALv2_0/XOR2_4/Y EQUALv2_0/NOR8_0/a_40_48# EQUALv2_0/NOR8_0/a_50_48# 2 32 4573 616
p EQUALv2_0/XOR2_5/Y EQUALv2_0/NOR8_0/a_50_48# EQUALv2_0/NOR8_0/a_60_48# 2 32 4583 616
p A1 VDD EQUALv2_0/XOR2_1/INV_1/Y 2 4 3976 643
n A1 VSS EQUALv2_0/XOR2_1/INV_1/Y 2 4 3976 576
p B1 VDD EQUALv2_0/XOR2_1/INV_0/Y 2 4 3992 643
n B1 VSS EQUALv2_0/XOR2_1/INV_0/Y 2 4 3992 576
n EQUALv2_0/XOR2_1/INV_0/Y VSS EQUALv2_0/XOR2_1/a_25_8# 2 4 4024 576
p EQUALv2_0/XOR2_1/INV_1/Y EQUALv2_0/XOR2_1/Y EQUALv2_0/XOR2_1/a_2_68# 2 4 4032 636
n B1 EQUALv2_0/XOR2_1/a_9_8# VSS 2 4 4016 576
n A1 EQUALv2_0/XOR2_1/Y EQUALv2_0/XOR2_1/a_9_8# 2 4 4008 576
n EQUALv2_0/XOR2_1/INV_1/Y EQUALv2_0/XOR2_1/a_25_8# EQUALv2_0/XOR2_1/Y 2 4 4032 576
p B1 VDD EQUALv2_0/XOR2_1/a_2_68# 2 4 4016 636
p A1 EQUALv2_0/XOR2_1/a_2_68# VDD 2 4 4008 636
p EQUALv2_0/XOR2_1/INV_0/Y EQUALv2_0/XOR2_1/a_2_68# EQUALv2_0/XOR2_1/Y 2 4 4024 636
p A0 VDD EQUALv2_0/XOR2_0/INV_1/Y 2 4 3900 643
n A0 VSS EQUALv2_0/XOR2_0/INV_1/Y 2 4 3900 576
p B0 VDD EQUALv2_0/XOR2_0/INV_0/Y 2 4 3916 643
n B0 VSS EQUALv2_0/XOR2_0/INV_0/Y 2 4 3916 576
n EQUALv2_0/XOR2_0/INV_0/Y VSS EQUALv2_0/XOR2_0/a_25_8# 2 4 3948 576
p EQUALv2_0/XOR2_0/INV_1/Y EQUALv2_0/XOR2_0/Y EQUALv2_0/XOR2_0/a_2_68# 2 4 3956 636
n B0 EQUALv2_0/XOR2_0/a_9_8# VSS 2 4 3940 576
n A0 EQUALv2_0/XOR2_0/Y EQUALv2_0/XOR2_0/a_9_8# 2 4 3932 576
n EQUALv2_0/XOR2_0/INV_1/Y EQUALv2_0/XOR2_0/a_25_8# EQUALv2_0/XOR2_0/Y 2 4 3956 576
p B0 VDD EQUALv2_0/XOR2_0/a_2_68# 2 4 3940 636
p A0 EQUALv2_0/XOR2_0/a_2_68# VDD 2 4 3932 636
p EQUALv2_0/XOR2_0/INV_0/Y EQUALv2_0/XOR2_0/a_2_68# EQUALv2_0/XOR2_0/Y 2 4 3948 636
p A2 VDD EQUALv2_0/XOR2_2/INV_1/Y 2 4 4056 643
n A2 VSS EQUALv2_0/XOR2_2/INV_1/Y 2 4 4056 576
p B2 VDD EQUALv2_0/XOR2_2/INV_0/Y 2 4 4072 643
n B2 VSS EQUALv2_0/XOR2_2/INV_0/Y 2 4 4072 576
n EQUALv2_0/XOR2_2/INV_0/Y VSS EQUALv2_0/XOR2_2/a_25_8# 2 4 4104 576
p EQUALv2_0/XOR2_2/INV_1/Y EQUALv2_0/XOR2_2/Y EQUALv2_0/XOR2_2/a_2_68# 2 4 4112 636
n B2 EQUALv2_0/XOR2_2/a_9_8# VSS 2 4 4096 576
n A2 EQUALv2_0/XOR2_2/Y EQUALv2_0/XOR2_2/a_9_8# 2 4 4088 576
n EQUALv2_0/XOR2_2/INV_1/Y EQUALv2_0/XOR2_2/a_25_8# EQUALv2_0/XOR2_2/Y 2 4 4112 576
p B2 VDD EQUALv2_0/XOR2_2/a_2_68# 2 4 4096 636
p A2 EQUALv2_0/XOR2_2/a_2_68# VDD 2 4 4088 636
p EQUALv2_0/XOR2_2/INV_0/Y EQUALv2_0/XOR2_2/a_2_68# EQUALv2_0/XOR2_2/Y 2 4 4104 636
C ALU_0/8bitADDSUB_0/INV_5/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y 5.92
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 VDD 4.68
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C VSS 3.97
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 VSS 7.27
C REGISTER_FILEv2_0/REG8v2_6/a_enb VSS 56.24
C A7 reg_one0 9.67
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A VSS 5.87
C VDD REGISTER_FILEv2_0/REG8v2_6/C7 44.87
C VDD reg_six7 15.69
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 6.46
C reg_three5 VSS 6.74
C ALU_0/8bitAND2_0/8AND2_0/Y6 VDD 4.50
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/C1 2.30
C reg_five1 VSS 16.36
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 10.81
C ALU_0/Comparator8_0/AOI21_1/B VSS 11.54
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 VDD 3.44
C ALU_0/BARREL_SHIFT_0/second3 VSS 9.27
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y VSS 3.20
C ALU_0/enb3 VSS 24.11
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 VDD 5.11
C EQUALv2_0/XOR2_1/Y EQUALv2_0/XOR2_0/Y 6.33
C A2 B2 10.44
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 9.38
C Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 6.45
C reg_five6 VDD 15.44
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 VSS 3.66
C reg_two4 VSS 6.68
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 VDD 3.62
C ALU_0/BARREL_SHIFT_0/second0 VDD 13.15
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A VDD 3.41
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 VDD 3.70
C ALU_0/BARREL_SHIFT_0/first4 VDD 11.82
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y 2.37
C ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_2_72# VDD 2.73
C Imm2 REGISTER_FILEv2_0/REG8v2_6/C2 2.40
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD 2.09
C ALU_0/8bitADDSUB_0/INV_6/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y 5.92
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 VDD 3.71
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/C4 2.60
C reg_four5 VDD 25.49
C reg_one3 VSS 11.69
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 VDD 3.62
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y VDD 4.36
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/C2 2.40
C reg_six1 VDD 13.91
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 4.36
C Imm3 VDD 2.90
C ALU_0/8XOR2_0/XOR2_2/INV_1/Y VDD 3.31
C ALU_0/8XOR2_0/XOR2_4/a_2_68# VDD 2.38
C ALU_0/BARREL_SHIFT_0/first3 VSS 12.49
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y A_Read_Address1 6.00
C A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y 2.21
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y VSS 5.98
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD 2.07
C EQUALv2_0/XOR2_6/a_2_68# VDD 2.43
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/C5 48.94
C REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/C6 2.19
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 VDD 15.75
C REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/C6 2.19
C reg_three4 VDD 20.32
C ALU_0/8bitNOR2_0/NOR2x8_0/Y5 VDD 8.34
C reg_zero2 VSS 16.79
C Y5 ALU_0/8bitOR2_0/OR2x8_0/Y5 2.14
C B6 VDD 59.99
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/C6 2.81
C REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG8v2_6/b_enb 5.01
C reg_zero7 VDD 15.69
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 6.46
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Write_Address2 3.46
C A_Read_Address0 A_Read_Address1 2.05
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/C0 2.19
C Y5 Y7 3.14
C Imm7 VDD 2.90
C reg_two3 VDD 14.41
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/INV_0/Y 5.92
C ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/second7 23.93
C A7 A6 196.02
C reg_two0 VSS 15.71
C VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y 8.49
C A2 A0 5.02
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y VDD 8.94
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 9.38
C Imm7 REGISTER_FILEv2_0/REG8v2_6/C7 2.91
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD 2.21
C REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/C5 2.19
C imm_en VDD 17.69
C Write_Address0 VDD 6.48
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 VSS 3.66
C ALU_0/enb0 func0 21.55
C reg_one2 VDD 14.16
C ALU_0/Comparator8_0/Comparator4_1/AND2_3/A ALU_0/Comparator8_0/Comparator4_1/AND2_2/A 3.47
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 VDD 3.71
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A 3.27
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VDD 5.91
C A6 B0 4.86
C REGISTER_FILEv2_0/REG8v2_1/b_enb VSS 12.56
C A6 B1 4.86
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD 2.07
C Y7 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 2.30
C Imm2 Imm1 3.87
C B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y 3.46
C reg_zero1 VDD 13.91
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y VDD 4.36
C A4 A6 5.33
C B4 VDD 106.82
C reg_three0 VDD 13.66
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2.54
C ALU_0/Comparator8_0/Comparator4_1/AND2_5/A ALU_0/Comparator8_0/Comparator4_1/AND2_4/A 5.03
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y VDD 4.38
C func1 func2 12.07
C reg_four0 REGISTER_FILEv2_0/REG8v2_4/A7 9.67
C ALU_0/Comparator8_0/Comparator4_0/AND2_5/A VDD 3.65
C ALU_0/8bitAND2_0/8AND2_0/Y3 VDD 4.67
C ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y VSS 6.13
C REGISTER_FILEv2_0/REG8v2_5/a_enb VSS 20.95
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar VDD 5.17
C reg_three0 REGISTER_FILEv2_0/REG8v2_6/C7 6.12
C REGISTER_FILEv2_0/REG8v2_3/reg_en VSS 35.71
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 VDD 6.01
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 3.01
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VSS 5.87
C clk VSS 338.66
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y VSS 12.14
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 6.46
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A VDD 2.18
C A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y 4.64
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar VSS 2.77
C REGISTER_FILEv2_0/REG8v2_2/b_enb VDD 42.56
C A6 B2 6.58
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar VDD 5.50
C B5 B7 4.94
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y VSS 7.78
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_2_72# VDD 2.80
C ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y A6 6.25
C ALU_0/8bitAND2_0/8AND2_0/Y5 Y5 2.14
C ALU_0/8XOR2_0/XOR2_6/Y VSS 4.28
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 13.71
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD 2.07
C REGISTER_FILEv2_0/REG8v2_4/reg_en VDD 24.52
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar VDD 3.03
C ALU_0/8bitNOR2_0/NOR2x8_0/Y1 VDD 3.91
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 VSS 3.66
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar VSS 5.23
C Y2 VSS 57.37
C B0 reg_five7 4.74
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A VSS 4.53
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 VSS 3.03
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 VSS 5.93
C VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2.07
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD 2.07
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 VDD 9.72
C ALU_0/8XOR2_0/XOR2_2/INV_0/Y VDD 2.12
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/C3 2.50
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar VDD 3.32
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y VSS 2.54
C ALU_0/BARREL_SHIFT_0/second6 VDD 5.72
C ALU_0/Comparator8_0/Comparator4_0/AND2_4/A VDD 7.71
C A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y 5.18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 VSS 2.90
C ALU_0/8XOR2_0/XOR2_1/Y VDD 4.81
C Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 4.29
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 5.02
C B4 B6 5.02
C B3 B7 4.66
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 VSS 2.09
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C VSS 7.18
C ALU_0/Comparator8_0/Comparator4_0/AND2_1/A VDD 4.95
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 VSS 3.61
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 VSS 6.43
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/AND2_3/B 8.46
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 VDD 3.70
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 VSS 3.66
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 VSS 3.23
C Imm4 Imm5 6.08
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 VSS 4.63
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 VSS 8.99
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar VDD 3.32
C VDD VSS 442.36
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Write_Address0 4.64
C A6 A0 4.86
C ALU_0/BARREL_SHIFT_0/second4 VSS 15.43
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y VSS 3.13
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y VSS 2.15
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar VDD 5.50
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/C5 2.70
C A1 B7 3.74
C ALU_0/8XOR2_0/XOR2_7/Y VSS 4.77
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 VSS 2.58
C A5 VDD 66.06
C VSS REGISTER_FILEv2_0/REG8v2_6/C7 68.72
C VSS reg_six7 13.08
C ALU_0/BARREL_SHIFT_0/first6 VDD 5.48
C ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/second6 3.13
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/A VDD 8.68
C Y3 Y0 3.29
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 VDD 6.36
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 VDD 7.75
C REGISTER_FILEv2_0/REG8v2_0/a_enb VDD 20.56
C REGISTER_FILEv2_0/REG8v2_4/A1 REGISTER_FILEv2_0/REG8v2_4/A2 9.71
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 13.71
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 VDD 10.75
C ALU_0/enb5 VDD 66.67
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 11.92
C reg_five6 VSS 6.74
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y VDD 4.26
C ALU_0/BARREL_SHIFT_0/second0 VSS 7.01
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A VSS 3.52
C B3 B5 4.86
C A_Read_Address2 VDD 7.61
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 VDD 2.70
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Write_Address1 3.13
C ALU_0/BARREL_SHIFT_0/first4 VSS 12.48
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/C7 2.91
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 VSS 3.23
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 7.91
C ALU_0/Comparator8_0/Comparator4_0/AND2_8/A ALU_0/Comparator8_0/Comparator4_0/AND2_7/A 4.84
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A VDD 3.00
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 VDD 7.20
C ALU_0/8bitOR2_0/OR2x8_0/Y7 ALU_0/8bitOR2_0/OR2x8_0/Y6 2.34
C REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/C5 2.04
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y VSS 2.49
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 VDD 4.68
C ALU_0/BARREL_SHIFT_0/AND2_3/Y VDD 24.02
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 VSS 7.25
C A7 reg_two0 9.67
C clk REGISTER_FILEv2_0/REG8v2_6/C6 2.55
C ALU_0/BARREL_SHIFT_0/AND2_2/Y VDD 24.83
C reg_four5 VSS 6.74
C A3 VDD 39.68
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C VSS 3.09
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A 11.05
C Y7 REGISTER_FILEv2_0/REG8v2_0/b_enb 3.77
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 5.02
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/C1 2.30
C A1 B5 3.76
C reg_six1 VSS 16.38
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y VDD 4.36
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 VDD 3.44
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A VSS 7.52
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 VDD 5.04
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A VSS 7.55
C ALU_0/Comparator8_0/AOI21_1/C VSS 6.03
C VDD reg_six6 15.44
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 VSS 3.06
C Y1 Y0 295.28
C reg_three4 VSS 6.68
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 VDD 3.61
C ALU_0/8bitOR2_0/OR2x8_0/Y1 VDD 4.27
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 VDD 3.70
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y 3.33
C ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/AND2_3/Y 10.84
C ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y Y0 2.28
C B6 VSS 105.23
C reg_zero7 VSS 13.04
C reg_six6 reg_six7 34.38
C ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/AND2_2/Y 8.92
C ALU_0/XNOR2_0/INV_0/A VSS 2.36
C REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 2.60
C ALU_0/BARREL_SHIFT_0/AND2_1/Y VDD 23.37
C reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 15.91
C reg_five5 VDD 25.52
C Imm7 VSS 6.10
C A1 ALU_0/BARREL_SHIFT_0/first5 2.15
C reg_two3 VSS 11.69
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 VDD 3.62
C ALU_0/8XOR2_0/XOR2_3/INV_1/Y VDD 3.33
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 13.71
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y VDD 4.36
C A5 B6 3.92
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/C2 2.40
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y VDD 4.36
C VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y 5.98
C VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2.07
C ALU_0/Comparator8_0/Comparator4_0/AND2_8/A VSS 6.81
C ALU_0/8bitADDSUB_0/BUFFER8_0/A0 VDD 7.38
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y VSS 5.98
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 VDD 11.94
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD 2.07
C EQUALv2_0/XOR2_6/Y VDD 8.07
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 12.25
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y A_Read_Address1 3.13
C ALU_0/8bitOR2_0/OR2x8_0/Y3 VDD 4.53
C Y0 Y4 3.29
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A VSS 7.52
C A1 B3 3.92
C imm_en VSS 21.07
C REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/b_enb 27.27
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 VDD 16.46
C REGISTER_FILEv2_0/REG8v2_4/A6 REGISTER_FILEv2_0/REG8v2_4/A7 9.71
C reg_four4 VDD 20.30
C VDD EQUALv2_0/XOR2_0/Y 3.64
C reg_one2 VSS 16.79
C Y6 Y0 3.29
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 7.91
C ALU_0/8bitOR2_0/OR2x8_0/Y7 VDD 4.15
C ALU_0/Comparator8_0/Comparator4_0/AND2_5/A ALU_0/Comparator8_0/Comparator4_0/AND2_4/A 5.03
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 VSS 7.27
C ALU_0/8bitADDSUB_0/BUFFER8_0/A2 VDD 3.17
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/C6 2.81
C reg_one7 VDD 15.69
C reg_five5 reg_five6 34.38
C ALU_0/8XOR2_0/XOR2_2/a_2_68# VDD 2.46
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/C0 2.19
C VDD REGISTER_FILEv2_0/REG8v2_6/C6 40.25
C ALU_0/BARREL_SHIFT_0/first0 VDD 12.89
C ALU_0/Comparator8_0/Comparator4_1/AND2_5/A ALU_0/Comparator8_0/Comparator4_1/AND2_6/A 3.45
C reg_three3 VDD 14.41
C reg_zero1 VSS 16.35
C reg_six3 reg_six4 34.38
C ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/second3 2.67
C B4 VSS 23.67
C reg_three0 VSS 15.70
C A3 B6 3.76
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y VDD 4.36
C Y5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 2.09
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y VSS 3.18
C ALU_0/Comparator8_0/Comparator4_0/AND2_5/A VSS 4.97
C REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_6/C7 57.57
C ALU_0/8bitADDSUB_0/BUFFER8_0/A1 VDD 3.17
C reg_zero6 VDD 15.44
C ALU_0/8XOR2_0/XOR2_4/INV_1/Y VDD 3.15
C ALU_0/8bitAND2_0/8AND2_0/Y4 Y4 2.04
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD 2.18
C A5 B4 4.86
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 VSS 3.66
C ALU_0/Comparator8_0/Comparator4_1/AND2_8/A VDD 5.49
C reg_two2 VDD 14.16
C ALU_0/8bitNOR2_0/NOR2x8_0/Y3 ALU_0/8bitNOR2_0/NOR2x8_0/Y2 2.48
C ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y VDD 9.70
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar VDD 4.48
C reg_three6 reg_three7 34.38
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 VDD 3.71
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A VSS 4.08
C REGISTER_FILEv2_0/REG8v2_4/A5 REGISTER_FILEv2_0/REG8v2_4/A6 9.71
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/C4 2.60
C REGISTER_FILEv2_0/REG8v2_2/b_enb VSS 8.01
C reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 15.91
C ALU_0/8bitADDSUB_0/BUFFER8_0/A3 VDD 3.17
C reg_four4 reg_four5 34.38
C ALU_0/8XOR2_0/XOR2_3/INV_0/Y VDD 2.14
C ALU_0/8bitADDSUB_0/INV_1/A A1 3.35
C reg_one1 VDD 13.91
C ALU_0/Bin VDD 4.73
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y VDD 4.36
C reg_five2 reg_five3 34.38
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y VDD 4.36
C ALU_0/Comparator8_0/Comparator4_0/AND2_7/A VSS 6.32
C reg_four0 VDD 13.66
C reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 15.91
C ALU_0/enb6 VDD 14.53
C Y4 ALU_0/8XOR2_0/XOR2_4/Y 2.09
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 12.25
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 4.36
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/b_enb 24.65
C ALU_0/8bitADDSUB_0/BUFFER8_0/A4 VDD 2.56
C reg_zero0 VDD 13.66
C A7 VDD 55.63
C REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/C5 2.19
C reg_four0 REGISTER_FILEv2_0/REG8v2_6/C7 6.12
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A VSS 6.20
C REGISTER_FILEv2_0/REG8v2_4/reg_en VSS 44.50
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 VDD 6.01
C REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/C5 2.19
C A3 B4 3.76
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y VDD 13.87
C VDD EQUALv2_0/XOR2_5/Y 5.15
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y VSS 12.14
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar VDD 4.48
C reg_two5 reg_two6 34.38
C reg_zero0 REGISTER_FILEv2_0/REG8v2_6/C7 6.12
C Y7 Y0 3.19
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar VSS 2.73
C REGISTER_FILEv2_0/REG8v2_3/b_enb VDD 51.44
C ALU_0/8bitADDSUB_0/BUFFER8_0/A5 VDD 5.13
C reg_three3 reg_three4 34.38
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 VSS 5.54
C ALU_0/enb1 ALU_0/8bitAND2_0/8AND2_0/Y0 3.92
C Imm6 VDD 2.90
C ALU_0/BARREL_SHIFT_0/second6 VSS 14.20
C Y3 Y2 289.83
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y VDD 4.36
C ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y VDD 4.73
C reg_four1 reg_four2 34.38
C ALU_0/Comparator8_0/AOI21_0/B ALU_0/Comparator8_0/AOI21_1/B 3.41
C REGISTER_FILEv2_0/REG8v2_4/A4 REGISTER_FILEv2_0/REG8v2_4/A5 9.71
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y VDD 8.94
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 2.52
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_2_68# VDD 2.32
C B0 VDD 95.23
C A2 B7 3.74
C ALU_0/Cin ALU_0/8bitADDSUB_0/INV_2/A 2.29
C REGISTER_FILEv2_0/REG8v2_4/A0 VDD 2.48
C ALU_0/Comparator8_0/Comparator4_1/AND2_7/A VDD 8.54
C B1 VDD 108.26
C ALU_0/Comparator8_0/AOI21_0/C VSS 5.51
C VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2.07
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/C4 2.19
C ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/second7 3.23
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD 2.07
C func0 func2 2.20
C REGISTER_FILEv2_0/REG8v2_5/reg_en VDD 24.72
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar VDD 3.03
C A4 VDD 55.48
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 VSS 3.66
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar VSS 5.27
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/A ALU_0/Comparator8_0/Comparator4_0/AND2_4/A 3.63
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 12.29
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 2.52
C reg_zero6 reg_zero7 34.38
C B0 reg_six7 4.74
C ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y VDD 4.73
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y 4.70
C reg_five0 reg_five1 34.38
C ALU_0/Decoder_2x4_0/INV_1/Y VSS 7.08
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 VSS 3.24
C reg_one4 reg_one5 34.38
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 VSS 5.89
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD 2.07
C ALU_0/Comparator8_0/Comparator4_0/INV_1/A VSS 3.84
C ALU_0/Comparator8_0/Comparator4_0/AND2_2/A VDD 6.99
C reg_two2 reg_two3 34.38
C A5 VSS 35.47
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/C3 2.50
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar VDD 3.29
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y VSS 2.54
C ALU_0/BARREL_SHIFT_0/first6 VSS 13.63
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y VDD 4.36
C ALU_0/8bitNOR2_0/NOR2x8_0/Y7 VDD 5.40
C ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y VDD 16.35
C Y3 VDD 102.43
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 VSS 2.90
C REGISTER_FILEv2_0/REG8v2_0/a_enb VSS 27.01
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD 2.22
C EQUALv2_0/XOR2_2/Y EQUALv2_0/XOR2_3/Y 4.85
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 VSS 2.09
C ALU_0/Comparator8_0/Comparator4_1/AND2_4/A VDD 9.04
C B2 VDD 108.20
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 10.81
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 VSS 3.01
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 2.52
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 11.67
C REGISTER_FILEv2_0/REG8v2_4/A3 REGISTER_FILEv2_0/REG8v2_4/A4 9.71
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 VSS 6.45
C ALU_0/enb5 VSS 8.76
C Y1 Y2 292.55
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 VDD 3.70
C Imm4 REGISTER_FILEv2_0/REG8v2_6/C4 2.60
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 VDD 10.34
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 3.66
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 VSS 3.26
C ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 2.59
C A2 B5 3.76
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 2.52
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C VSS 4.61
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y VDD 3.67
C A_Read_Address2 VSS 4.05
C ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y VDD 6.95
C A7 B6 4.70
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B 2.81
C ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_2_68# VDD 2.14
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 2.52
C Y6 ALU_0/8bitOR2_0/OR2x8_0/Y6 2.24
C reg_zero3 reg_zero4 34.38
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A 8.46
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar VDD 5.50
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/C5 2.70
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_2_72# VDD 2.75
C VDD EQUALv2_0/XOR2_3/Y 4.53
C ALU_0/BARREL_SHIFT_0/AND2_3/Y VSS 22.14
C ALU_0/Comparator8_0/Comparator4_0/AND2_0/A VDD 7.68
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD 5.52
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 VSS 2.75
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A VSS 5.22
C reg_one1 reg_one2 34.38
C ALU_0/BARREL_SHIFT_0/AND2_2/Y VSS 21.78
C A3 VSS 38.00
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 VDD 6.36
C ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y VDD 4.73
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 VDD 7.79
C REGISTER_FILEv2_0/REG8v2_1/a_enb VDD 21.14
C func1 func0 6.93
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 2.52
C ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_2_68# VDD 2.32
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_2_72# VDD 2.75
C A5 A3 5.02
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar VDD 3.03
C ALU_0/8bitADDSUB_0/INV_2/Y ALU_0/8bitADDSUB_0/INV_3/A 2.29
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 VDD 11.61
C Y6 ALU_0/8XOR2_0/XOR2_6/Y 2.29
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 2.52
C ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 2.20
C Y2 Y4 3.29
C B0 B6 5.02
C Imm6 Imm7 7.56
C B0 reg_zero7 4.74
C ALU_0/BARREL_SHIFT_0/second1 VDD 13.80
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y VDD 10.54
C B1 B6 5.02
C reg_six6 VSS 6.78
C ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/second2 25.08
C reg_two0 reg_two1 34.38
C Overflow Y0 18.75
C Y6 Y2 3.29
C ALU_0/enb0 VDD 15.26
C Y1 VDD 103.25
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 2.52
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y VDD 2.68
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 VDD 2.70
C A4 B6 3.89
C ALU_0/enb4 VDD 18.23
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/C7 2.91
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_4/A2 REGISTER_FILEv2_0/REG8v2_4/A3 9.71
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 VDD 6.94
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD 2.07
C ALU_0/8bitNOR2_0/NOR2x8_0/Y3 ALU_0/8bitNOR2_0/NOR2x8_0/Y4 2.44
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 VDD 4.68
C reg_zero0 reg_zero1 34.38
C ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y VDD 3.60
C A2 B3 3.92
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar VDD 5.17
C ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A VDD 4.14
C A7 B4 4.84
C A7 reg_three0 9.67
C ALU_0/BARREL_SHIFT_0/AND2_1/Y VSS 22.49
C reg_five5 VSS 6.74
C A0 VDD 35.70
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 2.52
C ALU_0/8bitAND2_0/8AND2_0/Y4 ALU_0/8bitAND2_0/8AND2_0/Y5 2.64
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y VDD 13.15
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/C1 2.30
C ALU_0/8bitAND2_0/8AND2_0/Y2 VDD 5.31
C EQUALv2_0/XOR2_6/INV_0/Y VDD 2.21
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 10.81
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 VDD 3.44
C ALU_0/8bitADDSUB_0/BUFFER8_0/A0 VSS 8.81
C ALU_0/8bitADDSUB_0/INV_3/Y ALU_0/8bitADDSUB_0/INV_4/A 2.29
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 VSS 3.66
C ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/second1 25.08
C ALU_0/Sbout VDD 2.11
C A1 A2 162.58
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 VDD 5.11
C ALU_0/BARREL_SHIFT_0/first1 VDD 18.65
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 9.38
C B2 B6 5.02
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 VSS 3.66
C Y4 VDD 104.92
C reg_four4 VSS 6.68
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 VDD 3.60
C ALU_0/Comparator8_0/Comparator4_0/AND2_5/A ALU_0/Comparator8_0/Comparator4_0/AND2_6/A 3.45
C VSS EQUALv2_0/XOR2_0/Y 9.68
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 VDD 3.70
C Y6 VDD 102.46
C ALU_0/8bitAND2_0/8AND2_0/Y1 ALU_0/8bitAND2_0/8AND2_0/Y0 3.29
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y VSS 3.18
C A6 B7 3.89
C B0 B4 5.02
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y VSS 3.18
C B1 B4 5.02
C ALU_0/8bitOR2_0/OR2x8_0/Y6 ALU_0/8bitOR2_0/OR2x8_0/Y5 2.56
C ALU_0/8bitADDSUB_0/BUFFER8_0/A2 VSS 5.69
C reg_one7 VSS 13.04
C ALU_0/8bitADDSUB_0/INV_2/A A2 3.35
C EQUALv2_0/XOR2_7/a_2_68# VDD 2.32
C ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A VDD 2.11
C A4 B4 10.16
C VSS REGISTER_FILEv2_0/REG8v2_6/C6 69.60
C ALU_0/Comparator8_0/Comparator4_1/AND2_0/A ALU_0/Comparator8_0/Comparator4_1/AND2_1/A 4.04
C VDD reg_six5 25.52
C ALU_0/BARREL_SHIFT_0/first0 VSS 4.74
C reg_three3 VSS 11.69
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 VDD 3.61
C ALU_0/8bitAND2_0/8AND2_0/Y6 Y6 2.24
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 VSS 3.26
C ALU_0/BARREL_SHIFT_0/first4 A0 2.05
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y VDD 4.36
C func0 ALU_0/8bitADDSUB_0/INV_0/A 2.29
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/C2 2.40
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 2.52
C ALU_0/Comparator8_0/Comparator4_0/AND2_6/A ALU_0/Comparator8_0/Comparator4_0/AND2_7/A 5.04
C ALU_0/8bitADDSUB_0/BUFFER8_0/A1 VSS 5.69
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 VDD 11.92
C REGISTER_FILEv2_0/REG8v2_4/A6 VDD 2.48
C reg_zero6 VSS 6.74
C ALU_0/8bitADDSUB_0/INV_4/Y ALU_0/8bitADDSUB_0/INV_5/A 2.29
C ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A VDD 2.11
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 2.52
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 16.44
C ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/first2 19.96
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD 6.99
C reg_five4 VDD 18.48
C ALU_0/Comparator8_0/Comparator4_1/AND2_8/A VSS 5.81
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/Y VDD 2.19
C reg_two2 VSS 16.79
C ALU_0/Comparator8_0/Less VSS 2.62
C ALU_0/enb1 VDD 15.40
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 VSS 7.25
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A VDD 3.43
C Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 5.18
C Y7 Y2 3.14
C REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/C4 2.04
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y VSS 3.18
C B2 B4 5.02
C ALU_0/8bitNOR2_0/NOR2x8_0/Y2 VDD 4.36
C ALU_0/BARREL_SHIFT_0/AND2_0/Y VDD 9.57
C REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 2.81
C reg_two7 VDD 13.86
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 6.46
C ALU_0/8bitADDSUB_0/BUFFER8_0/A3 VSS 6.73
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar VDD 4.48
C ALU_0/8bitNOR2_0/NOR2x8_0/Y0 VDD 3.42
C ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A VDD 2.11
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/C0 2.19
C clk REGISTER_FILEv2_0/REG8v2_6/C5 2.53
C A6 B5 4.70
C B_Read_Address1 VDD 10.88
C reg_four3 VDD 14.41
C reg_one1 VSS 16.36
C reg_four0 VSS 15.70
C ALU_0/enb6 VSS 22.68
C Imm2 VDD 2.90
C A0 B6 3.76
C VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2.21
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 9.38
C reg_one6 VDD 15.44
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D VSS 4.52
C ALU_0/8bitADDSUB_0/BUFFER8_0/A4 VSS 2.55
C reg_zero0 VSS 15.69
C ALU_0/8bitADDSUB_0/INV_5/Y ALU_0/8bitADDSUB_0/INV_6/A 2.29
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD 2.21
C B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y 5.18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 2.52
C ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A VDD 4.28
C A7 VSS 69.03
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 VSS 3.66
C ALU_0/Comparator8_0/AOI21_0/B VDD 5.01
C Y0 ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y 2.28
C reg_three2 VDD 12.40
C REGISTER_FILEv2_0/REG8v2_4/A4 VDD 2.48
C ALU_0/8bitOR2_0/OR2x8_0/Y4 VDD 4.43
C ALU_0/8bitOR2_0/OR2x8_0/Y5 VDD 4.34
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 VDD 3.16
C REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/C2 2.04
C A5 A7 5.31
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/C4 2.60
C REGISTER_FILEv2_0/REG8v2_3/b_enb VSS 8.20
C reg_zero5 VDD 25.52
C Y7 VDD 102.63
C ALU_0/8bitADDSUB_0/BUFFER8_0/A5 VSS 3.18
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar VDD 4.48
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y VDD 8.06
C ALU_0/Comparator8_0/Comparator4_0/AND2_6/A VSS 5.61
C ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A VDD 2.11
C func0 ALU_0/Cin 2.32
C Imm6 VSS 5.27
C reg_two1 VDD 13.91
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y VDD 4.36
C ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y VSS 13.28
C Y7 ALU_0/8XOR2_0/XOR2_7/Y 2.39
C reg_five0 VDD 13.66
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y VSS 5.98
C VDD Equal 9.19
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD 2.07
C B0 VSS 73.43
C REGISTER_FILEv2_0/REG8v2_4/A0 VSS 3.58
C A6 B3 4.86
C B1 VSS 42.44
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 VDD 16.46
C ALU_0/8bitADDSUB_0/BUFFER8_0/A6 VSS 3.18
C ALU_0/8bitADDSUB_0/INV_6/Y ALU_0/8bitADDSUB_0/INV_7/A 2.29
C reg_five0 REGISTER_FILEv2_0/REG8v2_6/C7 6.12
C REGISTER_FILEv2_0/REG8v2_5/reg_en VSS 53.34
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 VDD 6.01
C ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A VDD 2.11
C A4 VSS 29.95
C A5 B0 4.86
C A0 B4 3.76
C ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/Y VDD 2.21
C ALU_0/Comparator8_0/Comparator4_0/AND2_1/A ALU_0/Comparator8_0/Comparator4_0/AND2_2/A 3.17
C A5 B1 4.86
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y VSS 12.16
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/C6 2.81
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 6.46
C A5 A4 187.51
C Imm3 Imm2 4.61
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar VSS 2.77
C REGISTER_FILEv2_0/REG8v2_4/b_enb VDD 60.11
C ALU_0/8bitAND2_0/8AND2_0/Y2 ALU_0/8bitAND2_0/8AND2_0/Y3 2.98
C A1 A6 4.86
C A7 A3 4.99
C ALU_0/Comparator8_0/Comparator4_1/AND2_3/A VDD 3.50
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 VDD 4.62
C ALU_0/8bitADDSUB_0/BUFFER8_0/A7 VSS 6.09
C REGISTER_FILEv2_0/REG8v2_4/A2 VDD 2.48
C VDD REGISTER_FILEv2_0/REG8v2_6/C5 34.64
C ALU_0/8bitADDSUB_0/BUFFER8_0/A0 ALU_0/8bitADDSUB_0/BUFFER8_0/A1 19.37
C func0 ALU_0/8bitADDSUB_0/INV_2/Y 2.32
C ALU_0/Comparator8_0/Comparator4_1/AND2_6/A VDD 8.03
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A VDD 6.98
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y VDD 8.49
C Y3 VSS 58.45
C REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG8v2_6/b_enb 4.87
C Write_Address2 Write_Address1 2.97
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 9.38
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y VDD 4.36
C REGISTER_FILEv2_0/REG8v2_0/reg_en clk 2.87
C REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/C7 2.17
C B2 VSS 40.36
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/A ALU_0/Comparator8_0/Comparator4_0/AND2_2/A 3.47
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Write_Address0 2.21
C ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y A5 6.29
C B0 ALU_0/BARREL_SHIFT_0/AND2_3/Y 8.50
C B_Read_Address0 VDD 10.17
C VDD REGISTER_FILEv2_0/REG8v2_6/reg_en 24.62
C ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y A3 6.29
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 VSS 3.66
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar VSS 5.24
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 VSS 3.25
C ALU_0/8bitADDSUB_0/BUFFER8_0/A2 ALU_0/8bitADDSUB_0/BUFFER8_0/A1 16.80
C func0 ALU_0/8bitADDSUB_0/INV_3/Y 2.32
C ALU_0/Comparator8_0/Comparator4_0/AND2_1/A ALU_0/Comparator8_0/Comparator4_0/AND2_0/A 4.04
C A3 B0 4.70
C A5 B2 6.58
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 2.37
C ALU_0/8bitADDSUB_0/INV_1/A ALU_0/8bitADDSUB_0/INV_0/Y 2.29
C B1 ALU_0/BARREL_SHIFT_0/AND2_2/Y 8.50
C A3 B1 4.70
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 VSS 5.89
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD 2.07
C ALU_0/BARREL_SHIFT_0/second2 VDD 12.01
C A4 A3 167.33
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VSS 7.74
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A VDD 5.40
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/C3 2.50
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar VDD 3.32
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y VSS 2.54
C REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/b_enb 26.32
C ALU_0/8bitADDSUB_0/BUFFER8_0/A2 ALU_0/8bitADDSUB_0/BUFFER8_0/A3 14.19
C func0 ALU_0/8bitADDSUB_0/INV_4/Y 2.32
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y VDD 4.36
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A VDD 7.51
C ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y VSS 8.77
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 VSS 2.90
C REGISTER_FILEv2_0/REG8v2_1/a_enb VSS 22.15
C ALU_0/8bitAND2_0/8AND2_0/Y5 VDD 4.55
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 5.02
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 VSS 2.09
C VDD EQUALv2_0/XOR2_7/INV_0/Y 2.21
C func0 ALU_0/Decoder_2x4_0/INV_0/Y 3.54
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 VSS 3.61
C EQUALv2_0/XOR2_6/Y EQUALv2_0/XOR2_5/Y 2.63
C ALU_0/8bitAND2_0/8AND2_0/Y1 VDD 4.43
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 VSS 6.51
C Y0 ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y 2.35
C REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/C4 44.60
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 VDD 3.70
C REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/C4 2.19
C ALU_0/BARREL_SHIFT_0/second1 VSS 7.21
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 3.26
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y 4.70
C ALU_0/enb0 VSS 11.70
C func0 ALU_0/8bitADDSUB_0/INV_5/Y 2.32
C Y1 VSS 55.40
C Overflow VDD 4.12
C ALU_0/8bitAND2_0/8AND2_0/Y5 ALU_0/8bitAND2_0/8AND2_0/Y6 2.47
C REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_1/a_enb 4.06
C A3 B2 5.41
C ALU_0/enb4 VSS 5.27
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar VDD 5.46
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/C5 2.70
C ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_2_72# VDD 2.73
C ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y VSS 3.83
C ALU_0/BARREL_SHIFT_0/first2 VDD 11.28
C ALU_0/8XOR2_0/XOR2_4/INV_0/Y VDD 2.14
C RorL VDD 7.05
C ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/second5 3.03
C ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/second4 3.05
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 VSS 2.76
C Y6 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 2.20
C ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_2_72# VDD 2.76
C Imm5 VDD 2.90
C ALU_0/8bitADDSUB_0/XOR2_0/Y VSS 4.93
C A0 VSS 44.66
C ALU_0/8bitNOR2_0/NOR2x8_0/Y4 VDD 7.76
C func0 ALU_0/8bitADDSUB_0/INV_6/Y 2.32
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 VDD 6.35
C Write_Address3 VDD 3.82
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 VDD 7.79
C REGISTER_FILEv2_0/REG8v2_2/a_enb VDD 19.99
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 13.71
C ALU_0/enb2 ALU_0/8bitOR2_0/OR2x8_0/Y0 4.29
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD 2.07
C REGISTER_FILEv2_0/REG8v2_0/reg_en VDD 24.38
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar VDD 3.03
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 VDD 11.61
C Imm6 REGISTER_FILEv2_0/REG8v2_6/C6 2.81
C A5 A0 4.86
C ALU_0/8bitOR2_0/OR2x8_0/Y2 VDD 4.12
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y VSS 14.81
C REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/C2 40.27
C B0 reg_one7 4.74
C REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/C2 35.94
C ALU_0/BARREL_SHIFT_0/first1 VSS 4.74
C Y4 VSS 58.45
C ALU_0/8bitADDSUB_0/BUFFER8_0/A3 ALU_0/8bitADDSUB_0/BUFFER8_0/A4 11.58
C REGISTER_FILEv2_0/REG0v2_0/b_enb VDD 25.40
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 VDD 2.70
C Y6 VSS 63.42
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 VSS 5.89
C B2 ALU_0/BARREL_SHIFT_0/AND2_1/Y 7.79
C ALU_0/8bitNOR2_0/NOR2x8_0/Y1 ALU_0/8bitNOR2_0/NOR2x8_0/Y2 2.51
C ALU_0/BARREL_SHIFT_0/first0 B1 12.46
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/C7 2.91
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 7.91
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 VDD 7.19
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD 2.09
C ALU_0/8bitNOR2_0/NOR2x8_0/Y0 ALU_0/8bitNOR2_0/NOR2x8_0/Y1 2.50
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 VDD 4.68
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y VDD 4.40
C ALU_0/8bitADDSUB_0/INV_6/A A6 3.35
C ALU_0/XNOR2_0/Y VSS 3.06
C ALU_0/Comparator8_0/Comparator4_1/AND2_0/A VDD 6.47
C reg_six5 VSS 6.78
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A 2.98
C ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y VSS 5.32
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 5.02
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/C1 2.30
C ALU_0/Comparator8_0/Comparator4_1/AND2_8/A ALU_0/Comparator8_0/Comparator4_1/AND2_7/A 4.84
C A7 reg_zero0 9.67
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y VSS 11.59
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 VDD 3.23
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 VSS 6.45
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 VSS 3.66
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 VDD 5.11
C ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A VSS 2.29
C A_Read_Address1 VDD 7.11
C A3 A0 5.02
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/B VDD 6.78
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 3.66
C reg_five4 VSS 5.34
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 VDD 3.62
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y VDD 18.29
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 VDD 3.70
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y VDD 4.36
C ALU_0/8bitADDSUB_0/BUFFER8_0/A4 ALU_0/8bitADDSUB_0/BUFFER8_0/A5 8.98
C ALU_0/enb1 VSS 9.07
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A VSS 5.06
C VDD EQUALv2_0/XOR2_4/Y 4.36
C ALU_0/BARREL_SHIFT_0/AND2_0/Y VSS 22.79
C reg_two7 VSS 11.70
C EQUALv2_0/XOR2_7/Y VDD 8.12
C ALU_0/Comparator8_0/Comparator4_1/AND2_3/B VDD 6.41
C reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 15.91
C ALU_0/8bitNOR2_0/NOR2x8_0/Y4 ALU_0/8bitNOR2_0/NOR2x8_0/Y5 2.41
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C 4.05
C reg_four3 VSS 11.69
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 VDD 3.60
C A7 B0 52.61
C Imm0 Imm1 3.13
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 13.71
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y VDD 4.34
C Y0 ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y 2.20
C A7 B1 4.86
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/C2 2.40
C ALU_0/Comparator8_0/Comparator4_1/AND2_1/A ALU_0/Comparator8_0/Comparator4_1/AND2_2/A 3.17
C ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/A0 21.99
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y VDD 4.38
C A4 A7 11.01
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 VDD 11.92
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 12.25
C reg_one6 VSS 6.74
C ALU_0/BARREL_SHIFT_0/AND2_1/Y A0 7.93
C REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_6/C0 4.28
C REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/b_enb 26.79
C Y5 Y0 3.29
C func2 VDD 12.95
C ALU_0/Comparator8_0/AOI21_0/B VSS 9.53
C reg_six4 VDD 20.33
C reg_three2 VSS 15.46
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 VSS 3.26
C ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y VDD 6.97
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 7.91
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y VDD 4.36
C ALU_0/8bitADDSUB_0/BUFFER8_0/A5 ALU_0/8bitADDSUB_0/BUFFER8_0/A6 6.37
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 VSS 6.95
C Imm1 REGISTER_FILEv2_0/REG8v2_6/C1 2.30
C reg_three7 VDD 15.69
C reg_zero5 VSS 6.74
C Y7 VSS 62.74
C reg_six5 reg_six6 34.38
C B1 B0 133.25
C B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y 4.70
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/C0 2.19
C Write_Address0 Write_Address3 2.23
C reg_five3 VDD 14.41
C reg_two1 VSS 16.36
C A4 B0 4.83
C B7 VDD 98.47
C reg_five0 VSS 15.70
C A7 B2 6.58
C A4 B1 4.83
C VSS Equal 8.49
C A6 A2 5.02
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y VDD 4.05
C reg_two6 VDD 15.44
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 VSS 3.66
C Y7 REGISTER_FILEv2_0/REG8v2_0/a_enb 3.77
C EQUALv2_0/XOR2_1/INV_1/Y VSS 2.47
C LorA VSS 39.05
C ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y A4 6.29
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 VSS 3.66
C ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A VSS 2.29
C reg_four2 VDD 14.16
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y VDD 4.19
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D VSS 4.37
C ALU_0/8bitADDSUB_0/BUFFER8_0/A6 ALU_0/8bitADDSUB_0/BUFFER8_0/A7 3.76
C reg_four6 reg_four7 34.47
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 VDD 3.71
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/C4 2.60
C REGISTER_FILEv2_0/REG8v2_4/b_enb VSS 8.40
C reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 15.91
C reg_one5 VDD 25.52
C ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/first1 16.61
C func0 ALU_0/8bitADDSUB_0/INV_0/Y 2.32
C reg_five4 reg_five5 34.40
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 VSS 3.25
C B2 B0 5.49
C A_Read_Address0 VDD 6.61
C ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y A7 6.29
C REGISTER_FILEv2_0/REG8v2_4/A2 VSS 4.08
C ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y A0 6.33
C VSS REGISTER_FILEv2_0/REG8v2_6/C5 69.96
C B2 B1 123.09
C reg_three1 VDD 13.91
C Imm0 REGISTER_FILEv2_0/REG8v2_6/C0 2.19
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y VDD 4.36
C reg_six2 reg_six3 34.38
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 12.87
C reg_six0 VDD 13.66
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 VDD 9.25
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y VSS 5.98
C A4 B2 6.56
C ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 2.61
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD 2.07
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 12.25
C func1 VDD 3.84
C ALU_0/BARREL_SHIFT_0/second5 VDD 5.70
C ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/second5 25.08
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 VDD 16.44
C REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/b_enb 28.21
C reg_zero4 VDD 18.48
C B5 VDD 63.07
C reg_six0 REGISTER_FILEv2_0/REG8v2_6/C7 6.12
C VSS REGISTER_FILEv2_0/REG8v2_6/reg_en 62.36
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 6.01
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B VSS 4.41
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y VSS 12.16
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VDD 5.44
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/C6 2.81
C VDD REGISTER_FILEv2_0/REG8v2_6/b_enb 37.58
C reg_three5 reg_three6 34.38
C ALU_0/8bitAND2_0/8AND2_0/Y7 VDD 4.48
C REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/C0 2.04
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/C0 2.19
C REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/C0 31.46
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar VSS 2.77
C REGISTER_FILEv2_0/REG8v2_5/b_enb VDD 38.41
C A7 A0 5.58
C ALU_0/BARREL_SHIFT_0/second2 VSS 5.75
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y VSS 3.18
C reg_four3 reg_four4 34.38
C B_Read_Address2 VDD 10.11
C clk REGISTER_FILEv2_0/REG8v2_6/C4 2.55
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y VSS 3.18
C reg_five1 reg_five2 34.47
C ALU_0/8bitAND2_0/8AND2_0/Y6 ALU_0/8bitAND2_0/8AND2_0/Y7 2.29
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y VDD 8.94
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 2.52
C ALU_0/8bitADDSUB_0/BUFFER8_0/A4 Y4 2.09
C ALU_0/BARREL_SHIFT_0/first5 VDD 5.66
C B6 B7 155.34
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD 2.21
C ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_2_72# VDD 2.73
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 2.52
C ALU_0/8bitOR2_0/OR2x8_0/Y3 ALU_0/8bitOR2_0/OR2x8_0/Y4 3.00
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D VSS 4.67
C ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y VDD 2.72
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 VSS 3.66
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar VSS 5.27
C reg_one6 reg_one7 34.38
C Overflow VSS 5.27
C B0 A0 8.96
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y VDD 4.36
C reg_six0 reg_six1 34.38
C B3 VDD 87.40
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 3.26
C B1 A0 3.92
C Y5 ALU_0/8XOR2_0/XOR2_5/Y 2.19
C reg_two4 reg_two5 34.47
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD 2.07
C ALU_0/8bitOR2_0/OR2x8_0/Y7 Y7 2.34
C ALU_0/BARREL_SHIFT_0/first2 VSS 10.95
C RorL VSS 40.98
C A4 A0 7.09
C clk REGISTER_FILEv2_0/REG8v2_6/C2 2.53
C reg_three2 reg_three3 34.38
C ALU_0/Comparator8_0/Greater VSS 2.78
C REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 2.50
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y VSS 2.54
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar VDD 3.32
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y VSS 3.16
C Imm5 VSS 4.49
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 12.25
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y VDD 4.36
C Y3 Y1 3.29
C Write_Address3 VSS 2.46
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 VSS 2.90
C REGISTER_FILEv2_0/REG8v2_2/a_enb VSS 20.36
C ALU_0/8bitADDSUB_0/INV_0/A VDD 8.69
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 2.52
C A1 VDD 47.81
C ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/first5 23.14
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 VSS 2.09
C REGISTER_FILEv2_0/REG8v2_0/reg_en VSS 24.58
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 VDD 6.01
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 10.81
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 VSS 3.61
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 2.52
C ALU_0/Comparator8_0/AOI21_0/B ALU_0/Comparator8_0/Comparator4_1/AND2_8/A 3.94
C Y6 ALU_0/8bitADDSUB_0/BUFFER8_0/A6 2.30
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 VDD 3.70
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 2.52
C B4 B7 4.81
C B5 B6 152.20
C reg_zero5 reg_zero6 34.38
C REGISTER_FILEv2_0/REG0v2_0/b_enb VSS 4.38
C A7 ALU_0/BARREL_SHIFT_0/AND2_0/Y 12.18
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A VSS 2.82
C ALU_0/8bitADDSUB_0/INV_2/A VDD 2.87
C B2 A0 4.78
C reg_one3 reg_one4 34.38
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar VDD 5.50
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/C5 2.70
C ALU_0/8bitNOR2_0/NOR2x8_0/Y6 VDD 8.82
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 VSS 2.76
C reg_two1 reg_two2 34.38
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A VDD 3.46
C VDD REGISTER_FILEv2_0/REG8v2_6/C4 2.87
C Y3 Y4 287.11
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 VDD 6.36
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B 2.81
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 VDD 7.37
C REGISTER_FILEv2_0/REG8v2_3/a_enb VDD 18.87
C Y6 Y3 3.29
C ALU_0/8bitADDSUB_0/INV_1/A VDD 8.51
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 2.52
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A VSS 7.38
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD 2.07
C REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/C6 53.27
C REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/C7 2.17
C REGISTER_FILEv2_0/REG8v2_1/reg_en VDD 23.84
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar VDD 2.99
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 VDD 11.61
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 2.52
C B0 reg_two7 4.74
C A_Read_Address1 VSS 3.26
C Y5 Y2 3.29
C reg_three0 reg_three1 34.38
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 VDD 2.70
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 VSS 5.89
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/C7 2.91
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 VDD 7.20
C ALU_0/8bitADDSUB_0/INV_3/A VDD 2.87
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD 2.07
C reg_zero2 reg_zero3 34.38
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 VDD 4.68
C A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y 6.45
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/C3 2.50
C B4 B5 148.84
C B3 B6 4.86
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A 11.05
C VDD REGISTER_FILEv2_0/REG8v2_6/C2 2.89
C A7 reg_five0 9.67
C ALU_0/8XOR2_0/XOR2_0/Y VDD 2.92
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y 2.37
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A VSS 4.89
C ALU_0/Cin VDD 3.40
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/C1 2.30
C ALU_0/Comparator8_0/Comparator4_1/AND2_2/A VDD 8.30
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 VSS 2.09
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y VDD 2.92
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_2_72# VDD 2.78
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 10.81
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 VDD 3.42
C ALU_0/8bitADDSUB_0/INV_4/A VDD 2.87
C ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/second2 2.41
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 VSS 6.45
C REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/C7 2.17
C ALU_0/8bitOR2_0/OR2x8_0/Y1 ALU_0/8bitOR2_0/OR2x8_0/Y2 3.44
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 VSS 3.66
C ALU_0/Comparator8_0/AOI21_0/B A4 2.97
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 VDD 5.11
C A1 B6 3.76
C A_Read_Address2 A_Read_Address1 2.97
C Y1 Y4 3.29
C Write_Address2 VDD 7.55
C REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/C1 2.19
C func2 VSS 56.00
C reg_six4 VSS 6.72
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 3.62
C ALU_0/BARREL_SHIFT_0/AND2_0/Y B2 5.41
C Y5 VDD 105.80
C Y6 Y1 3.29
C func2 ALU_0/Decoder_2x4_0/INV_1/Y 3.03
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 VDD 3.70
C ALU_0/8bitADDSUB_0/INV_5/A VDD 12.27
C ALU_0/8bitNOR2_0/NOR2x8_0/Y5 ALU_0/8bitNOR2_0/NOR2x8_0/Y6 2.37
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 VSS 2.76
C reg_three7 VSS 13.03
C Imm4 VDD 2.90
C reg_five3 VSS 11.69
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 VDD 3.62
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y VDD 4.38
C ALU_0/8bitADDSUB_0/INV_2/Y VDD 3.40
C B7 VSS 106.70
C Y7 ALU_0/8bitADDSUB_0/BUFFER8_0/A7 2.40
C ALU_0/8bitOR2_0/OR2x8_0/Y3 ALU_0/8bitOR2_0/OR2x8_0/Y2 3.22
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/C2 2.40
C B3 B4 128.78
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_2_72# VDD 2.75
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 2.52
C ALU_0/8bitADDSUB_0/INV_6/A VDD 2.87
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A 2.70
C Y7 ALU_0/8bitNOR2_0/NOR2x8_0/Y7 2.34
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 VDD 11.92
C reg_two6 VSS 6.74
C A5 B7 3.89
C Y3 Y7 3.14
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 2.52
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 13.15
C Y6 Y4 3.29
C reg_four2 VSS 16.76
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 VDD 10.26
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 VSS 3.26
C ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 2.71
C ALU_0/8bitADDSUB_0/INV_3/Y VDD 3.40
C EQUALv2_0/XOR2_6/INV_1/Y VDD 2.35
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 VDD 4.68
C ALU_0/BARREL_SHIFT_0/second7 VDD 5.52
C ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/second6 25.08
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 VSS 7.27
C A1 B4 3.76
C ALU_0/8bitADDSUB_0/INV_7/A VDD 2.87
C ALU_0/Comparator8_0/Comparator4_0/AND2_8/B VSS 8.65
C ALU_0/Comparator8_0/Comparator4_1/AND2_6/A ALU_0/Comparator8_0/Comparator4_1/AND2_7/A 5.04
C reg_four7 VDD 15.69
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 6.46
C B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y 6.00
C reg_one5 VSS 6.74
C A_Read_Address0 VSS 3.24
C ALU_0/enb4 ALU_0/8bitNOR2_0/NOR2x8_0/Y0 3.00
C reg_six3 VDD 14.41
C reg_three1 VSS 16.36
C ALU_0/8bitADDSUB_0/INV_4/Y VDD 11.64
C reg_six0 VSS 15.74
C ALU_0/enb1 A0 2.24
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 4.70
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 VSS 11.42
C ALU_0/8XOR2_0/XOR2_2/Y ALU_0/8XOR2_0/XOR2_3/Y 4.46
C func1 VSS 52.80
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 2.52
C clk REGISTER_FILEv2_0/REG8v2_6/C0 2.53
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 VDD 5.11
C ALU_0/BARREL_SHIFT_0/second5 VSS 15.97
C Imm1 VDD 2.90
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 9.38
C reg_three6 VDD 15.44
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 VSS 3.66
C reg_zero4 VSS 5.34
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 VDD 3.62
C B5 VSS 85.17
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y VDD 3.65
C ALU_0/Comparator8_0/Comparator4_0/AND2_5/B VSS 3.43
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar VDD 4.69
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 2.52
C A3 B7 5.77
C Y5 ALU_0/8bitNOR2_0/NOR2x8_0/Y5 2.14
C B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y 4.29
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 3.66
C reg_five2 VDD 14.16
C ALU_0/Comparator8_0/Comparator4_1/AND2_3/A ALU_0/Comparator8_0/Comparator4_1/AND2_4/A 3.63
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A 2.12
C Imm3 Imm4 5.34
C ALU_0/8bitADDSUB_0/INV_5/Y VDD 6.06
C ALU_0/8bitOR2_0/OR2x8_0/Y0 VDD 4.53
C ALU_0/BARREL_SHIFT_0/first7 VDD 5.48
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y VSS 8.49
C A5 B5 10.49
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 VDD 3.71
C VSS REGISTER_FILEv2_0/REG8v2_6/b_enb 9.17
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 12.00
C Y1 Y7 3.14
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/C4 2.60
C REGISTER_FILEv2_0/REG8v2_5/b_enb VSS 8.59
C reg_two5 VDD 25.52
C REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_1/b_enb 8.97
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/C2 2.40
C reg_four1 VDD 13.91
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y VDD 4.34
C ALU_0/8bitADDSUB_0/INV_6/Y VDD 3.40
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y VSS 5.98
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD 2.07
C ALU_0/BARREL_SHIFT_0/first5 VSS 21.30
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 VDD 16.43
C reg_one4 VDD 20.33
C Imm5 Imm6 6.82
C RorL B0 29.85
C Y4 ALU_0/8bitOR2_0/OR2x8_0/Y4 2.04
C B1 RorL 2.55
C A2 VDD 43.54
C A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y 4.70
C ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/first6 22.05
C REGISTER_FILEv2_0/REG8v2_4/A1 VDD 2.48
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/C6 2.81
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 6.46
C B3 VSS 23.94
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B VSS 3.52
C Y7 Y4 3.14
C ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 2.30
C A3 B5 3.76
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/C0 2.19
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar VSS 2.77
C reg_zero3 VDD 14.41
C Y6 Y7 278.81
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A VSS 7.51
C A5 B3 4.86
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A VSS 5.39
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y VDD 8.94
C ALU_0/8XOR2_0/XOR2_3/a_2_68# VDD 2.38
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 9.38
C ALU_0/8bitADDSUB_0/INV_0/A VSS 2.61
C A1 VSS 48.21
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD 2.21
C VDD REGISTER_FILEv2_0/REG8v2_6/C0 8.21
C B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y 4.64
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 VSS 3.66
C func0 VDD 33.95
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 VSS 3.66
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar VSS 5.27
C A5 A1 5.02
C B2 RorL 2.55
C REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/C7 2.45
C ALU_0/8bitADDSUB_0/INV_2/A VSS 2.88
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D VSS 3.05
C ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/second2 25.08
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 3.33
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD 2.07
C EQUALv2_0/XOR2_4/Y EQUALv2_0/XOR2_5/Y 3.37
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/Y VDD 3.27
C B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y 2.21
C reg_one0 VDD 13.66
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A VSS 4.30
C VSS REGISTER_FILEv2_0/REG8v2_6/C4 64.25
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y VSS 2.52
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y VDD 4.36
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A VSS 7.52
C A3 B3 9.88
C ALU_0/enb2 VDD 14.79
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 VSS 2.90
C REGISTER_FILEv2_0/REG8v2_3/a_enb VSS 19.15
C Write_Address1 VDD 7.02
C ALU_0/8bitADDSUB_0/INV_1/A VSS 2.61
C ALU_0/8XOR2_0/XOR2_3/Y ALU_0/8XOR2_0/XOR2_4/Y 3.92
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 5.02
C reg_one0 REGISTER_FILEv2_0/REG8v2_6/C7 6.12
C REGISTER_FILEv2_0/REG8v2_1/reg_en VSS 17.53
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 VDD 6.01
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 VSS 3.61
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 3.70
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y VSS 12.21
C ALU_0/8XOR2_0/XOR2_1/Y ALU_0/8XOR2_0/XOR2_0/Y 5.50
C ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A 2.03
C ALU_0/enb6 B7 10.39
C A1 A3 5.02
C REGISTER_FILEv2_0/REG8v2_0/b_enb VDD 45.51
C ALU_0/8bitOR2_0/OR2x8_0/Y4 ALU_0/8bitOR2_0/OR2x8_0/Y5 2.78
C ALU_0/8bitADDSUB_0/INV_3/A VSS 11.96
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar VDD 5.47
C A2 B6 3.76
C REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 2.70
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B VSS 7.71
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C 2.64
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y VSS 3.08
C A7 B7 11.08
C ALU_0/8bitAND2_0/8AND2_0/Y2 ALU_0/8bitAND2_0/8AND2_0/Y1 3.16
C VSS REGISTER_FILEv2_0/REG8v2_6/C2 64.59
C clk REGISTER_FILEv2_0/REG8v2_6/C3 2.55
C clk REGISTER_FILEv2_0/REG8v2_6/C1 2.55
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y VSS 3.18
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 6.36
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 7.77
C REGISTER_FILEv2_0/REG8v2_4/a_enb VDD 20.30
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y VSS 3.83
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 13.71
C ALU_0/8bitADDSUB_0/INV_4/A VSS 2.61
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD 2.07
C REGISTER_FILEv2_0/REG8v2_2/reg_en VDD 24.25
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar VDD 3.03
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 VDD 11.61
C ALU_0/Comparator8_0/Comparator4_1/AND2_5/A VDD 5.99
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar VSS 5.27
C B0 reg_three7 4.74
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_2_72# VDD 2.75
C Write_Address2 VSS 2.36
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C 2.64
C Y5 VSS 59.59
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 VDD 2.70
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 VSS 5.89
C B0 B7 4.81
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/C7 2.91
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 7.91
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/AND2_0/A 5.75
C EQUALv2_0/XOR2_1/Y EQUALv2_0/XOR2_2/Y 5.55
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 7.20
C ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/first2 18.36
C ALU_0/8bitADDSUB_0/INV_5/A VSS 2.61
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD 2.07
C B1 B7 4.81
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A VDD 6.07
C B_Read_Address0 B_Read_Address1 2.05
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/C3 2.50
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar VDD 3.32
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 13.44
C ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/Y VDD 3.29
C ALU_0/8bitADDSUB_0/INV_0/Y VDD 8.87
C A7 reg_six0 9.67
C A4 B7 3.87
C Y4 ALU_0/8bitNOR2_0/NOR2x8_0/Y4 2.04
C ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 2.81
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y VSS 3.18
C EQUALv2_0/XOR2_3/Y EQUALv2_0/XOR2_4/Y 4.11
C A0 REGISTER_FILEv2_0/REG0v2_0/b_enb 4.75
C ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y Overflow 2.16
C ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y Y0 2.28
C ALU_0/8bitADDSUB_0/INV_5/A A5 3.35
C A6 VDD 50.74
C ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/second7 24.92
C ALU_0/8bitADDSUB_0/INV_2/Y VSS 11.48
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 5.02
C ALU_0/8bitADDSUB_0/INV_3/A A3 3.35
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/C1 2.30
C A2 B4 3.76
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 VSS 2.09
C ALU_0/Decoder_2x4_0/INV_2/Y VSS 9.23
C A7 B5 4.70
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 VDD 3.44
C Imm0 VDD 5.17
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 VSS 6.45
C ALU_0/8bitADDSUB_0/INV_6/A VSS 2.61
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 VDD 3.70
C ALU_0/XNOR2_0/XOR2_0/INV_1/Y VSS 2.47
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 VSS 3.66
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 VSS 3.26
C EQUALv2_0/XOR2_1/Y VDD 3.93
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/b_enb 4.59
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_2_72# VDD 2.78
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A VDD 7.53
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 VSS 3.37
C ALU_0/8bitADDSUB_0/INV_3/Y VSS 2.49
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 VDD 3.70
C ALU_0/BARREL_SHIFT_0/second7 VSS 10.27
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/C5 2.70
C B2 B7 4.81
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 VSS 2.76
C ALU_0/8bitADDSUB_0/INV_7/A VSS 9.56
C EQUALv2_0/XOR2_2/INV_1/Y VSS 2.19
C reg_four7 VSS 13.01
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 VDD 6.36
C VDD REGISTER_FILEv2_0/REG8v2_6/C3 2.87
C B0 B5 5.02
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 VDD 7.37
C VDD REGISTER_FILEv2_0/REG8v2_6/C1 2.87
C reg_six3 VSS 11.73
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 3.62
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y 3.33
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 VSS 3.25
C Write_Address1 Write_Address0 2.05
C ALU_0/8XOR2_0/XOR2_2/Y VDD 4.68
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 13.71
C B1 B5 5.02
C ALU_0/BARREL_SHIFT_0/AND2_0/Y RorL 26.32
C A4 B5 3.89
C Y2 Y0 3.29
C REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/C6 2.19
C ALU_0/8XOR2_0/XOR2_4/Y ALU_0/8XOR2_0/XOR2_5/Y 3.38
C REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/C7 2.17
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 VDD 11.94
C REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/C7 2.17
C reg_three6 VSS 6.74
C Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y 6.00
C ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 3.26
C ALU_0/Decoder_2x4_0/INV_0/Y VSS 10.07
C ALU_0/8bitADDSUB_0/XOR2_0/INV_1/Y VSS 2.47
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C 4.05
C A7 B3 4.86
C reg_five2 VSS 16.79
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 VSS 3.26
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 7.91
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 VDD 7.20
C REGISTER_FILEv2_0/REG8v2_4/A7 VDD 2.48
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 VDD 4.68
C ALU_0/BARREL_SHIFT_0/first7 VSS 13.03
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar VDD 5.17
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 VSS 7.27
C reg_five7 VDD 15.69
C reg_two5 VSS 6.74
C REGISTER_FILEv2_0/REG0v2_0/a_enb VDD 15.34
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 5.02
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/C1 2.30
C ALU_0/8bitADDSUB_0/INV_7/Y VSS 2.59
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 12.58
C reg_four1 VSS 16.32
C ALU_0/Comparator8_0/Comparator4_1/AND2_8/B VSS 3.63
C ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/first7 21.89
C A1 A7 4.84
C B2 B5 5.02
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 VDD 3.09
C ALU_0/8bitADDSUB_0/INV_6/Y VSS 8.07
C ALU_0/8bitNOR2_0/NOR2x8_0/Y3 VDD 4.81
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y A1 6.29
C A6 B6 10.71
C ALU_0/Comparator8_0/Comparator4_1/INV_1/A VSS 3.70
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 VDD 5.11
C B0 B3 5.17
C REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/C6 2.19
C reg_four6 VDD 15.44
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 VSS 3.66
C reg_one4 VSS 6.68
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 VDD 3.62
C B1 B3 5.17
C A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y 3.46
C Y0 VDD 110.89
C ALU_0/enb5 ALU_0/BARREL_SHIFT_0/first7 23.17
C A0 B7 5.73
C ALU_0/Comparator8_0/Comparator4_1/AND2_1/A VDD 3.06
C reg_six2 VDD 14.16
C A4 B3 4.83
C Imm3 REGISTER_FILEv2_0/REG8v2_6/C3 2.50
C ALU_0/8XOR2_0/XOR2_3/Y VDD 4.32
C A2 VSS 48.25
C REGISTER_FILEv2_0/REG8v2_4/A1 VSS 3.83
C reg_five6 reg_five7 34.38
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 VDD 3.71
C ALU_0/Comparator8_0/Comparator4_0/AND2_8/A A6 3.94
C REGISTER_FILEv2_0/REG8v2_6/a_enb VDD 20.62
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/C4 2.60
C A1 B0 4.70
C reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 15.91
C reg_three5 VDD 25.51
C reg_zero3 VSS 11.69
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 VDD 3.62
C reg_six4 reg_six5 34.38
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y B_Read_Address1 3.13
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y VDD 4.36
C A1 B1 9.19
C A5 A2 5.02
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_2_72# VDD 2.75
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/C2 2.40
C ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 2.51
C reg_five1 VDD 13.91
C A3 ALU_0/BARREL_SHIFT_0/first7 2.35
C A2 ALU_0/BARREL_SHIFT_0/first6 2.25
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y VDD 4.36
C ALU_0/Comparator8_0/AOI21_1/B VDD 3.45
C A4 A1 5.02
C ALU_0/BARREL_SHIFT_0/second3 VDD 9.11
C ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/second4 25.08
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y VSS 5.98
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD 2.07
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 12.25
C ALU_0/enb3 VDD 11.78
C VSS REGISTER_FILEv2_0/REG8v2_6/C0 64.67
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 VDD 16.46
C REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/b_enb 29.75
C Imm5 REGISTER_FILEv2_0/REG8v2_6/C5 2.70
C reg_two4 VDD 20.33
C ALU_0/8bitAND2_0/8AND2_0/Y4 VDD 4.61
C B2 B3 124.29
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 7.91
C func0 VSS 74.84
C ALU_0/Cin ALU_0/Bin 5.92
C func0 ALU_0/Decoder_2x4_0/INV_1/Y 2.25
C A6 B4 4.70
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y VDD 4.36
C ALU_0/8bitOR2_0/OR2x8_0/Y0 ALU_0/8bitOR2_0/OR2x8_0/Y1 3.65
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/C6 2.81
C ALU_0/8bitAND2_0/8AND2_0/Y0 VDD 4.37
C reg_four5 reg_four6 34.38
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/C0 2.19
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar 2.77
C A0 B5 3.76
C reg_one3 VDD 14.41
C reg_five3 reg_five4 34.38
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A VDD 7.53
C A1 B2 4.78
C reg_one0 VSS 15.71
C ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_2_72# VDD 2.73
C A3 A2 167.15
C reg_six1 reg_six2 34.38
C ALU_0/BARREL_SHIFT_0/first3 VDD 11.57
C ALU_0/8XOR2_0/XOR2_4/Y VDD 3.95
C ALU_0/enb2 VSS 15.11
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y VDD 8.91
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_4/A3 VDD 2.48
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD 2.21
C ALU_0/8bitNOR2_0/NOR2x8_0/Y7 ALU_0/8bitNOR2_0/NOR2x8_0/Y6 2.34
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 VSS 3.66
C ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/Y VSS 2.43
C ALU_0/8XOR2_0/XOR2_5/Y ALU_0/8XOR2_0/XOR2_6/Y 2.83
C reg_zero2 VDD 14.16
C B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y 6.45
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 3.66
C reg_two6 reg_two7 34.40
C REGISTER_FILEv2_0/REG8v2_0/b_enb VSS 21.39
C reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 15.91
C reg_three4 reg_three5 34.38
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD 2.07
C Y5 ALU_0/8bitADDSUB_0/BUFFER8_0/A5 2.20
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A VDD 5.29
C reg_four2 reg_four3 34.38
C reg_two0 VDD 13.66
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y VSS 2.54
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 12.25
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y VDD 4.34
C ALU_0/8bitADDSUB_0/INV_4/A A4 3.35
C A0 B3 3.92
C ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/first4 21.55
C VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 2.90
C REGISTER_FILEv2_0/REG8v2_4/a_enb VSS 20.75
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/b_enb 25.61
C LorA func2 3.08
C reg_two0 REGISTER_FILEv2_0/REG8v2_6/C7 6.12
C REGISTER_FILEv2_0/REG8v2_2/reg_en VSS 26.81
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 VDD 6.01
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 10.81
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 VSS 3.61
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y VSS 11.55
C ALU_0/8bitADDSUB_0/INV_2/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y 5.92
C reg_one5 reg_one6 34.38
C ALU_0/8bitADDSUB_0/INV_7/A A7 3.35
C ALU_0/8bitADDSUB_0/INV_0/A A0 3.35
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar VSS 2.77
C REGISTER_FILEv2_0/REG8v2_1/b_enb VDD 43.81
C A1 A0 157.70
C VSS EQUALv2_0/XOR2_0/INV_1/Y 2.47
C reg_two3 reg_two4 34.38
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A VSS 5.22
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar VDD 5.50
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A VDD 2.89
C reg_three1 reg_three2 34.40
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 2.52
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B VSS 6.86
C A6 VSS 34.47
C Y3 Y5 3.29
C ALU_0/8XOR2_0/XOR2_1/a_2_68# VDD 2.11
C REGISTER_FILEv2_0/REG8v2_5/a_enb VDD 20.46
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 2.52
C B_Read_Address2 B_Read_Address1 2.97
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD 2.07
C REGISTER_FILEv2_0/REG8v2_3/reg_en VDD 24.41
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar VDD 3.03
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 VSS 3.66
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 10.73
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar VSS 5.27
C A5 A6 186.17
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 2.52
C EQUALv2_0/XOR2_1/Y VSS 3.18
C B0 reg_four7 4.74
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y VDD 17.31
C clk VDD 224.95
C EQUALv2_0/XOR2_7/INV_1/Y VDD 3.33
C reg_four0 reg_four1 34.38
C ALU_0/8bitADDSUB_0/INV_3/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y 5.92
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 2.52
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 VSS 3.26
C ALU_0/8bitOR2_0/OR2x8_0/Y6 VDD 3.54
C reg_zero4 reg_zero5 34.41
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 2.70
C REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/C6 2.04
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 VSS 5.93
C ALU_0/8XOR2_0/XOR2_1/Y ALU_0/8XOR2_0/XOR2_2/Y 5.01
C REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 2.91
C Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 4.70
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD 2.07
C reg_one2 reg_one3 34.38
C clk REGISTER_FILEv2_0/REG8v2_6/C7 2.53
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/C3 2.50
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar VDD 3.32
C Y6 ALU_0/8bitNOR2_0/NOR2x8_0/Y6 2.24
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y VDD 8.79
C ALU_0/8bitAND2_0/8AND2_0/Y7 Y7 2.34
C REGISTER_FILEv2_0/REG8v2_6/C3 VSS 64.50
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 VSS 2.90
C VSS REGISTER_FILEv2_0/REG8v2_6/C1 65.00
C ALU_0/8bitAND2_0/8AND2_0/Y3 ALU_0/8bitAND2_0/8AND2_0/Y4 2.81
C func1 LorA 5.88
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 2.52
C ALU_0/Bin A2 6.29
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 VSS 2.09
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 10.81
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 2.52
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 3.44
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A VSS 5.34
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 VSS 6.17
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 VDD 3.70
C func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y 6.16
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 VSS 3.66
C Y2 VDD 103.52
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 VSS 3.25
C ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y VSS 5.37
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 2.52
C ALU_0/8XOR2_0/XOR2_6/Y ALU_0/8XOR2_0/XOR2_7/Y 2.29
C A3 A6 5.02
C A7 A2 4.84
C Y5 Y1 3.29
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD 2.09
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 2.52
C ALU_0/8bitADDSUB_0/INV_4/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y 5.92
C VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 3.70
C A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y 4.29
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/C5 2.70
C ALU_0/Comparator8_0/AND2_0/B VSS 15.91
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 VSS 2.76
C reg_zero1 reg_zero2 34.47
C EQUALv2_0/XOR2_2/Y VDD 4.23
C reg_five7 VSS 13.04
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 2.52
C REGISTER_FILEv2_0/REG0v2_0/a_enb VSS 61.87
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 VDD 6.36
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 VDD 7.77
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 VSS 3.23
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 2.52
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 VSS 3.25
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 VDD 11.61
C A2 B0 4.70
C ALU_0/8XOR2_0/XOR2_5/INV_1/Y VDD 2.59
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 2.52
C ALU_0/Comparator8_0/Comparator4_1/AND2_0/A ALU_0/Comparator8_0/Comparator4_1/AND2_3/B 5.75
C A2 B1 4.70
C REGISTER_FILEv2_0/REG8v2_4/A1 REGISTER_FILEv2_0/REG8v2_4/A0 9.71
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 VDD 11.92
C RorL B7 12.83
C reg_four6 VSS 6.74
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD 2.07
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 VDD 7.97
C reg_one0 reg_one1 34.38
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 VDD 6.49
C Y0 VSS 57.29
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 2.52
C Y5 Y4 284.40
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 VDD 2.70
C A4 A2 5.02
C ALU_0/BARREL_SHIFT_0/second4 VDD 5.72
C reg_six2 VSS 16.82
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A 2.41
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/C7 2.91
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 VSS 3.25
C Y6 Y5 281.68
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 VDD 7.20
C EQUALv2_0/XOR2_2/Y GND 4.19
R EQUALv2_0/XOR2_2/Y 127
= EQUALv2_0/XOR2_2/Y EQUALv2_0/NOR8_0/C
= EQUALv2_0/XOR2_2/Y EQUALv2_0/m1_226_12#
R EQUALv2_0/XOR2_2/a_2_68# 25
C EQUALv2_0/XOR2_2/INV_0/Y GND 3.32
R EQUALv2_0/XOR2_2/INV_0/Y 94
= EQUALv2_0/XOR2_2/INV_0/Y EQUALv2_0/XOR2_2/a_20_37#
C EQUALv2_0/XOR2_2/INV_1/Y GND 3.44
R EQUALv2_0/XOR2_2/INV_1/Y 94
= EQUALv2_0/XOR2_2/INV_1/Y EQUALv2_0/XOR2_2/a_27_45#
R EQUALv2_0/XOR2_0/Y 120
= EQUALv2_0/XOR2_0/Y EQUALv2_0/NOR8_0/A
= EQUALv2_0/XOR2_0/Y EQUALv2_0/m1_70_n8#
R EQUALv2_0/XOR2_0/a_2_68# 25
C EQUALv2_0/XOR2_0/INV_0/Y GND 3.32
R EQUALv2_0/XOR2_0/INV_0/Y 94
= EQUALv2_0/XOR2_0/INV_0/Y EQUALv2_0/XOR2_0/a_20_37#
C EQUALv2_0/XOR2_0/INV_1/Y GND 3.44
R EQUALv2_0/XOR2_0/INV_1/Y 94
= EQUALv2_0/XOR2_0/INV_1/Y EQUALv2_0/XOR2_0/a_27_45#
C EQUALv2_0/XOR2_1/Y GND 15.17
R EQUALv2_0/XOR2_1/Y 128
= EQUALv2_0/XOR2_1/Y EQUALv2_0/NOR8_0/B
= EQUALv2_0/XOR2_1/Y EQUALv2_0/m1_146_n16#
R EQUALv2_0/XOR2_1/a_2_68# 25
C EQUALv2_0/XOR2_1/INV_0/Y GND 3.32
R EQUALv2_0/XOR2_1/INV_0/Y 94
= EQUALv2_0/XOR2_1/INV_0/Y EQUALv2_0/XOR2_1/a_20_37#
C EQUALv2_0/XOR2_1/INV_1/Y GND 3.44
R EQUALv2_0/XOR2_1/INV_1/Y 94
= EQUALv2_0/XOR2_1/INV_1/Y EQUALv2_0/XOR2_1/a_27_45#
C Equal GND 80.42
R Equal 120
= Equal EQUALv2_0/EQUAL
= Equal EQUALv2_0/NOR8_0/Y
C EQUALv2_0/XOR2_7/Y GND 6.05
R EQUALv2_0/XOR2_7/Y 122
= EQUALv2_0/XOR2_7/Y EQUALv2_0/NOR8_0/H
= EQUALv2_0/XOR2_7/Y EQUALv2_0/m1_626_n64#
R EQUALv2_0/XOR2_7/a_2_68# 25
C EQUALv2_0/XOR2_7/INV_0/Y GND 3.32
R EQUALv2_0/XOR2_7/INV_0/Y 94
= EQUALv2_0/XOR2_7/INV_0/Y EQUALv2_0/XOR2_7/a_20_37#
C EQUALv2_0/XOR2_7/INV_1/Y GND 3.44
R EQUALv2_0/XOR2_7/INV_1/Y 94
= EQUALv2_0/XOR2_7/INV_1/Y EQUALv2_0/XOR2_7/a_27_45#
C EQUALv2_0/XOR2_6/Y GND 7.77
R EQUALv2_0/XOR2_6/Y 123
= EQUALv2_0/XOR2_6/Y EQUALv2_0/NOR8_0/G
= EQUALv2_0/XOR2_6/Y EQUALv2_0/m1_546_n56#
R EQUALv2_0/XOR2_6/a_2_68# 25
C EQUALv2_0/XOR2_6/INV_0/Y GND 3.32
R EQUALv2_0/XOR2_6/INV_0/Y 94
= EQUALv2_0/XOR2_6/INV_0/Y EQUALv2_0/XOR2_6/a_20_37#
C EQUALv2_0/XOR2_6/INV_1/Y GND 3.44
R EQUALv2_0/XOR2_6/INV_1/Y 94
= EQUALv2_0/XOR2_6/INV_1/Y EQUALv2_0/XOR2_6/a_27_45#
C EQUALv2_0/XOR2_5/Y GND 9.22
R EQUALv2_0/XOR2_5/Y 124
= EQUALv2_0/XOR2_5/Y EQUALv2_0/NOR8_0/F
= EQUALv2_0/XOR2_5/Y EQUALv2_0/m1_466_n48#
R EQUALv2_0/XOR2_5/a_2_68# 25
C EQUALv2_0/XOR2_5/INV_0/Y GND 3.32
R EQUALv2_0/XOR2_5/INV_0/Y 94
= EQUALv2_0/XOR2_5/INV_0/Y EQUALv2_0/XOR2_5/a_20_37#
C EQUALv2_0/XOR2_5/INV_1/Y GND 3.44
R EQUALv2_0/XOR2_5/INV_1/Y 94
= EQUALv2_0/XOR2_5/INV_1/Y EQUALv2_0/XOR2_5/a_27_45#
C EQUALv2_0/XOR2_4/Y GND 10.73
R EQUALv2_0/XOR2_4/Y 125
= EQUALv2_0/XOR2_4/Y EQUALv2_0/NOR8_0/E
= EQUALv2_0/XOR2_4/Y EQUALv2_0/m1_386_n40#
R EQUALv2_0/XOR2_4/a_2_68# 25
C EQUALv2_0/XOR2_4/INV_0/Y GND 3.32
R EQUALv2_0/XOR2_4/INV_0/Y 94
= EQUALv2_0/XOR2_4/INV_0/Y EQUALv2_0/XOR2_4/a_20_37#
C EQUALv2_0/XOR2_4/INV_1/Y GND 3.44
R EQUALv2_0/XOR2_4/INV_1/Y 94
= EQUALv2_0/XOR2_4/INV_1/Y EQUALv2_0/XOR2_4/a_27_45#
C EQUALv2_0/XOR2_3/Y GND 12.27
R EQUALv2_0/XOR2_3/Y 126
= EQUALv2_0/XOR2_3/Y EQUALv2_0/NOR8_0/D
= EQUALv2_0/XOR2_3/Y EQUALv2_0/m1_306_n32#
R EQUALv2_0/XOR2_3/a_2_68# 25
C EQUALv2_0/XOR2_3/INV_0/Y GND 3.32
R EQUALv2_0/XOR2_3/INV_0/Y 94
= EQUALv2_0/XOR2_3/INV_0/Y EQUALv2_0/XOR2_3/a_20_37#
C EQUALv2_0/XOR2_3/INV_1/Y GND 3.44
R EQUALv2_0/XOR2_3/INV_1/Y 94
= EQUALv2_0/XOR2_3/INV_1/Y EQUALv2_0/XOR2_3/a_27_45#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_6/b_enb GND 100.17
R REGISTER_FILEv2_0/REG8v2_6/b_enb 452
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/A6
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/Y
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/m1_n442_n2024#
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_6/b_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/A
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_6/a_enb GND 87.86
R REGISTER_FILEv2_0/REG8v2_6/a_enb 445
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/A6
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/Y
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/m1_n223_n2016#
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_6/a_enb REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 GND 42.88
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 261
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/D
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/Y7
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n10_n56#
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_6/C7 GND 113.88
R REGISTER_FILEv2_0/REG8v2_6/C7 299
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/8bitMUX2to1_0/Y7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_0/C7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/D7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/B7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_1/C7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/D7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/B7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_2/C7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/D7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/B7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_3/C7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/D7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/B7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_4/C7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/D7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/B7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_5/C7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/D7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/B7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/m1_n68_144#
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/D7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/B7
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REGISTER_FILEv2_0/REG8v2_6/C7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 GND 39.81
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 258
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/D
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/Y6
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n74_n48#
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_6/C6 GND 113.43
R REGISTER_FILEv2_0/REG8v2_6/C6 284
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_0/C6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/D6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/B6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/8bitMUX2to1_0/Y6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_1/C6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/D6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/B6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_2/C6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/D6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/B6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_3/C6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/D6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/B6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_4/C6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/D6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/B6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_5/C6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/D6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/B6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/m1_n132_152#
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/D6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/B6
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REGISTER_FILEv2_0/REG8v2_6/C6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 GND 36.80
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 256
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/D
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/Y5
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n138_n40#
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_6/C5 GND 110.36
R REGISTER_FILEv2_0/REG8v2_6/C5 307
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_0/C5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/D5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/B5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/8bitMUX2to1_0/Y5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_1/C5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/D5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/B5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_2/C5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/D5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/B5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_3/C5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/D5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/B5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_4/C5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/D5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/B5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_5/C5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/D5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/B5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/m1_n196_160#
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/D5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/B5
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REGISTER_FILEv2_0/REG8v2_6/C5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 GND 33.88
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 253
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/D
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/Y4
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n202_n32#
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_6/C4 GND 101.34
R REGISTER_FILEv2_0/REG8v2_6/C4 299
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_0/C4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/D4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/B4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/8bitMUX2to1_0/Y4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_1/C4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/D4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/B4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_2/C4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/D4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/B4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_3/C4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/D4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/B4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_4/C4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/D4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/B4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_5/C4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/D4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/B4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/m1_n260_168#
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/D4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/B4
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REGISTER_FILEv2_0/REG8v2_6/C4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 GND 30.85
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 251
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/D
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/Y3
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n266_n24#
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_6/C3 GND 91.33
R REGISTER_FILEv2_0/REG8v2_6/C3 290
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_0/C3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/D3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/B3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/8bitMUX2to1_0/Y3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_1/C3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/D3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/B3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_2/C3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/D3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/B3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_3/C3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/D3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/B3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_4/C3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/D3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/B3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_5/C3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/D3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/B3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/m1_n324_176#
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/D3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/B3
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REGISTER_FILEv2_0/REG8v2_6/C3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 GND 27.82
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 249
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/D
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/Y2
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n330_n16#
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_6/C2 GND 82.24
R REGISTER_FILEv2_0/REG8v2_6/C2 282
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_0/C2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/D2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/B2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/8bitMUX2to1_0/Y2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_1/C2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/D2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/B2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_2/C2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/D2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/B2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_3/C2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/D2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/B2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_4/C2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/D2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/B2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_5/C2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/D2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/B2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/m1_n388_184#
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/D2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/B2
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REGISTER_FILEv2_0/REG8v2_6/C2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_6/reg_en GND 62.08
R REGISTER_FILEv2_0/REG8v2_6/reg_en 1398
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A6
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/Y
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/m1_n102_n1800#
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_6/reg_en REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 GND 13.13
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 244
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/D
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/Y0
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n458_0#
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_6/C0 GND 64.46
R REGISTER_FILEv2_0/REG8v2_6/C0 266
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_0/C0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/D0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/B0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/8bitMUX2to1_0/Y0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_1/C0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/D0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/B0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_2/C0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/D0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/B0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_3/C0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/D0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/B0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_4/C0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/D0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/B0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_5/C0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/D0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/B0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/m1_n516_200#
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/D0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/B0
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REGISTER_FILEv2_0/REG8v2_6/C0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 GND 20.22
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 243
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/D
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/Y1
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n394_n8#
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_6/C1 GND 73.15
R REGISTER_FILEv2_0/REG8v2_6/C1 274
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_0/C1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/D1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/B1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/8bitMUX2to1_0/Y1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_1/C1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/D1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/B1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_2/C1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/D1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/B1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_3/C1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/D1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/B1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_4/C1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/D1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/B1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_5/C1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/D1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/B1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/m1_n452_192#
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/D1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/B1
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REGISTER_FILEv2_0/REG8v2_6/C1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 GND 4.51
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 96
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Qbar
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 205
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 206
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_six7 GND 61.97
R reg_six7 382
= reg_six7 REGISTER_FILEv2_0/reg_six7
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/Q7
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/A7
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/A
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/A7
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/A
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/Q7
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/A7
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Q7
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Q
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_six7 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar 107
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 GND 4.51
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 96
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Qbar
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 205
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 206
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_47_n24#
C VSS GND 6193.40
R VSS 24938
= VSS m1_3709_2524#
= VSS ALU_0/VSS
= VSS ALU_0/m1_100_516#
= VSS ALU_0/OR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/VSS
= VSS ALU_0/8bitADDSUB_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/m1_128_37#
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/INV_7/VSS
= VSS ALU_0/8bitADDSUB_0/INV_4/VSS
= VSS ALU_0/8bitADDSUB_0/INV_3/VSS
= VSS ALU_0/8bitADDSUB_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/m1_128_37#
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/m1_128_37#
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/INV_2/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/m1_128_37#
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/m1_128_37#
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/BUFFER_0/VSS
= VSS ALU_0/8bitADDSUB_0/BUFFER8_0/VSS
= VSS ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/m1_2135_37#
= VSS ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/BUFFER_0/m1_16_0#
= VSS ALU_0/8bitADDSUB_0/INV_6/VSS
= VSS ALU_0/8bitADDSUB_0/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/m1_128_37#
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/INV_5/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/m1_128_37#
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/m1_128_37#
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/VSS
= VSS ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/VSS
= VSS ALU_0/XNOR2_0/VSS
= VSS ALU_0/8bitAND2_0/VSS
= VSS ALU_0/8bitAND2_0/8AND2_0/VSS
= VSS ALU_0/8bitAND2_0/BUFFER8_0/VSS
= VSS ALU_0/8bitAND2_0/BUFFER8_0/INV_0/VSS
= VSS ALU_0/8bitAND2_0/m1_336_0#
= VSS ALU_0/8bitAND2_0/8AND2_0/AND2_0/VSS
= VSS ALU_0/8bitAND2_0/8AND2_0/AND2_7/VSS
= VSS ALU_0/8bitAND2_0/8AND2_0/AND2_1/VSS
= VSS ALU_0/8bitAND2_0/8AND2_0/AND2_2/VSS
= VSS ALU_0/8bitAND2_0/8AND2_0/AND2_3/VSS
= VSS ALU_0/8bitAND2_0/8AND2_0/AND2_4/VSS
= VSS ALU_0/8bitAND2_0/8AND2_0/AND2_5/VSS
= VSS ALU_0/8bitAND2_0/8AND2_0/AND2_6/VSS
= VSS ALU_0/m1_n132_1433#
= VSS ALU_0/XNOR2_0/INV_0/VSS
= VSS ALU_0/XNOR2_0/XOR2_0/VSS
= VSS ALU_0/XNOR2_0/XOR2_0/INV_0/VSS
= VSS ALU_0/XNOR2_0/XOR2_0/INV_1/VSS
= VSS ALU_0/Decoder_2x4_0/VSS
= VSS ALU_0/Decoder_2x4_0/INV_0/VSS
= VSS ALU_0/Decoder_2x4_0/INV_1/VSS
= VSS ALU_0/Decoder_2x4_0/INV_2/VSS
= VSS ALU_0/Decoder_2x4_0/NAND3_3/VSS
= VSS ALU_0/Decoder_2x4_0/NAND3_0/VSS
= VSS ALU_0/Decoder_2x4_0/NAND3_1/VSS
= VSS ALU_0/Decoder_2x4_0/NAND3_2/VSS
= VSS ALU_0/8bitOR2_0/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/VSS
= VSS ALU_0/8bitOR2_0/BUFFER8_0/VSS
= VSS ALU_0/8bitOR2_0/m1_352_4#
= VSS ALU_0/8bitOR2_0/BUFFER8_0/INV_0/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_7/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_0/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_6/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_1/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/m1_44_0#
= VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_2/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/m1_88_0#
= VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_3/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/m1_132_0#
= VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_4/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/m1_176_0#
= VSS ALU_0/8bitOR2_0/OR2x8_0/OR2_5/VSS
= VSS ALU_0/8bitOR2_0/OR2x8_0/m1_220_0#
= VSS ALU_0/8bitOR2_0/OR2x8_0/m1_308_0#
= VSS ALU_0/8bitOR2_0/OR2x8_0/m1_264_0#
= VSS ALU_0/8XOR2_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_7/VSS
= VSS ALU_0/8XOR2_0/XOR2_7/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_7/INV_1/VSS
= VSS ALU_0/8XOR2_0/XOR2_6/VSS
= VSS ALU_0/8XOR2_0/XOR2_6/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_6/INV_1/VSS
= VSS ALU_0/8XOR2_0/BUFFER8_0/VSS
= VSS ALU_0/8XOR2_0/m1_708_4#
= VSS ALU_0/8XOR2_0/BUFFER8_0/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_5/VSS
= VSS ALU_0/8XOR2_0/XOR2_5/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_5/INV_1/VSS
= VSS ALU_0/8XOR2_0/XOR2_4/VSS
= VSS ALU_0/8XOR2_0/XOR2_4/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_4/INV_1/VSS
= VSS ALU_0/8XOR2_0/XOR2_3/VSS
= VSS ALU_0/8XOR2_0/XOR2_3/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_3/INV_1/VSS
= VSS ALU_0/8XOR2_0/XOR2_2/VSS
= VSS ALU_0/8XOR2_0/XOR2_2/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_2/INV_1/VSS
= VSS ALU_0/8XOR2_0/XOR2_1/VSS
= VSS ALU_0/8XOR2_0/XOR2_1/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_1/INV_1/VSS
= VSS ALU_0/8XOR2_0/XOR2_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_0/INV_0/VSS
= VSS ALU_0/8XOR2_0/XOR2_0/INV_1/VSS
= VSS ALU_0/8bitNOR2_0/VSS
= VSS ALU_0/8bitNOR2_0/BUFFER8_0/VSS
= VSS ALU_0/8bitNOR2_0/m1_224_8#
= VSS ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_0/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_1/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_7/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_2/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/m1_28_0#
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_3/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/m1_56_0#
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_4/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/m1_84_0#
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_5/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/m1_112_0#
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_6/VSS
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/m1_140_0#
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/m1_196_0#
= VSS ALU_0/8bitNOR2_0/NOR2x8_0/m1_168_0#
= VSS ALU_0/NAND3_1/VSS
= VSS ALU_0/m1_n132_516#
= VSS ALU_0/INV_0/VSS
= VSS ALU_0/NAND3_0/VSS
= VSS ALU_0/m1_n128_224#
= VSS ALU_0/m1_n137_224#
= VSS ALU_0/Comparator8_0/VSS
= VSS ALU_0/Comparator8_0/BUFFER8_0/A7
= VSS ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_7/A
= VSS ALU_0/Comparator8_0/BUFFER8_0/A6
= VSS ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_6/A
= VSS ALU_0/Comparator8_0/BUFFER8_0/A5
= VSS ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_5/A
= VSS ALU_0/Comparator8_0/BUFFER8_0/A4
= VSS ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_4/A
= VSS ALU_0/Comparator8_0/BUFFER8_0/A3
= VSS ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_3/A
= VSS ALU_0/Comparator8_0/INV_1/VSS
= VSS ALU_0/Comparator8_0/INV_0/VSS
= VSS ALU_0/Comparator8_0/AND2_0/VSS
= VSS ALU_0/Comparator8_0/AOI21_0/VSS
= VSS ALU_0/Comparator8_0/AOI21_1/VSS
= VSS ALU_0/Comparator8_0/m1_2187_176#
= VSS ALU_0/Comparator8_0/BUFFER8_0/VSS
= VSS ALU_0/Comparator8_0/BUFFER8_0/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/NOR4_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_8/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_7/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_6/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_5/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_4/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_3/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_2/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/NOR2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/NOR2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/NOR2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/NOR2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/NOR4_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_8/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_7/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_6/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_5/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_4/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_3/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_2/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/NOR2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/NOR2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/NOR2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/INV_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/INV_1/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/NOR2_0/VSS
= VSS ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/C0
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/C
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/B
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/A
= VSS ALU_0/BARREL_SHIFT_0/m1_2404_36#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/C0
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/C
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/B
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/A
= VSS ALU_0/BARREL_SHIFT_0/AND2_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/AND2_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/m1_124_36#
= VSS ALU_0/BARREL_SHIFT_0/AND2_3/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/C1
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/C
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/B
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/A
= VSS ALU_0/BARREL_SHIFT_0/m1_1402_36#
= VSS ALU_0/BARREL_SHIFT_0/AND2_2/VSS
= VSS ALU_0/BARREL_SHIFT_0/BUFFER8_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/VSS
= VSS ALU_0/BARREL_SHIFT_0/m1_3400_36#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_107_16#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/C0
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/C
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/B
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/A
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/m1_1264_36#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_107_16#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/C3
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/C1
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/C
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/B
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/A
= VSS ALU_0/BARREL_SHIFT_0/m1_262_36#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/C2
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/C
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/B
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/A
= VSS ALU_0/BARREL_SHIFT_0/m1_400_36#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/C
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/B
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/A
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/m1_538_36#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_107_16#
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/VSS
= VSS ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/VSS
= VSS ALU_0/Comparator8_0/AND2_0/A
= VSS ALU_0/Comparator8_0/Comparator4_0/Equal
= VSS ALU_0/Comparator8_0/m1_898_n40#
= VSS ALU_0/Comparator8_0/Comparator4_0/AND2_8/Y
= VSS EQUALv2_0/VSS
= VSS EQUALv2_0/NOR8_0/VSS
= VSS EQUALv2_0/XOR2_7/VSS
= VSS EQUALv2_0/XOR2_7/INV_0/VSS
= VSS EQUALv2_0/XOR2_7/INV_1/VSS
= VSS EQUALv2_0/XOR2_6/VSS
= VSS EQUALv2_0/XOR2_6/INV_0/VSS
= VSS EQUALv2_0/XOR2_6/INV_1/VSS
= VSS EQUALv2_0/XOR2_5/VSS
= VSS EQUALv2_0/XOR2_5/INV_0/VSS
= VSS EQUALv2_0/XOR2_5/INV_1/VSS
= VSS EQUALv2_0/XOR2_4/VSS
= VSS EQUALv2_0/XOR2_4/INV_0/VSS
= VSS EQUALv2_0/XOR2_4/INV_1/VSS
= VSS EQUALv2_0/XOR2_3/VSS
= VSS EQUALv2_0/XOR2_3/INV_0/VSS
= VSS EQUALv2_0/XOR2_3/INV_1/VSS
= VSS EQUALv2_0/XOR2_2/VSS
= VSS EQUALv2_0/XOR2_2/INV_0/VSS
= VSS EQUALv2_0/XOR2_2/INV_1/VSS
= VSS EQUALv2_0/XOR2_1/VSS
= VSS EQUALv2_0/XOR2_1/INV_0/VSS
= VSS EQUALv2_0/XOR2_1/INV_1/VSS
= VSS EQUALv2_0/m1_722_0#
= VSS EQUALv2_0/XOR2_0/VSS
= VSS EQUALv2_0/XOR2_0/INV_0/VSS
= VSS EQUALv2_0/XOR2_0/INV_1/VSS
= VSS m1_3709_824#
= VSS REGISTER_FILEv2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_0/m1_2038_168#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n4_48#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_180_32#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_369_32#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_559_32#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_750_32#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_938_32#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_1317_32#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_1127_32#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/m1_n62_248#
= VSS REGISTER_FILEv2_0/REG8v2_1/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/VSS
= VSS REGISTER_FILEv2_0/m1_n82_n92#
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/VSS
= VSS REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_1/m1_2038_168#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n4_48#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_180_32#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_369_32#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_559_32#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_750_32#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_938_32#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_1317_32#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_1127_32#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/EN
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/A
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/EN
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/A
= VSS REGISTER_FILEv2_0/REG8v2_2/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/VSS
= VSS REGISTER_FILEv2_0/m1_n396_n575#
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/VSS
= VSS REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_2/m1_2038_168#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n4_48#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_180_32#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_369_32#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_559_32#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_750_32#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_938_32#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_1317_32#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_1127_32#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REGISTER_FILEv2_0/m1_n785_n579#
= VSS REGISTER_FILEv2_0/REG8v2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_3/m1_2038_168#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n4_48#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_180_32#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_369_32#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_559_32#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_750_32#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_938_32#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_1317_32#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_1127_32#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_4/m1_2038_168#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n4_48#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_180_32#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_369_32#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_559_32#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_750_32#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_938_32#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_1317_32#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_1127_32#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_5/m1_2038_168#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n4_48#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_180_32#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_369_32#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_559_32#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_750_32#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_938_32#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_1317_32#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_1127_32#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REGISTER_FILEv2_0/REG0v2_0/VSS
= VSS REGISTER_FILEv2_0/m1_86_n2124#
= VSS REGISTER_FILEv2_0/m1_732_n2212#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/A0
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/A7
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/A2
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/A1
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_523_16#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_574_16#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/A6
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/A5
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_727_16#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_778_16#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/A4
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/A3
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_625_16#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_676_16#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_829_16#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_472_20#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/A0
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_25_24#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_76_24#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_427_n76#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/A1
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/A7
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/A3
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/A2
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_127_24#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_178_24#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/A5
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/A4
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_229_24#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_280_24#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/A6
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_331_24#
= VSS REGISTER_FILEv2_0/REG0v2_0/m1_382_24#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/A
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REGISTER_FILEv2_0/REG8v2_6/m1_2038_168#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n4_48#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_180_32#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_369_32#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_559_32#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_750_32#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_938_32#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_1317_32#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_1127_32#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_122_0#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_six6 GND 60.89
R reg_six6 384
= reg_six6 REGISTER_FILEv2_0/reg_six6
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/Q6
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/A6
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/A
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/A6
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/A
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/Q6
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/A6
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Q6
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Q
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_six6 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar 107
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 GND 4.51
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 96
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Qbar
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 205
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 206
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_six5 GND 60.78
R reg_six5 383
= reg_six5 REGISTER_FILEv2_0/reg_six5
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/Q5
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/A5
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/A
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/A5
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/A
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/Q5
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/A5
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Q5
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Q
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_six5 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar 107
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 GND 4.51
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 96
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Qbar
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 205
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 206
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_47_n24#
C VDD GND 13450.22
R VDD 1481978
= VDD m1_3700_2608#
= VDD w_3501_2608#
= VDD w_3449_2608#
= VDD w_3398_2608#
= VDD w_3347_2608#
= VDD m1_2268_2608#
= VDD w_5715_2551#
= VDD w_5688_2551#
= VDD w_5649_2551#
= VDD w_5625_2551#
= VDD w_5576_2551#
= VDD w_4575_2551#
= VDD w_4547_2551#
= VDD w_4457_2555#
= VDD w_4569_2284#
= VDD w_4541_2284#
= VDD w_4491_2284#
= VDD w_4450_2284#
= VDD w_4409_2284#
= VDD w_3450_2268#
= VDD w_3398_2268#
= VDD w_3348_2268#
= VDD w_4515_2057#
= VDD w_4456_2057#
= VDD w_3501_1928#
= VDD w_3450_1928#
= VDD w_3399_1928#
= VDD w_3349_1928#
= VDD w_4536_1827#
= VDD w_4511_1827#
= VDD w_4464_1827#
= VDD w_4439_1827#
= VDD w_4396_1827#
= VDD w_4447_1595#
= VDD w_4419_1595#
= VDD w_4394_1595#
= VDD w_3502_1588#
= VDD w_3451_1588#
= VDD w_3399_1588#
= VDD w_3348_1588#
= VDD w_5780_1367#
= VDD w_5709_1367#
= VDD w_5641_1367#
= VDD w_4639_1367#
= VDD w_4570_1367#
= VDD w_4501_1367#
= VDD w_4432_1367#
= VDD w_3500_1248#
= VDD w_3451_1248#
= VDD w_3399_1248#
= VDD w_3347_1248#
= VDD w_5818_1075#
= VDD w_5786_1075#
= VDD w_5681_1075#
= VDD w_5649_1075#
= VDD w_4631_1075#
= VDD w_4592_1075#
= VDD w_4663_1075#
= VDD w_4567_1075#
= VDD w_4533_1075#
= VDD w_4496_1075#
= VDD w_4457_1075#
= VDD w_4431_1075#
= VDD w_3502_908#
= VDD w_3450_908#
= VDD w_3400_908#
= VDD w_3348_908#
= VDD w_4535_652#
= VDD ALU_0/VDD
= VDD EQUALv2_0/VDD
= VDD m1_4079_652#
= VDD EQUALv2_0/NOR8_0/VDD
= VDD EQUALv2_0/XOR2_7/VDD
= VDD EQUALv2_0/XOR2_7/INV_0/VDD
= VDD EQUALv2_0/XOR2_7/INV_1/VDD
= VDD EQUALv2_0/XOR2_6/VDD
= VDD EQUALv2_0/XOR2_6/INV_0/VDD
= VDD EQUALv2_0/XOR2_6/INV_1/VDD
= VDD EQUALv2_0/XOR2_5/VDD
= VDD EQUALv2_0/XOR2_5/INV_0/VDD
= VDD EQUALv2_0/XOR2_5/INV_1/VDD
= VDD EQUALv2_0/XOR2_4/VDD
= VDD EQUALv2_0/XOR2_4/INV_0/VDD
= VDD EQUALv2_0/XOR2_4/INV_1/VDD
= VDD EQUALv2_0/XOR2_3/VDD
= VDD EQUALv2_0/XOR2_3/INV_0/VDD
= VDD EQUALv2_0/XOR2_3/INV_1/VDD
= VDD EQUALv2_0/XOR2_2/VDD
= VDD EQUALv2_0/XOR2_2/INV_0/VDD
= VDD EQUALv2_0/XOR2_2/INV_1/VDD
= VDD EQUALv2_0/XOR2_1/VDD
= VDD EQUALv2_0/XOR2_1/INV_0/VDD
= VDD EQUALv2_0/XOR2_1/INV_1/VDD
= VDD EQUALv2_0/w_2_84#
= VDD EQUALv2_0/XOR2_0/VDD
= VDD EQUALv2_0/XOR2_0/INV_0/VDD
= VDD EQUALv2_0/XOR2_0/INV_1/VDD
= VDD ALU_0/w_100_600#
= VDD ALU_0/m1_100_600#
= VDD ALU_0/OR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/VDD
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/VDD
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/w_43_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_2/w_1_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/w_68_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_3/w_1_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/w_93_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/w_193_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_4/w_1_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/w_118_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_5/w_1_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/w_143_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_6/w_1_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/w_168_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_7/w_1_65#
= VDD ALU_0/8bitADDSUB_0/w_2135_121#
= VDD ALU_0/8bitADDSUB_0/m1_2135_121#
= VDD ALU_0/8bitADDSUB_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/w_n1_92#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/w_131_103#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_0/m1_128_121#
= VDD ALU_0/8bitADDSUB_0/INV_7/VDD
= VDD ALU_0/8bitADDSUB_0/BUFFER_0/VDD
= VDD ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/BUFFER_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/8bitADDSUB_0/BUFFER_0/m1_16_84#
= VDD ALU_0/8bitADDSUB_0/INV_6/VDD
= VDD ALU_0/8bitADDSUB_0/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/w_n1_92#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/w_131_103#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_7/m1_128_121#
= VDD ALU_0/8bitADDSUB_0/INV_5/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/w_n1_92#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/w_131_103#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_6/m1_128_121#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/w_n1_92#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/w_131_103#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_5/m1_128_121#
= VDD ALU_0/8bitADDSUB_0/INV_4/VDD
= VDD ALU_0/8bitADDSUB_0/INV_3/VDD
= VDD ALU_0/8bitADDSUB_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/w_n1_92#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/w_131_103#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_1/m1_128_121#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/w_n1_92#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/w_131_103#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_4/m1_128_121#
= VDD ALU_0/8bitADDSUB_0/INV_2/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/w_n1_92#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/w_131_103#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_3/m1_128_121#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/w_n1_92#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/INV_0/VDD
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/w_131_103#
= VDD ALU_0/8bitADDSUB_0/1bitAddSub_2/m1_128_121#
= VDD ALU_0/w_n44_1784#
= VDD ALU_0/w_n407_1517#
= VDD ALU_0/XNOR2_0/VDD
= VDD ALU_0/XNOR2_0/INV_0/VDD
= VDD ALU_0/XNOR2_0/w_10_84#
= VDD ALU_0/XNOR2_0/XOR2_0/VDD
= VDD ALU_0/XNOR2_0/XOR2_0/INV_0/VDD
= VDD ALU_0/XNOR2_0/XOR2_0/INV_1/VDD
= VDD ALU_0/8bitAND2_0/VDD
= VDD ALU_0/Decoder_2x4_0/VDD
= VDD ALU_0/m1_n132_1517#
= VDD ALU_0/Decoder_2x4_0/INV_0/VDD
= VDD ALU_0/Decoder_2x4_0/INV_1/VDD
= VDD ALU_0/Decoder_2x4_0/INV_2/VDD
= VDD ALU_0/Decoder_2x4_0/NAND3_0/VDD
= VDD ALU_0/Decoder_2x4_0/NAND3_1/VDD
= VDD ALU_0/Decoder_2x4_0/NAND3_3/VDD
= VDD ALU_0/Decoder_2x4_0/NAND3_2/VDD
= VDD ALU_0/8bitAND2_0/w_336_84#
= VDD ALU_0/8bitAND2_0/m1_336_84#
= VDD ALU_0/8bitAND2_0/8AND2_0/VDD
= VDD ALU_0/8bitAND2_0/8AND2_0/AND2_0/VDD
= VDD ALU_0/8bitAND2_0/8AND2_0/AND2_1/VDD
= VDD ALU_0/8bitAND2_0/8AND2_0/AND2_2/VDD
= VDD ALU_0/8bitAND2_0/8AND2_0/AND2_7/VDD
= VDD ALU_0/8bitAND2_0/8AND2_0/AND2_3/VDD
= VDD ALU_0/8bitAND2_0/8AND2_0/AND2_4/VDD
= VDD ALU_0/8bitAND2_0/8AND2_0/AND2_5/VDD
= VDD ALU_0/8bitAND2_0/8AND2_0/AND2_6/VDD
= VDD ALU_0/8bitAND2_0/BUFFER8_0/VDD
= VDD ALU_0/8bitAND2_0/BUFFER8_0/INV_0/VDD
= VDD ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/w_43_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_2/w_1_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/w_68_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_3/w_1_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/w_93_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/w_193_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_4/w_1_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/w_118_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_5/w_1_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/w_143_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_6/w_1_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/w_168_65#
= VDD ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_7/w_1_65#
= VDD ALU_0/8bitOR2_0/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_0/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_1/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_2/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/m1_88_84#
= VDD ALU_0/8bitOR2_0/OR2x8_0/m1_44_84#
= VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_7/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_3/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_4/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/m1_176_84#
= VDD ALU_0/8bitOR2_0/OR2x8_0/m1_132_84#
= VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_5/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/OR2_6/VDD
= VDD ALU_0/8bitOR2_0/OR2x8_0/m1_308_84#
= VDD ALU_0/8bitOR2_0/OR2x8_0/m1_264_84#
= VDD ALU_0/8bitOR2_0/OR2x8_0/m1_220_84#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/VDD
= VDD ALU_0/8bitOR2_0/m1_352_88#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/INV_0/VDD
= VDD ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/w_43_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_2/w_1_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/w_68_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_3/w_1_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/w_93_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/w_193_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_4/w_1_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/w_118_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_5/w_1_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/w_143_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_6/w_1_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/w_168_65#
= VDD ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_7/w_1_65#
= VDD ALU_0/8XOR2_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_7/VDD
= VDD ALU_0/8XOR2_0/XOR2_7/INV_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_7/INV_1/VDD
= VDD ALU_0/8XOR2_0/XOR2_6/VDD
= VDD ALU_0/8XOR2_0/XOR2_6/INV_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_6/INV_1/VDD
= VDD ALU_0/8XOR2_0/XOR2_5/VDD
= VDD ALU_0/8XOR2_0/XOR2_5/INV_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_5/INV_1/VDD
= VDD ALU_0/8XOR2_0/XOR2_4/VDD
= VDD ALU_0/8XOR2_0/XOR2_4/INV_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_4/INV_1/VDD
= VDD ALU_0/8XOR2_0/XOR2_3/VDD
= VDD ALU_0/8XOR2_0/XOR2_3/INV_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_3/INV_1/VDD
= VDD ALU_0/8XOR2_0/XOR2_2/VDD
= VDD ALU_0/8XOR2_0/XOR2_2/INV_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_2/INV_1/VDD
= VDD ALU_0/8XOR2_0/XOR2_1/VDD
= VDD ALU_0/8XOR2_0/XOR2_1/INV_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_1/INV_1/VDD
= VDD ALU_0/8XOR2_0/XOR2_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_0/INV_0/VDD
= VDD ALU_0/8XOR2_0/XOR2_0/INV_1/VDD
= VDD ALU_0/8XOR2_0/BUFFER8_0/VDD
= VDD ALU_0/8XOR2_0/w_708_88#
= VDD ALU_0/8XOR2_0/m1_708_88#
= VDD ALU_0/8XOR2_0/BUFFER8_0/INV_0/VDD
= VDD ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/w_43_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_2/w_1_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/w_68_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_3/w_1_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/w_93_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/w_193_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_4/w_1_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/w_118_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_5/w_1_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/w_143_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_6/w_1_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/w_168_65#
= VDD ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_7/w_1_65#
= VDD ALU_0/8bitNOR2_0/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_0/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_1/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_2/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_3/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_4/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/m1_84_84#
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/m1_56_84#
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/m1_28_84#
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_7/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_5/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_6/VDD
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/m1_196_84#
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/m1_168_84#
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/m1_140_84#
= VDD ALU_0/8bitNOR2_0/NOR2x8_0/m1_112_84#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/VDD
= VDD ALU_0/8bitNOR2_0/m1_224_92#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/VDD
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/w_43_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_2/w_1_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/w_68_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_3/w_1_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/w_93_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/w_193_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_4/w_1_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/w_118_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_5/w_1_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/w_143_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_6/w_1_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/w_168_65#
= VDD ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_7/w_1_65#
= VDD ALU_0/NAND3_1/VDD
= VDD ALU_0/m1_n132_600#
= VDD ALU_0/w_n132_600#
= VDD ALU_0/INV_0/VDD
= VDD ALU_0/w_n182_600#
= VDD ALU_0/NAND3_0/VDD
= VDD ALU_0/m1_n128_308#
= VDD ALU_0/Comparator8_0/VDD
= VDD ALU_0/Comparator8_0/INV_1/VDD
= VDD ALU_0/Comparator8_0/INV_0/VDD
= VDD ALU_0/Comparator8_0/AND2_0/VDD
= VDD ALU_0/Comparator8_0/AOI21_0/VDD
= VDD ALU_0/Comparator8_0/AOI21_1/VDD
= VDD ALU_0/Comparator8_0/w_2187_260#
= VDD ALU_0/Comparator8_0/m1_2187_260#
= VDD ALU_0/Comparator8_0/BUFFER8_0/VDD
= VDD ALU_0/Comparator8_0/BUFFER8_0/INV_0/VDD
= VDD ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/w_43_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_2/w_1_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/w_68_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_3/w_1_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/w_93_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/w_193_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_4/w_1_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/w_118_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_5/w_1_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/w_143_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_6/w_1_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/w_168_65#
= VDD ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_7/w_1_65#
= VDD ALU_0/Comparator8_0/w_0_260#
= VDD ALU_0/Comparator8_0/Comparator4_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/NOR4_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_8/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_7/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_6/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_5/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_4/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_3/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_2/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/w_0_124#
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/NOR2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/NOR2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/NOR2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/NOR2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/NOR4_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_8/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_7/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_6/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_5/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_4/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_3/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_2/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/w_0_124#
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/NOR2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/NOR2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/NOR2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/INV_0/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/INV_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/VDD
= VDD ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/NOR2_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/AND2_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/AND2_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/AND2_3/VDD
= VDD ALU_0/BARREL_SHIFT_0/AND2_2/VDD
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/w_43_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_2/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/w_68_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_3/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/w_93_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/w_193_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_4/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/w_118_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_5/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/w_143_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_6/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/w_168_65#
= VDD ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_7/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/w_42_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/VDD
= VDD ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/w_42_65#
= VDD w_3501_568#
= VDD w_3449_568#
= VDD w_3399_568#
= VDD w_3347_572#
= VDD w_1252_236#
= VDD REGISTER_FILEv2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/w_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_0/m1_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/w_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/w_n519_132#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_1127_116#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_1317_116#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/w_184_98#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_180_116#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/w_372_98#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_369_116#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/w_563_98#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_559_116#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/w_942_98#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_938_116#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/w_752_98#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_750_116#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REGISTER_FILEv2_0/m1_n63_332#
= VDD REGISTER_FILEv2_0/REG8v2_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/VDD
= VDD REGISTER_FILEv2_0/m1_n82_n8#
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/w_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_1/m1_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/w_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/w_n519_132#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_1127_116#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_1317_116#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/w_184_98#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_180_116#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/w_372_98#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_369_116#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/w_563_98#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_559_116#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/w_942_98#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_938_116#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/w_752_98#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_750_116#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/m1_n176_n243#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/w_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_2/m1_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/w_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/w_n519_132#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_1127_116#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_1317_116#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/w_184_98#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_180_116#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/w_372_98#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_369_116#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/w_563_98#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_559_116#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/w_942_98#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_938_116#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/w_752_98#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_750_116#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/VDD
= VDD REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/w_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_3/m1_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/w_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/w_n519_132#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_1127_116#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_1317_116#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/w_184_98#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_180_116#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/w_372_98#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_369_116#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/w_563_98#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_559_116#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/w_942_98#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_938_116#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/w_752_98#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_750_116#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/w_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_4/m1_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/w_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/w_n519_132#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_1127_116#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_1317_116#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/w_184_98#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_180_116#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/w_372_98#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_369_116#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/w_563_98#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_559_116#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/w_942_98#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_938_116#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/w_752_98#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_750_116#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/w_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_5/m1_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/w_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/w_n519_132#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_1127_116#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_1317_116#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/w_184_98#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_180_116#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/w_372_98#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_369_116#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/w_563_98#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_559_116#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/w_942_98#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_938_116#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/w_752_98#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_750_116#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/w_3_96#
= VDD REGISTER_FILEv2_0/REG0v2_0/m1_438_96#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/w_438_96#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/w_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_6/m1_2039_252#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/w_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/w_n519_132#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/m1_n4_132#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_1127_116#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_1317_116#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/w_184_98#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_180_116#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/w_372_98#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_369_116#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/w_563_98#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_559_116#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/w_942_98#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_938_116#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/w_752_98#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_750_116#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_122_84#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_six4 GND 60.66
R reg_six4 383
= reg_six4 REGISTER_FILEv2_0/reg_six4
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/Q4
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/A4
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/A
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/A4
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/A
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/Q4
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/A4
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Q4
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Q
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_six4 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar 107
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 GND 4.51
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 96
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Qbar
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 205
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 206
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_six3 GND 39.11
R reg_six3 382
= reg_six3 REGISTER_FILEv2_0/reg_six3
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/Q3
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/A3
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/A
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/A3
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/A
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/Q3
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/A3
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Q3
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Q
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_six3 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar 107
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 GND 4.51
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 96
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Qbar
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 205
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 206
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_six2 GND 38.83
R reg_six2 382
= reg_six2 REGISTER_FILEv2_0/reg_six2
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/Q2
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/A2
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/A
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/A2
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/A
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/Q2
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/A2
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Q2
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Q
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_six2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar 107
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 GND 4.51
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 96
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Qbar
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 205
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 206
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_six1 GND 59.74
R reg_six1 381
= reg_six1 REGISTER_FILEv2_0/reg_six1
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/Q1
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/A1
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/A
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/A1
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/A
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/Q1
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/A1
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Q1
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Q
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_six1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar 107
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 GND 4.51
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 96
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Qbar
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 205
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 206
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_six0 GND 60.35
R reg_six0 381
= reg_six0 REGISTER_FILEv2_0/reg_six0
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/Q0
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/A0
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/A
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/A0
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/A
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/Q0
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/A0
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/Q0
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Q
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_six0 REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
C clk GND 902.74
R clk 22050
= clk REGISTER_FILEv2_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/clk
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_1302_n8#
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_1112_n8#
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_923_n8#
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_735_n8#
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_544_n8#
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/m1_354_n8#
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/clk
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_1302_n8#
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_1112_n8#
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_923_n8#
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_735_n8#
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_544_n8#
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/m1_354_n8#
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/clk
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_1302_n8#
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_1112_n8#
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_923_n8#
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_735_n8#
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_544_n8#
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/m1_354_n8#
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/clk
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_1302_n8#
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_1112_n8#
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_923_n8#
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_735_n8#
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_544_n8#
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/m1_354_n8#
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/clk
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_1302_n8#
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_1112_n8#
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_923_n8#
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_735_n8#
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_544_n8#
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/m1_354_n8#
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/clk
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_1302_n8#
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_1112_n8#
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_923_n8#
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_735_n8#
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_544_n8#
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/m1_354_n8#
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= clk REGISTER_FILEv2_0/m1_15_n1816#
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/clk
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_1302_n8#
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_1112_n8#
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_923_n8#
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_735_n8#
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_544_n8#
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/m1_354_n8#
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/CLK
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= clk REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/B
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar 107
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_5/b_enb GND 96.60
R REGISTER_FILEv2_0/REG8v2_5/b_enb 444
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/A5
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/Y
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/m1_n483_n1684#
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_5/b_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/INV_0/A
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_5/a_enb GND 84.26
R REGISTER_FILEv2_0/REG8v2_5/a_enb 437
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/A5
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/Y
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/m1_n264_n1676#
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_5/a_enb REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 GND 42.88
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 261
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/D
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/Y7
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n10_n56#
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 GND 39.81
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 258
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/D
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/Y6
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n74_n48#
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 GND 36.80
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 256
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/D
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/Y5
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n138_n40#
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 GND 33.88
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 253
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/D
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/Y4
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n202_n32#
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 GND 30.85
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 251
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/D
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/Y3
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n266_n24#
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 GND 27.82
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 249
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/D
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/Y2
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n330_n16#
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_5/reg_en GND 60.12
R REGISTER_FILEv2_0/REG8v2_5/reg_en 1392
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A5
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/Y
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/m1_n118_n1460#
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_5/reg_en REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 GND 13.13
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 244
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/D
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/Y0
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n458_0#
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 GND 20.22
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 243
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/D
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/Y1
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/m1_n394_n8#
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 GND 4.51
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 96
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Qbar
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 205
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 206
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_five7 GND 61.97
R reg_five7 382
= reg_five7 REGISTER_FILEv2_0/reg_five7
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/Q7
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/A7
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/A
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/A7
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/A
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/Q7
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/A7
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Q7
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Q
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_five7 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar 107
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 GND 4.51
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 96
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Qbar
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 205
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 206
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_five6 GND 60.89
R reg_five6 384
= reg_five6 REGISTER_FILEv2_0/reg_five6
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/Q6
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/A6
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/A
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/A6
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/A
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/Q6
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/A6
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Q6
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Q
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_five6 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar 107
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 GND 4.51
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 96
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Qbar
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 205
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 206
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_five5 GND 60.78
R reg_five5 383
= reg_five5 REGISTER_FILEv2_0/reg_five5
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/Q5
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/A5
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/A
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/A5
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/A
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/Q5
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/A5
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Q5
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Q
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_five5 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar 107
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 GND 4.51
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 96
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Qbar
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 205
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 206
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_five4 GND 60.63
R reg_five4 383
= reg_five4 REGISTER_FILEv2_0/reg_five4
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/Q4
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/A4
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/A
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/A4
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/A
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/Q4
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/A4
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Q4
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Q
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_five4 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar 107
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 GND 4.51
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 96
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Qbar
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 205
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 206
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_five3 GND 39.11
R reg_five3 382
= reg_five3 REGISTER_FILEv2_0/reg_five3
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/Q3
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/A3
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/A
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/A3
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/A
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/Q3
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/A3
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Q3
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Q
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_five3 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar 107
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 GND 4.51
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 96
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Qbar
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 205
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 206
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_five2 GND 38.74
R reg_five2 381
= reg_five2 REGISTER_FILEv2_0/reg_five2
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/Q2
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/A2
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/A
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/A2
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/A
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/Q2
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/A2
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Q2
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Q
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_five2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar 107
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 GND 4.51
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 96
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Qbar
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 205
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 206
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_five1 GND 59.74
R reg_five1 381
= reg_five1 REGISTER_FILEv2_0/reg_five1
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/Q1
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/A1
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/A
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/A1
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/A
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/Q1
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/A1
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Q1
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Q
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_five1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar 107
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 GND 4.51
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 96
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Qbar
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 205
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 206
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_five0 GND 60.35
R reg_five0 381
= reg_five0 REGISTER_FILEv2_0/reg_five0
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/Q0
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/A0
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/A
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/A0
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/A
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/Q0
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/A0
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/Q0
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Q
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_five0 REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar 107
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_4/b_enb GND 95.55
R REGISTER_FILEv2_0/REG8v2_4/b_enb 441
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/A4
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/Y
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/m1_n524_n1344#
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_4/b_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/INV_0/A
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/A0 GND 20.81
R REGISTER_FILEv2_0/REG8v2_4/A0 27
= REGISTER_FILEv2_0/REG8v2_4/A0 REGISTER_FILEv2_0/m1_2930_n1160#
= REGISTER_FILEv2_0/REG8v2_4/A0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/Y0
= REGISTER_FILEv2_0/REG8v2_4/A0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/Y
= REGISTER_FILEv2_0/REG8v2_4/A0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/m1_59_40#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_4/a_enb GND 83.32
R REGISTER_FILEv2_0/REG8v2_4/a_enb 434
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/A4
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/Y
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/m1_n305_n1336#
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_4/a_enb REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_4/A7 GND 21.12
R REGISTER_FILEv2_0/REG8v2_4/A7 28
= REGISTER_FILEv2_0/REG8v2_4/A7 REGISTER_FILEv2_0/m1_2930_n1216#
= REGISTER_FILEv2_0/REG8v2_4/A7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/Y7
= REGISTER_FILEv2_0/REG8v2_4/A7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/Y
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/A6 GND 21.04
R REGISTER_FILEv2_0/REG8v2_4/A6 28
= REGISTER_FILEv2_0/REG8v2_4/A6 REGISTER_FILEv2_0/m1_2930_n1208#
= REGISTER_FILEv2_0/REG8v2_4/A6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/Y6
= REGISTER_FILEv2_0/REG8v2_4/A6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/Y
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/A5 GND 21.00
R REGISTER_FILEv2_0/REG8v2_4/A5 28
= REGISTER_FILEv2_0/REG8v2_4/A5 REGISTER_FILEv2_0/m1_2930_n1200#
= REGISTER_FILEv2_0/REG8v2_4/A5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/Y5
= REGISTER_FILEv2_0/REG8v2_4/A5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/Y
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/A4 GND 20.96
R REGISTER_FILEv2_0/REG8v2_4/A4 28
= REGISTER_FILEv2_0/REG8v2_4/A4 REGISTER_FILEv2_0/m1_2930_n1192#
= REGISTER_FILEv2_0/REG8v2_4/A4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/Y4
= REGISTER_FILEv2_0/REG8v2_4/A4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/Y
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/A3 GND 20.92
R REGISTER_FILEv2_0/REG8v2_4/A3 28
= REGISTER_FILEv2_0/REG8v2_4/A3 REGISTER_FILEv2_0/m1_2930_n1184#
= REGISTER_FILEv2_0/REG8v2_4/A3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/Y3
= REGISTER_FILEv2_0/REG8v2_4/A3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/Y
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/A2 GND 20.98
R REGISTER_FILEv2_0/REG8v2_4/A2 27
= REGISTER_FILEv2_0/REG8v2_4/A2 REGISTER_FILEv2_0/m1_2930_n1176#
= REGISTER_FILEv2_0/REG8v2_4/A2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/Y2
= REGISTER_FILEv2_0/REG8v2_4/A2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/Y
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/A1 GND 20.84
R REGISTER_FILEv2_0/REG8v2_4/A1 27
= REGISTER_FILEv2_0/REG8v2_4/A1 REGISTER_FILEv2_0/m1_2930_n1168#
= REGISTER_FILEv2_0/REG8v2_4/A1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/Y1
= REGISTER_FILEv2_0/REG8v2_4/A1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/Y
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 GND 42.88
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 261
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/D
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/Y7
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n10_n56#
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 GND 39.81
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 258
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/D
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/Y6
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n74_n48#
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 GND 36.80
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 256
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/D
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/Y5
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n138_n40#
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 GND 33.88
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 253
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/D
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/Y4
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n202_n32#
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 GND 30.85
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 251
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/D
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/Y3
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n266_n24#
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 GND 27.82
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 249
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/D
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/Y2
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n330_n16#
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_4/reg_en GND 57.36
R REGISTER_FILEv2_0/REG8v2_4/reg_en 1386
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A4
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/Y
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/m1_n134_n1120#
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_4/reg_en REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 GND 13.13
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 244
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/D
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/Y0
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n458_0#
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 GND 20.22
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 243
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/D
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/Y1
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/m1_n394_n8#
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 GND 4.51
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 96
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Qbar
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 205
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 206
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_four7 GND 61.88
R reg_four7 381
= reg_four7 REGISTER_FILEv2_0/reg_four7
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/Q7
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/A7
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/A
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/A7
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/A
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/Q7
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/A7
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Q7
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Q
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_four7 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar 107
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 GND 4.51
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 96
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Qbar
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 205
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 206
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_four6 GND 60.89
R reg_four6 384
= reg_four6 REGISTER_FILEv2_0/reg_four6
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/Q6
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/A6
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/A
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/A6
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/A
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/Q6
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/A6
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Q6
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Q
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_four6 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar 107
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 GND 4.51
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 96
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Qbar
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 205
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 206
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_four5 GND 60.78
R reg_four5 383
= reg_four5 REGISTER_FILEv2_0/reg_four5
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/Q5
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/A5
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/A
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/A5
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/A
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/Q5
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/A5
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Q5
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Q
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_four5 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar 107
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 GND 4.51
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 96
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Qbar
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 205
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 206
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_four4 GND 60.66
R reg_four4 383
= reg_four4 REGISTER_FILEv2_0/reg_four4
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/Q4
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/A4
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/A
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/A4
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/A
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/Q4
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/A4
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Q4
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Q
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_four4 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar 107
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 GND 4.51
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 96
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Qbar
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 205
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 206
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_four3 GND 39.11
R reg_four3 382
= reg_four3 REGISTER_FILEv2_0/reg_four3
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/Q3
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/A3
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/A
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/A3
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/A
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/Q3
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/A3
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Q3
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Q
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_four3 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar 107
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 GND 4.51
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 96
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Qbar
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 205
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 206
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_four2 GND 38.83
R reg_four2 382
= reg_four2 REGISTER_FILEv2_0/reg_four2
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/Q2
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/A2
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/A
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/A2
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/A
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/Q2
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/A2
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Q2
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Q
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_four2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar 107
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 GND 4.51
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 96
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Qbar
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 205
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 206
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_four1 GND 59.74
R reg_four1 381
= reg_four1 REGISTER_FILEv2_0/reg_four1
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/Q1
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/A1
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/A
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/A1
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/A
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/Q1
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/A1
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Q1
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Q
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_four1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar 107
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 GND 4.51
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 96
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Qbar
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 205
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 206
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_four0 GND 60.35
R reg_four0 381
= reg_four0 REGISTER_FILEv2_0/reg_four0
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/Q0
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/A0
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/A
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/A0
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/A
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/Q0
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/A0
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/Q0
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Q
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_four0 REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar 107
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_3/b_enb GND 93.28
R REGISTER_FILEv2_0/REG8v2_3/b_enb 436
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/A3
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/Y
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/m1_n565_n1004#
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_3/b_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/INV_0/A
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_3/a_enb GND 81.08
R REGISTER_FILEv2_0/REG8v2_3/a_enb 429
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/A3
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/Y
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/m1_n346_n996#
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_3/a_enb REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 GND 42.88
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 261
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/D
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/Y7
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n10_n56#
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 GND 39.81
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 258
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/D
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/Y6
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n74_n48#
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 GND 36.80
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 256
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/D
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/Y5
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n138_n40#
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 GND 33.88
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 253
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/D
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/Y4
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n202_n32#
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 GND 30.85
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 251
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/D
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/Y3
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n266_n24#
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 GND 27.82
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 249
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/D
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/Y2
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n330_n16#
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_3/reg_en GND 54.58
R REGISTER_FILEv2_0/REG8v2_3/reg_en 1381
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A3
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/Y
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/m1_n150_n780#
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_3/reg_en REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 GND 13.13
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 244
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/D
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/Y0
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n458_0#
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 GND 20.22
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 243
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/D
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/Y1
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/m1_n394_n8#
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 GND 4.51
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 96
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Qbar
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 205
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 206
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_three7 GND 61.97
R reg_three7 382
= reg_three7 REGISTER_FILEv2_0/reg_three7
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/Q7
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/A7
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/A
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/A7
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/A
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/Q7
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/A7
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Q7
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Q
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_three7 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar 107
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 GND 4.51
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 96
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Qbar
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 205
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 206
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_three6 GND 60.89
R reg_three6 384
= reg_three6 REGISTER_FILEv2_0/reg_three6
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/Q6
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/A6
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/A
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/A6
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/A
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/Q6
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/A6
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Q6
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Q
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_three6 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar 107
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 GND 4.51
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 96
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Qbar
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 205
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 206
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_three5 GND 60.78
R reg_three5 383
= reg_three5 REGISTER_FILEv2_0/reg_three5
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/Q5
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/A5
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/A
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/A5
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/A
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/Q5
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/A5
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Q5
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Q
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_three5 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar 107
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 GND 4.51
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 96
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Qbar
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 205
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 206
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_three4 GND 60.66
R reg_three4 383
= reg_three4 REGISTER_FILEv2_0/reg_three4
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/Q4
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/A4
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/A
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/A4
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/A
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/Q4
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/A4
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Q4
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Q
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_three4 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar 107
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 GND 4.51
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 96
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Qbar
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 205
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 206
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_three3 GND 39.11
R reg_three3 382
= reg_three3 REGISTER_FILEv2_0/reg_three3
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/Q3
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/A3
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/A
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/A3
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/A
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/Q3
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/A3
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Q3
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Q
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_three3 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar 107
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 GND 4.51
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 96
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Qbar
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 205
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 206
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_three2 GND 38.81
R reg_three2 382
= reg_three2 REGISTER_FILEv2_0/reg_three2
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/Q2
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/A2
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/A
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/A2
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/A
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/Q2
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/A2
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Q2
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Q
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_three2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar 107
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 GND 4.51
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 96
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Qbar
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 205
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 206
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_three1 GND 59.74
R reg_three1 381
= reg_three1 REGISTER_FILEv2_0/reg_three1
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/Q1
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/A1
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/A
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/A1
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/A
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/Q1
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/A1
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Q1
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Q
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_three1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar 107
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 GND 4.51
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 96
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Qbar
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 205
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 206
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_three0 GND 60.35
R reg_three0 381
= reg_three0 REGISTER_FILEv2_0/reg_three0
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/Q0
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/A0
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/A
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/A0
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/A
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/Q0
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/A0
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/Q0
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Q
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_three0 REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar 107
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_2/b_enb GND 90.90
R REGISTER_FILEv2_0/REG8v2_2/b_enb 431
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/A2
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/m1_n606_n664#
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/Y
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_2/b_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/INV_0/A
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_2/a_enb GND 77.87
R REGISTER_FILEv2_0/REG8v2_2/a_enb 422
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/A2
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/Y
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/m1_n387_n656#
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_2/a_enb REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 GND 42.88
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 261
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/D
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/Y7
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n10_n56#
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 GND 39.81
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 258
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/D
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/Y6
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n74_n48#
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 GND 36.80
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 256
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/D
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/Y5
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n138_n40#
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 GND 33.88
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 253
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/D
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/Y4
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n202_n32#
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 GND 30.85
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 251
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/D
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/Y3
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n266_n24#
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 GND 27.82
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 249
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/D
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/Y2
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n330_n16#
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_2/reg_en GND 51.06
R REGISTER_FILEv2_0/REG8v2_2/reg_en 1373
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A2
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/Y
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/m1_n166_n440#
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_2/reg_en REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 GND 13.13
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 244
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/D
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/Y0
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n458_0#
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 GND 20.22
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 243
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/D
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/Y1
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/m1_n394_n8#
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 GND 4.51
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 96
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Qbar
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 205
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 206
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_two7 GND 61.95
R reg_two7 382
= reg_two7 REGISTER_FILEv2_0/reg_two7
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/Q7
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/A7
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/A
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/A7
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/A
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/Q7
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/A7
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Q7
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Q
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_two7 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar 107
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 GND 4.51
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 96
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Qbar
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 205
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 206
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_two6 GND 60.89
R reg_two6 384
= reg_two6 REGISTER_FILEv2_0/reg_two6
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/Q6
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/A6
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/A
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/A6
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/A
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/Q6
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/A6
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Q6
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Q
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_two6 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar 107
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 GND 4.51
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 96
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Qbar
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 205
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 206
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_two5 GND 60.78
R reg_two5 383
= reg_two5 REGISTER_FILEv2_0/reg_two5
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/Q5
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/A5
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/A
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/A5
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/A
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/Q5
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/A5
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Q5
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Q
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_two5 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar 107
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 GND 4.51
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 96
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Qbar
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 205
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 206
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_two4 GND 60.56
R reg_two4 382
= reg_two4 REGISTER_FILEv2_0/reg_two4
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/Q4
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/A4
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/A
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/A4
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/A
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/Q4
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/A4
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Q4
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Q
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_two4 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar 107
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 GND 4.51
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 96
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Qbar
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 205
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 206
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_two3 GND 39.11
R reg_two3 382
= reg_two3 REGISTER_FILEv2_0/reg_two3
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/Q3
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/A3
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/A
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/A3
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/A
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/Q3
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/A3
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Q3
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Q
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_two3 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar 107
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 GND 4.51
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 96
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Qbar
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 205
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 206
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_two2 GND 38.83
R reg_two2 382
= reg_two2 REGISTER_FILEv2_0/reg_two2
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/Q2
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/A2
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/A
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/A2
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/A
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/Q2
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/A2
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Q2
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Q
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_two2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar 107
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 GND 4.51
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 96
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Qbar
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 205
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 206
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_two1 GND 59.74
R reg_two1 381
= reg_two1 REGISTER_FILEv2_0/reg_two1
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/Q1
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/A1
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/A
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/A1
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/A
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/Q1
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/A1
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Q1
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Q
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_two1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar 107
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 GND 4.51
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 96
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Qbar
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 205
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 206
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_two0 GND 60.35
R reg_two0 381
= reg_two0 REGISTER_FILEv2_0/reg_two0
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/Q0
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/A0
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/A
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/A0
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/A
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/Q0
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/A0
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/Q0
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Q
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_two0 REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar 107
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_1/b_enb GND 85.17
R REGISTER_FILEv2_0/REG8v2_1/b_enb 427
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/A1
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/m1_n647_n476#
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/Y
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_1/b_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/INV_0/A
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_1/a_enb GND 70.73
R REGISTER_FILEv2_0/REG8v2_1/a_enb 417
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/A1
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/m1_n428_n228#
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/Y
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_1/a_enb REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 GND 42.88
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 261
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/D
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/Y7
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n10_n56#
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 GND 39.81
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 258
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/D
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/Y6
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n74_n48#
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 GND 36.80
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 256
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/D
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/Y5
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n138_n40#
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 GND 33.88
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 253
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/D
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/Y4
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n202_n32#
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 GND 30.85
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 251
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/D
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/Y3
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n266_n24#
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 GND 27.82
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 249
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/D
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/Y2
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n330_n16#
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_1/reg_en GND 47.74
R REGISTER_FILEv2_0/REG8v2_1/reg_en 1369
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A1
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/m1_n182_n100#
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/Y
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_1/reg_en REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 GND 13.13
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 244
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/D
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/Y0
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n458_0#
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 GND 20.22
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 243
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/D
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/Y1
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/m1_n394_n8#
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 GND 4.51
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 96
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Qbar
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 205
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 206
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_one7 GND 61.97
R reg_one7 382
= reg_one7 REGISTER_FILEv2_0/reg_one7
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/Q7
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/A7
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/A
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/A7
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/A
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/Q7
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/A7
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Q7
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Q
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_one7 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar 107
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 GND 4.51
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 96
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Qbar
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 205
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 206
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_one6 GND 60.89
R reg_one6 384
= reg_one6 REGISTER_FILEv2_0/reg_one6
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/Q6
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/A6
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/A
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/A6
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/A
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/Q6
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/A6
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Q6
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Q
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_one6 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar 107
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 GND 4.51
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 96
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Qbar
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 205
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 206
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_one5 GND 60.78
R reg_one5 383
= reg_one5 REGISTER_FILEv2_0/reg_one5
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/Q5
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/A5
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/A
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/A5
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/A
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/Q5
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/A5
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Q5
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Q
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_one5 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar 107
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 GND 4.51
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 96
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Qbar
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 205
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 206
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_one4 GND 60.66
R reg_one4 383
= reg_one4 REGISTER_FILEv2_0/reg_one4
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/Q4
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/A4
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/A
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/A4
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/A
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/Q4
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/A4
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Q4
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Q
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_one4 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar 107
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 GND 4.51
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 96
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Qbar
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 205
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 206
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_one3 GND 39.11
R reg_one3 382
= reg_one3 REGISTER_FILEv2_0/reg_one3
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/Q3
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/A3
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/A
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/A3
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/A
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/Q3
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/A3
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Q3
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Q
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_one3 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar 107
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 GND 4.51
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 96
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Qbar
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 205
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 206
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_one2 GND 38.83
R reg_one2 382
= reg_one2 REGISTER_FILEv2_0/reg_one2
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/Q2
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/A2
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/A
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/A2
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/A
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/Q2
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/A2
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Q2
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Q
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_one2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar 107
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 GND 4.51
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 96
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Qbar
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 205
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 206
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_one1 GND 59.74
R reg_one1 381
= reg_one1 REGISTER_FILEv2_0/reg_one1
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/Q1
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/A1
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/A
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/A1
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/A
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/Q1
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/A1
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Q1
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Q
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_one1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar 107
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 GND 4.51
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 96
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Qbar
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 205
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 206
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_one0 GND 60.35
R reg_one0 381
= reg_one0 REGISTER_FILEv2_0/reg_one0
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/Q0
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/A0
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/A
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/A0
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/A
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/Q0
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/A0
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/Q0
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Q
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_one0 REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar 107
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_0/b_enb GND 85.33
R REGISTER_FILEv2_0/REG8v2_0/b_enb 431
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/A0
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/m1_n688_n468#
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/Y
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_0/b_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/INV_0/A
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y 229
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/m1_14_0#
C REGISTER_FILEv2_0/REG8v2_0/a_enb GND 69.51
R REGISTER_FILEv2_0/REG8v2_0/a_enb 415
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/A0
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/m1_n469_n220#
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/Y
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/en
= REGISTER_FILEv2_0/REG8v2_0/a_enb REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/m1_132_20#
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 GND 42.88
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 261
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/D
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/Y7
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n10_n56#
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 GND 39.81
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 258
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/D
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/Y6
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n74_n48#
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 GND 36.80
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 256
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/D
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/Y5
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n138_n40#
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 GND 33.88
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 253
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/D
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/Y4
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n202_n32#
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 GND 30.85
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 251
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/D
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/Y3
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n266_n24#
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 GND 27.82
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 249
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/D
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/Y2
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n330_n16#
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_0/reg_en GND 48.00
R REGISTER_FILEv2_0/REG8v2_0/reg_en 1375
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A0
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/m1_n188_216#
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/Y
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REGISTER_FILEv2_0/REG8v2_0/reg_en REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 GND 13.13
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 244
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/D
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/Y0
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n458_0#
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 GND 20.22
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 243
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/D
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/INV_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/Y1
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/m1_n394_n8#
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/D1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 GND 4.51
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 96
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Qbar
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 205
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 206
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_zero7 GND 61.97
R reg_zero7 382
= reg_zero7 REGISTER_FILEv2_0/reg_zero7
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/Q7
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/A7
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/A
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/A7
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/A
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/Q7
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/A7
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Q7
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Q
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_zero7 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar 107
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 GND 4.51
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 96
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Qbar
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 205
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 206
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_zero6 GND 60.89
R reg_zero6 384
= reg_zero6 REGISTER_FILEv2_0/reg_zero6
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/Q6
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/A6
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/A
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/A6
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/A
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/Q6
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/A6
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Q6
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Q
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_zero6 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar 107
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 GND 4.51
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 96
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Qbar
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 205
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 206
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_zero5 GND 60.78
R reg_zero5 383
= reg_zero5 REGISTER_FILEv2_0/reg_zero5
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/Q5
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/A5
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/A
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/A5
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/A
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/Q5
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/A5
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Q5
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Q
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_zero5 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar 107
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 GND 4.51
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 96
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Qbar
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 205
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 206
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_zero4 GND 60.63
R reg_zero4 383
= reg_zero4 REGISTER_FILEv2_0/reg_zero4
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/Q4
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/A4
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/A
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/A4
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/A
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/Q4
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/A4
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Q4
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Q
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_zero4 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar 107
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 GND 4.51
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 96
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Qbar
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 205
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 206
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_zero3 GND 39.11
R reg_zero3 382
= reg_zero3 REGISTER_FILEv2_0/reg_zero3
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/Q3
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/A3
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/A
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/A3
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/A
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/Q3
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/A3
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Q3
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Q
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_zero3 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar 107
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 GND 4.51
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 96
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Qbar
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 205
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 206
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_zero2 GND 38.74
R reg_zero2 381
= reg_zero2 REGISTER_FILEv2_0/reg_zero2
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/Q2
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/A2
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/A
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/A2
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/A
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/Q2
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/A2
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Q2
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Q
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_zero2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar 107
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 GND 4.51
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 96
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Qbar
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 205
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 206
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_zero1 GND 59.74
R reg_zero1 381
= reg_zero1 REGISTER_FILEv2_0/reg_zero1
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/Q1
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/A1
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/A
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/A1
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/A
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/Q1
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/A1
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Q1
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Q
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_zero1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar 107
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 GND 4.51
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 96
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Qbar
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Qbar0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 205
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 206
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_zero0 GND 60.35
R reg_zero0 381
= reg_zero0 REGISTER_FILEv2_0/reg_zero0
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/Q0
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/A0
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/A
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/A0
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/A
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/Q0
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/A0
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/Q0
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Q
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_zero0 REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar 107
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar REGISTER_FILEv2_0/REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C Imm7 GND 17.96
R Imm7 24
= Imm7 REGISTER_FILEv2_0/Imm7
= Imm7 REGISTER_FILEv2_0/8bitMUX2to1_0/B7
= Imm7 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/B
= Imm7 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C Imm6 GND 16.96
R Imm6 23
= Imm6 REGISTER_FILEv2_0/Imm6
= Imm6 REGISTER_FILEv2_0/8bitMUX2to1_0/B6
= Imm6 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/B
= Imm6 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C Imm5 GND 15.49
R Imm5 21
= Imm5 REGISTER_FILEv2_0/Imm5
= Imm5 REGISTER_FILEv2_0/8bitMUX2to1_0/B5
= Imm5 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/B
= Imm5 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C Imm4 GND 13.98
R Imm4 20
= Imm4 REGISTER_FILEv2_0/Imm4
= Imm4 REGISTER_FILEv2_0/8bitMUX2to1_0/B4
= Imm4 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/B
= Imm4 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C Imm3 GND 12.47
R Imm3 19
= Imm3 REGISTER_FILEv2_0/Imm3
= Imm3 REGISTER_FILEv2_0/8bitMUX2to1_0/B3
= Imm3 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/B
= Imm3 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C Imm2 GND 10.96
R Imm2 17
= Imm2 REGISTER_FILEv2_0/Imm2
= Imm2 REGISTER_FILEv2_0/8bitMUX2to1_0/B2
= Imm2 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/B
= Imm2 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C imm_en GND 49.14
R imm_en 1363
= imm_en REGISTER_FILEv2_0/Imm_en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/S
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= imm_en REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C Imm0 GND 7.95
R Imm0 15
= Imm0 REGISTER_FILEv2_0/Imm0
= Imm0 REGISTER_FILEv2_0/8bitMUX2to1_0/B0
= Imm0 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/B
= Imm0 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
C REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C Imm1 GND 9.46
R Imm1 16
= Imm1 REGISTER_FILEv2_0/Imm1
= Imm1 REGISTER_FILEv2_0/8bitMUX2to1_0/B1
= Imm1 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/B
= Imm1 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y GND 13.30
R REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y 811
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/D
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/D
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/D
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/D
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/D
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/D
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/D
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/D
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_1/m1_n50_n8#
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y GND 13.88
R REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y 405
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/C
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/C
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/C
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/C
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_1/m1_n2_n56#
C B_Read_Address2 GND 16.32
R B_Read_Address2 498
= B_Read_Address2 REGISTER_FILEv2_0/B_sel2
= B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/S2
= B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/C
= B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/C
= B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/C
= B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/C
= B_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_1/INV_3/A
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y GND 12.93
R REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y 415
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/B
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/B
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/B
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/B
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_1/m1_n18_n40#
C B_Read_Address1 GND 14.06
R B_Read_Address1 508
= B_Read_Address1 REGISTER_FILEv2_0/B_sel1
= B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/S1
= B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/B
= B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/B
= B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/B
= B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/B
= B_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_1/INV_2/A
C REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y GND 13.90
R REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y 414
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_6/A
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_4/A
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_2/A
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_0/A
= REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_1/m1_n34_n24#
C B_Read_Address0 GND 14.54
R B_Read_Address0 506
= B_Read_Address0 REGISTER_FILEv2_0/B_sel0
= B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/S0
= B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/A
= B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_5/A
= B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_3/A
= B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_1/A
= B_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_1/INV_1/A
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y GND 13.30
R REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y 811
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/D
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/D
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/D
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/D
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/D
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/D
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/D
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/D
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_4x8_0/m1_n50_n8#
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y GND 13.88
R REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y 405
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/C
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/C
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/C
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/C
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_4x8_0/m1_n2_n56#
C A_Read_Address2 GND 21.35
R A_Read_Address2 502
= A_Read_Address2 REGISTER_FILEv2_0/A_sel2
= A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/S2
= A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/C
= A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/C
= A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/C
= A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/C
= A_Read_Address2 REGISTER_FILEv2_0/Decoder_4x8_0/INV_3/A
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y GND 12.93
R REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y 415
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/B
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/B
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/B
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/B
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_4x8_0/m1_n18_n40#
C A_Read_Address1 GND 19.09
R A_Read_Address1 512
= A_Read_Address1 REGISTER_FILEv2_0/A_sel1
= A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/S1
= A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/B
= A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/B
= A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/B
= A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/B
= A_Read_Address1 REGISTER_FILEv2_0/Decoder_4x8_0/INV_2/A
C REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y GND 13.90
R REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y 414
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_6/A
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_4/A
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_2/A
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_0/A
= REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_4x8_0/m1_n34_n24#
C A_Read_Address0 GND 19.57
R A_Read_Address0 510
= A_Read_Address0 REGISTER_FILEv2_0/A_sel0
= A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/S0
= A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/A
= A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_5/A
= A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_3/A
= A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_1/A
= A_Read_Address0 REGISTER_FILEv2_0/Decoder_4x8_0/INV_1/A
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y 229
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/m1_14_0#
C REGISTER_FILEv2_0/REG0v2_0/b_enb GND 39.98
R REGISTER_FILEv2_0/REG0v2_0/b_enb 411
= REGISTER_FILEv2_0/REG0v2_0/b_enb m1_613_136#
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/A7
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/Decoder_4x8_1/NAND4_7/Y
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/m1_n401_n2140#
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/en
= REGISTER_FILEv2_0/REG0v2_0/b_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/INV_0/A
C B7 GND 311.13
R B7 1558
= B7 ALU_0/B7
= B7 ALU_0/8bitADDSUB_0/B7
= B7 ALU_0/8bitADDSUB_0/1bitAddSub_7/B
= B7 ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/B
= B7 ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/A
= B7 ALU_0/8bitAND2_0/B7
= B7 ALU_0/8bitAND2_0/8AND2_0/B7
= B7 ALU_0/8bitAND2_0/8AND2_0/AND2_7/A
= B7 ALU_0/8bitOR2_0/B7
= B7 ALU_0/8bitOR2_0/OR2x8_0/B7
= B7 ALU_0/8bitOR2_0/OR2x8_0/OR2_7/B
= B7 ALU_0/8XOR2_0/B7
= B7 ALU_0/8XOR2_0/m1_638_38#
= B7 ALU_0/8XOR2_0/XOR2_7/B
= B7 ALU_0/8XOR2_0/XOR2_7/INV_0/A
= B7 ALU_0/8bitNOR2_0/B7
= B7 ALU_0/8bitNOR2_0/NOR2x8_0/B7
= B7 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_0/B
= B7 ALU_0/Comparator8_0/B7
= B7 ALU_0/Comparator8_0/Comparator4_1/B3
= B7 ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/B
= B7 ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/B
= B7 ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/INV_1/A
= B7 EQUALv2_0/B7
= B7 EQUALv2_0/XOR2_7/B
= B7 EQUALv2_0/XOR2_7/INV_0/A
= B7 REGISTER_FILEv2_0/B7
= B7 m1_3845_440#
= B7 REGISTER_FILEv2_0/REG8v2_0/B7
= B7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/Y7
= B7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_7/Y
= B7 REGISTER_FILEv2_0/REG8v2_1/B7
= B7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/Y7
= B7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_7/Y
= B7 REGISTER_FILEv2_0/REG8v2_2/B7
= B7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/Y7
= B7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_7/Y
= B7 REGISTER_FILEv2_0/REG8v2_3/B7
= B7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/Y7
= B7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_7/Y
= B7 REGISTER_FILEv2_0/REG8v2_4/B7
= B7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/Y7
= B7 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_7/Y
= B7 REGISTER_FILEv2_0/REG8v2_5/B7
= B7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/Y7
= B7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_7/Y
= B7 REGISTER_FILEv2_0/REG8v2_6/B7
= B7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/Y7
= B7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_7/Y
= B7 REGISTER_FILEv2_0/REG0v2_0/B7
= B7 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/Y7
= B7 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/Y
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_26_62#
C B6 GND 307.77
R B6 1552
= B6 ALU_0/B6
= B6 ALU_0/8bitADDSUB_0/B6
= B6 ALU_0/8bitADDSUB_0/1bitAddSub_6/B
= B6 ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/B
= B6 ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/A
= B6 ALU_0/8bitAND2_0/B6
= B6 ALU_0/8bitAND2_0/8AND2_0/B6
= B6 ALU_0/8bitAND2_0/8AND2_0/AND2_6/A
= B6 ALU_0/8bitOR2_0/B6
= B6 ALU_0/8bitOR2_0/OR2x8_0/B6
= B6 ALU_0/8bitOR2_0/OR2x8_0/OR2_6/B
= B6 ALU_0/8XOR2_0/B6
= B6 ALU_0/8XOR2_0/m1_566_38#
= B6 ALU_0/8XOR2_0/XOR2_6/B
= B6 ALU_0/8XOR2_0/XOR2_6/INV_0/A
= B6 ALU_0/8bitNOR2_0/B6
= B6 ALU_0/8bitNOR2_0/NOR2x8_0/B6
= B6 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_7/B
= B6 ALU_0/Comparator8_0/B6
= B6 ALU_0/Comparator8_0/Comparator4_1/B2
= B6 ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/B
= B6 ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/B
= B6 ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/INV_1/A
= B6 EQUALv2_0/B6
= B6 EQUALv2_0/XOR2_6/B
= B6 EQUALv2_0/XOR2_6/INV_0/A
= B6 REGISTER_FILEv2_0/B6
= B6 m1_3837_448#
= B6 REGISTER_FILEv2_0/REG8v2_0/B6
= B6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/Y6
= B6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_6/Y
= B6 REGISTER_FILEv2_0/REG8v2_1/B6
= B6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/Y6
= B6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_6/Y
= B6 REGISTER_FILEv2_0/REG8v2_2/B6
= B6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/Y6
= B6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_6/Y
= B6 REGISTER_FILEv2_0/REG8v2_3/B6
= B6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/Y6
= B6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_6/Y
= B6 REGISTER_FILEv2_0/REG8v2_4/B6
= B6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/Y6
= B6 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_6/Y
= B6 REGISTER_FILEv2_0/REG8v2_5/B6
= B6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/Y6
= B6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_6/Y
= B6 REGISTER_FILEv2_0/REG8v2_6/B6
= B6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/Y6
= B6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_6/Y
= B6 REGISTER_FILEv2_0/REG0v2_0/B6
= B6 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/Y6
= B6 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/Y
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_26_62#
C B5 GND 306.77
R B5 1557
= B5 ALU_0/B5
= B5 ALU_0/8bitADDSUB_0/B5
= B5 ALU_0/8bitADDSUB_0/1bitAddSub_5/B
= B5 ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/B
= B5 ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/A
= B5 ALU_0/8bitAND2_0/B5
= B5 ALU_0/8bitAND2_0/8AND2_0/B5
= B5 ALU_0/8bitAND2_0/8AND2_0/AND2_5/A
= B5 ALU_0/8bitOR2_0/B5
= B5 ALU_0/8bitOR2_0/OR2x8_0/B5
= B5 ALU_0/8bitOR2_0/OR2x8_0/OR2_5/B
= B5 ALU_0/8XOR2_0/B5
= B5 ALU_0/8XOR2_0/m1_494_38#
= B5 ALU_0/8XOR2_0/XOR2_5/B
= B5 ALU_0/8XOR2_0/XOR2_5/INV_0/A
= B5 ALU_0/8bitNOR2_0/B5
= B5 ALU_0/8bitNOR2_0/NOR2x8_0/B5
= B5 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_6/B
= B5 ALU_0/Comparator8_0/B5
= B5 ALU_0/Comparator8_0/Comparator4_1/B1
= B5 ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/B
= B5 ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/B
= B5 ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/INV_1/A
= B5 EQUALv2_0/B5
= B5 EQUALv2_0/XOR2_5/B
= B5 EQUALv2_0/XOR2_5/INV_0/A
= B5 REGISTER_FILEv2_0/B5
= B5 m1_3829_456#
= B5 REGISTER_FILEv2_0/REG8v2_0/B5
= B5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/Y5
= B5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_5/Y
= B5 REGISTER_FILEv2_0/REG8v2_1/B5
= B5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/Y5
= B5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_5/Y
= B5 REGISTER_FILEv2_0/REG8v2_2/B5
= B5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/Y5
= B5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_5/Y
= B5 REGISTER_FILEv2_0/REG8v2_3/B5
= B5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/Y5
= B5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_5/Y
= B5 REGISTER_FILEv2_0/REG8v2_4/B5
= B5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/Y5
= B5 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_5/Y
= B5 REGISTER_FILEv2_0/REG8v2_5/B5
= B5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/Y5
= B5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_5/Y
= B5 REGISTER_FILEv2_0/REG8v2_6/B5
= B5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/Y5
= B5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_5/Y
= B5 REGISTER_FILEv2_0/REG0v2_0/B5
= B5 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/Y5
= B5 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/Y
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_26_62#
C B4 GND 292.89
R B4 1546
= B4 ALU_0/B4
= B4 ALU_0/8bitADDSUB_0/B4
= B4 ALU_0/8bitADDSUB_0/1bitAddSub_4/B
= B4 ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/B
= B4 ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/A
= B4 ALU_0/8bitAND2_0/B4
= B4 ALU_0/8bitAND2_0/8AND2_0/B4
= B4 ALU_0/8bitAND2_0/8AND2_0/AND2_4/A
= B4 ALU_0/8bitOR2_0/B4
= B4 ALU_0/8bitOR2_0/OR2x8_0/B4
= B4 ALU_0/8bitOR2_0/OR2x8_0/OR2_4/B
= B4 ALU_0/8XOR2_0/B4
= B4 ALU_0/8XOR2_0/m1_422_38#
= B4 ALU_0/8XOR2_0/XOR2_4/B
= B4 ALU_0/8XOR2_0/XOR2_4/INV_0/A
= B4 ALU_0/8bitNOR2_0/B4
= B4 ALU_0/8bitNOR2_0/NOR2x8_0/B4
= B4 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_5/B
= B4 ALU_0/Comparator8_0/B4
= B4 ALU_0/Comparator8_0/Comparator4_1/B0
= B4 ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/B
= B4 ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/B
= B4 ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/INV_1/A
= B4 EQUALv2_0/B4
= B4 EQUALv2_0/XOR2_4/B
= B4 EQUALv2_0/XOR2_4/INV_0/A
= B4 REGISTER_FILEv2_0/B4
= B4 m1_3821_464#
= B4 REGISTER_FILEv2_0/REG8v2_0/B4
= B4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/Y4
= B4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_4/Y
= B4 REGISTER_FILEv2_0/REG8v2_1/B4
= B4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/Y4
= B4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_4/Y
= B4 REGISTER_FILEv2_0/REG8v2_2/B4
= B4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/Y4
= B4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_4/Y
= B4 REGISTER_FILEv2_0/REG8v2_3/B4
= B4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/Y4
= B4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_4/Y
= B4 REGISTER_FILEv2_0/REG8v2_4/B4
= B4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/Y4
= B4 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_4/Y
= B4 REGISTER_FILEv2_0/REG8v2_5/B4
= B4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/Y4
= B4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_4/Y
= B4 REGISTER_FILEv2_0/REG8v2_6/B4
= B4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/Y4
= B4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_4/Y
= B4 REGISTER_FILEv2_0/REG0v2_0/B4
= B4 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/Y4
= B4 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/Y
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_26_62#
C B3 GND 272.64
R B3 1513
= B3 ALU_0/B3
= B3 ALU_0/8bitADDSUB_0/B3
= B3 ALU_0/8bitADDSUB_0/1bitAddSub_3/B
= B3 ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/B
= B3 ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/A
= B3 ALU_0/8bitAND2_0/B3
= B3 ALU_0/8bitAND2_0/8AND2_0/B3
= B3 ALU_0/8bitAND2_0/8AND2_0/AND2_3/A
= B3 ALU_0/8bitOR2_0/B3
= B3 ALU_0/8bitOR2_0/OR2x8_0/B3
= B3 ALU_0/8bitOR2_0/OR2x8_0/OR2_3/B
= B3 ALU_0/8XOR2_0/B3
= B3 ALU_0/8XOR2_0/m1_350_38#
= B3 ALU_0/8XOR2_0/XOR2_3/B
= B3 ALU_0/8XOR2_0/XOR2_3/INV_0/A
= B3 ALU_0/8bitNOR2_0/B3
= B3 ALU_0/8bitNOR2_0/NOR2x8_0/B3
= B3 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_4/B
= B3 ALU_0/Comparator8_0/B3
= B3 ALU_0/Comparator8_0/Comparator4_0/B3
= B3 ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/B
= B3 ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/B
= B3 ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/INV_1/A
= B3 EQUALv2_0/B3
= B3 EQUALv2_0/XOR2_3/B
= B3 EQUALv2_0/XOR2_3/INV_0/A
= B3 REGISTER_FILEv2_0/B3
= B3 m1_3813_472#
= B3 REGISTER_FILEv2_0/REG8v2_0/B3
= B3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/Y3
= B3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_3/Y
= B3 REGISTER_FILEv2_0/REG8v2_1/B3
= B3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/Y3
= B3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_3/Y
= B3 REGISTER_FILEv2_0/REG8v2_2/B3
= B3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/Y3
= B3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_3/Y
= B3 REGISTER_FILEv2_0/REG8v2_3/B3
= B3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/Y3
= B3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_3/Y
= B3 REGISTER_FILEv2_0/REG8v2_4/B3
= B3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/Y3
= B3 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_3/Y
= B3 REGISTER_FILEv2_0/REG8v2_5/B3
= B3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/Y3
= B3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_3/Y
= B3 REGISTER_FILEv2_0/REG8v2_6/B3
= B3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/Y3
= B3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_3/Y
= B3 REGISTER_FILEv2_0/REG0v2_0/B3
= B3 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/Y3
= B3 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/Y
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/m1_132_20#
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_26_62#
C A0 GND 291.19
R A0 1697
= A0 ALU_0/A0
= A0 ALU_0/8bitADDSUB_0/A0
= A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/A
= A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/A
= A0 ALU_0/8bitAND2_0/A0
= A0 ALU_0/8bitAND2_0/8AND2_0/A0
= A0 ALU_0/8bitAND2_0/8AND2_0/AND2_0/B
= A0 ALU_0/8bitOR2_0/A0
= A0 ALU_0/8bitOR2_0/OR2x8_0/A0
= A0 ALU_0/8bitOR2_0/OR2x8_0/OR2_0/A
= A0 ALU_0/8XOR2_0/A0
= A0 ALU_0/8XOR2_0/m1_120_31#
= A0 ALU_0/8XOR2_0/XOR2_0/A
= A0 ALU_0/8XOR2_0/XOR2_0/INV_1/A
= A0 ALU_0/8bitNOR2_0/A0
= A0 ALU_0/8bitNOR2_0/NOR2x8_0/A0
= A0 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_1/A
= A0 ALU_0/Comparator8_0/A0
= A0 ALU_0/Comparator8_0/Comparator4_0/A0
= A0 ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/A
= A0 ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/A
= A0 ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/INV_0/A
= A0 ALU_0/BARREL_SHIFT_0/A0
= A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/C4
= A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/C
= A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/B
= A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/A
= A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/A0
= A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/A
= A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/A
= A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/A
= A0 EQUALv2_0/A0
= A0 EQUALv2_0/XOR2_0/A
= A0 EQUALv2_0/XOR2_0/INV_1/A
= A0 REGISTER_FILEv2_0/A0
= A0 m1_3725_2412#
= A0 m1_3725_560#
= A0 REGISTER_FILEv2_0/REG8v2_0/A0
= A0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/Y0
= A0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_0/Y
= A0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/m1_59_40#
= A0 REGISTER_FILEv2_0/REG8v2_1/A0
= A0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/Y0
= A0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_0/Y
= A0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/m1_59_40#
= A0 REGISTER_FILEv2_0/REG8v2_2/A0
= A0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/Y0
= A0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_0/Y
= A0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/m1_59_40#
= A0 REGISTER_FILEv2_0/REG8v2_3/A0
= A0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/Y0
= A0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_0/Y
= A0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/m1_59_40#
= A0 REGISTER_FILEv2_0/REG8v2_5/A0
= A0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/Y0
= A0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_0/Y
= A0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/m1_59_40#
= A0 REGISTER_FILEv2_0/REG8v2_6/A0
= A0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/Y0
= A0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_0/Y
= A0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/m1_59_40#
= A0 REGISTER_FILEv2_0/REG0v2_0/A0
= A0 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/Y0
= A0 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/Y
= A0 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/m1_59_40#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y GND 18.54
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y 229
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/enb
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/m1_14_0#
C REGISTER_FILEv2_0/REG0v2_0/a_enb GND 35.51
R REGISTER_FILEv2_0/REG0v2_0/a_enb 404
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/A7
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/Decoder_4x8_0/NAND4_7/Y
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/m1_n182_n2132#
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/en
= REGISTER_FILEv2_0/REG0v2_0/a_enb REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/INV_0/A
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/m1_132_20#
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_26_62#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A7 REGISTER_FILEv2_0/m2_n86_n109#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/A7 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/Y
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y GND 13.30
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 811
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/D
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/D
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/D
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/D
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/D
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/D
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/D
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/D
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/m1_n50_n8#
C Write_Address3 GND 7.29
R Write_Address3 98
= Write_Address3 REGISTER_FILEv2_0/C_sel3
= Write_Address3 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/EN
= Write_Address3 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/EN
= Write_Address3 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/A
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A GND 5.13
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A 129
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/A7
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/m1_390_0#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_0/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/Y
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A GND 9.72
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A 131
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/A6
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/m1_349_n56#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_7/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/Y
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A GND 9.07
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A 129
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/A5
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/m1_308_n48#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_6/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/Y
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A GND 10.55
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A 132
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/A4
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/m1_267_n40#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_5/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/Y
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A GND 11.00
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A 132
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/A3
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/m1_226_n32#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_4/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/Y
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A GND 11.88
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A 132
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/A1
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/m1_144_n16#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_2/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/Y
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A GND 11.42
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A 132
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/A2
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/m1_185_n24#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_3/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/Y
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A 127
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/A0
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/m1_103_n8#
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/INV_1/A REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/Y
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y GND 13.88
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 405
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/C
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/C
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/C
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/C
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/m1_n2_n56#
C Write_Address2 GND 20.61
R Write_Address2 501
= Write_Address2 REGISTER_FILEv2_0/C_sel2
= Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/S2
= Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/S2
= Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/C
= Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/C
= Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/C
= Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/C
= Write_Address2 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/A
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y GND 12.93
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 415
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/B
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/B
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/B
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/B
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/m1_n18_n40#
C Write_Address1 GND 18.44
R Write_Address1 511
= Write_Address1 REGISTER_FILEv2_0/C_sel1
= Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/S1
= Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/S1
= Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/B
= Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/B
= Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/B
= Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/B
= Write_Address1 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/A
C REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y GND 13.90
R REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y 414
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/A
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/A
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/A
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/A
= REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/m1_n34_n24#
C Write_Address0 GND 17.81
R Write_Address0 509
= Write_Address0 REGISTER_FILEv2_0/C_sel0
= Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/S0
= Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/S0
= Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/A
= Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/A
= Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/A
= Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/A
= Write_Address0 REGISTER_FILEv2_0/Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/A
C ALU_0/INV_0/Y GND 3.69
R ALU_0/INV_0/Y 103
= ALU_0/INV_0/Y ALU_0/NAND3_1/A
= ALU_0/INV_0/Y ALU_0/m1_n167_540#
R ALU_0/8XOR2_0/XOR2_2/a_2_68# 25
C ALU_0/8XOR2_0/XOR2_2/INV_0/Y GND 3.32
R ALU_0/8XOR2_0/XOR2_2/INV_0/Y 94
= ALU_0/8XOR2_0/XOR2_2/INV_0/Y ALU_0/8XOR2_0/XOR2_2/a_20_37#
C ALU_0/8XOR2_0/XOR2_2/INV_1/Y GND 3.44
R ALU_0/8XOR2_0/XOR2_2/INV_1/Y 94
= ALU_0/8XOR2_0/XOR2_2/INV_1/Y ALU_0/8XOR2_0/XOR2_2/a_27_45#
R ALU_0/8XOR2_0/XOR2_0/a_2_68# 25
C ALU_0/8XOR2_0/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8XOR2_0/XOR2_0/INV_0/Y 94
= ALU_0/8XOR2_0/XOR2_0/INV_0/Y ALU_0/8XOR2_0/XOR2_0/a_20_37#
C ALU_0/8XOR2_0/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8XOR2_0/XOR2_0/INV_1/Y 94
= ALU_0/8XOR2_0/XOR2_0/INV_1/Y ALU_0/8XOR2_0/XOR2_0/a_27_45#
R ALU_0/8XOR2_0/XOR2_1/a_2_68# 25
C ALU_0/8XOR2_0/XOR2_1/INV_0/Y GND 3.32
R ALU_0/8XOR2_0/XOR2_1/INV_0/Y 94
= ALU_0/8XOR2_0/XOR2_1/INV_0/Y ALU_0/8XOR2_0/XOR2_1/a_20_37#
C ALU_0/8XOR2_0/XOR2_1/INV_1/Y GND 3.44
R ALU_0/8XOR2_0/XOR2_1/INV_1/Y 94
= ALU_0/8XOR2_0/XOR2_1/INV_1/Y ALU_0/8XOR2_0/XOR2_1/a_27_45#
R ALU_0/8XOR2_0/XOR2_7/a_2_68# 25
C ALU_0/8XOR2_0/XOR2_7/INV_0/Y GND 3.32
R ALU_0/8XOR2_0/XOR2_7/INV_0/Y 94
= ALU_0/8XOR2_0/XOR2_7/INV_0/Y ALU_0/8XOR2_0/XOR2_7/a_20_37#
C ALU_0/8XOR2_0/XOR2_7/INV_1/Y GND 3.44
R ALU_0/8XOR2_0/XOR2_7/INV_1/Y 94
= ALU_0/8XOR2_0/XOR2_7/INV_1/Y ALU_0/8XOR2_0/XOR2_7/a_27_45#
R ALU_0/8XOR2_0/XOR2_6/a_2_68# 25
C ALU_0/8XOR2_0/XOR2_6/INV_0/Y GND 3.32
R ALU_0/8XOR2_0/XOR2_6/INV_0/Y 94
= ALU_0/8XOR2_0/XOR2_6/INV_0/Y ALU_0/8XOR2_0/XOR2_6/a_20_37#
C ALU_0/8XOR2_0/XOR2_6/INV_1/Y GND 3.44
R ALU_0/8XOR2_0/XOR2_6/INV_1/Y 94
= ALU_0/8XOR2_0/XOR2_6/INV_1/Y ALU_0/8XOR2_0/XOR2_6/a_27_45#
C ALU_0/8XOR2_0/XOR2_0/Y GND 4.91
R ALU_0/8XOR2_0/XOR2_0/Y 57
= ALU_0/8XOR2_0/XOR2_0/Y ALU_0/8XOR2_0/m1_182_n16#
= ALU_0/8XOR2_0/XOR2_0/Y ALU_0/8XOR2_0/BUFFER8_0/A0
= ALU_0/8XOR2_0/XOR2_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_0/A
C ALU_0/8XOR2_0/XOR2_7/Y GND 7.83
R ALU_0/8XOR2_0/XOR2_7/Y 53
= ALU_0/8XOR2_0/XOR2_7/Y ALU_0/8XOR2_0/m1_686_n72#
= ALU_0/8XOR2_0/XOR2_7/Y ALU_0/8XOR2_0/BUFFER8_0/A7
= ALU_0/8XOR2_0/XOR2_7/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_7/A
C ALU_0/8XOR2_0/XOR2_6/Y GND 9.80
R ALU_0/8XOR2_0/XOR2_6/Y 54
= ALU_0/8XOR2_0/XOR2_6/Y ALU_0/8XOR2_0/m1_614_n64#
= ALU_0/8XOR2_0/XOR2_6/Y ALU_0/8XOR2_0/BUFFER8_0/A6
= ALU_0/8XOR2_0/XOR2_6/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_6/A
C ALU_0/8XOR2_0/XOR2_5/Y GND 10.76
R ALU_0/8XOR2_0/XOR2_5/Y 54
= ALU_0/8XOR2_0/XOR2_5/Y ALU_0/8XOR2_0/m1_542_n56#
= ALU_0/8XOR2_0/XOR2_5/Y ALU_0/8XOR2_0/BUFFER8_0/A5
= ALU_0/8XOR2_0/XOR2_5/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_5/A
C ALU_0/8XOR2_0/XOR2_4/Y GND 11.76
R ALU_0/8XOR2_0/XOR2_4/Y 55
= ALU_0/8XOR2_0/XOR2_4/Y ALU_0/8XOR2_0/m1_470_n48#
= ALU_0/8XOR2_0/XOR2_4/Y ALU_0/8XOR2_0/BUFFER8_0/A4
= ALU_0/8XOR2_0/XOR2_4/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_4/A
C ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y GND 14.43
R ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y 262
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_4/en
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_5/en
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_6/en
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_7/en
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_3/en
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_0/en
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_1/en
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_2/en
= ALU_0/8XOR2_0/BUFFER8_0/INV_0/Y ALU_0/8XOR2_0/BUFFER8_0/m1_10_n8#
C ALU_0/8XOR2_0/XOR2_3/Y GND 11.79
R ALU_0/8XOR2_0/XOR2_3/Y 55
= ALU_0/8XOR2_0/XOR2_3/Y ALU_0/8XOR2_0/m1_398_n40#
= ALU_0/8XOR2_0/XOR2_3/Y ALU_0/8XOR2_0/BUFFER8_0/A3
= ALU_0/8XOR2_0/XOR2_3/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_3/A
C ALU_0/enb3 GND 15.84
R ALU_0/enb3 433
= ALU_0/enb3 ALU_0/Decoder_2x4_0/A2
= ALU_0/enb3 ALU_0/Decoder_2x4_0/NAND3_2/Y
= ALU_0/enb3 ALU_0/8XOR2_0/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_4/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_5/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_6/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_7/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/INV_0/A
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_0/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_1/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_2/enb
= ALU_0/enb3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_3/enb
C ALU_0/8XOR2_0/XOR2_2/Y GND 13.76
R ALU_0/8XOR2_0/XOR2_2/Y 56
= ALU_0/8XOR2_0/XOR2_2/Y ALU_0/8XOR2_0/m1_326_n32#
= ALU_0/8XOR2_0/XOR2_2/Y ALU_0/8XOR2_0/BUFFER8_0/A2
= ALU_0/8XOR2_0/XOR2_2/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_2/A
C ALU_0/8XOR2_0/XOR2_1/Y GND 14.76
R ALU_0/8XOR2_0/XOR2_1/Y 57
= ALU_0/8XOR2_0/XOR2_1/Y ALU_0/8XOR2_0/m1_254_n24#
= ALU_0/8XOR2_0/XOR2_1/Y ALU_0/8XOR2_0/BUFFER8_0/A1
= ALU_0/8XOR2_0/XOR2_1/Y ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_1/A
R ALU_0/8XOR2_0/XOR2_5/a_2_68# 25
C ALU_0/8XOR2_0/XOR2_5/INV_0/Y GND 3.32
R ALU_0/8XOR2_0/XOR2_5/INV_0/Y 94
= ALU_0/8XOR2_0/XOR2_5/INV_0/Y ALU_0/8XOR2_0/XOR2_5/a_20_37#
C ALU_0/8XOR2_0/XOR2_5/INV_1/Y GND 3.44
R ALU_0/8XOR2_0/XOR2_5/INV_1/Y 94
= ALU_0/8XOR2_0/XOR2_5/INV_1/Y ALU_0/8XOR2_0/XOR2_5/a_27_45#
R ALU_0/8XOR2_0/XOR2_4/a_2_68# 25
C ALU_0/8XOR2_0/XOR2_4/INV_0/Y GND 3.32
R ALU_0/8XOR2_0/XOR2_4/INV_0/Y 94
= ALU_0/8XOR2_0/XOR2_4/INV_0/Y ALU_0/8XOR2_0/XOR2_4/a_20_37#
C ALU_0/8XOR2_0/XOR2_4/INV_1/Y GND 3.44
R ALU_0/8XOR2_0/XOR2_4/INV_1/Y 94
= ALU_0/8XOR2_0/XOR2_4/INV_1/Y ALU_0/8XOR2_0/XOR2_4/a_27_45#
R ALU_0/8XOR2_0/XOR2_3/a_2_68# 25
C ALU_0/8XOR2_0/XOR2_3/INV_0/Y GND 3.32
R ALU_0/8XOR2_0/XOR2_3/INV_0/Y 94
= ALU_0/8XOR2_0/XOR2_3/INV_0/Y ALU_0/8XOR2_0/XOR2_3/a_20_37#
C ALU_0/8XOR2_0/XOR2_3/INV_1/Y GND 3.44
R ALU_0/8XOR2_0/XOR2_3/INV_1/Y 94
= ALU_0/8XOR2_0/XOR2_3/INV_1/Y ALU_0/8XOR2_0/XOR2_3/a_27_45#
C ALU_0/XNOR2_0/Y GND 4.19
R ALU_0/XNOR2_0/Y 102
= ALU_0/XNOR2_0/Y ALU_0/XNOR2_0/INV_0/Y
= ALU_0/XNOR2_0/Y ALU_0/Decoder_2x4_0/EN
= ALU_0/XNOR2_0/Y ALU_0/m1_n314_1473#
= ALU_0/XNOR2_0/Y ALU_0/Decoder_2x4_0/INV_0/A
C ALU_0/Decoder_2x4_0/INV_2/Y GND 9.24
R ALU_0/Decoder_2x4_0/INV_2/Y 209
= ALU_0/Decoder_2x4_0/INV_2/Y ALU_0/Decoder_2x4_0/NAND3_1/C
= ALU_0/Decoder_2x4_0/INV_2/Y ALU_0/Decoder_2x4_0/NAND3_0/C
= ALU_0/Decoder_2x4_0/INV_2/Y ALU_0/Decoder_2x4_0/m1_n18_n40#
C ALU_0/Decoder_2x4_0/INV_0/Y GND 15.53
R ALU_0/Decoder_2x4_0/INV_0/Y 410
= ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/Decoder_2x4_0/NAND3_2/A
= ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/Decoder_2x4_0/NAND3_3/A
= ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/Decoder_2x4_0/NAND3_1/A
= ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/Decoder_2x4_0/NAND3_0/A
= ALU_0/Decoder_2x4_0/INV_0/Y ALU_0/Decoder_2x4_0/m1_n50_n8#
C ALU_0/Decoder_2x4_0/INV_1/Y GND 9.47
R ALU_0/Decoder_2x4_0/INV_1/Y 208
= ALU_0/Decoder_2x4_0/INV_1/Y ALU_0/Decoder_2x4_0/NAND3_2/B
= ALU_0/Decoder_2x4_0/INV_1/Y ALU_0/Decoder_2x4_0/NAND3_0/B
= ALU_0/Decoder_2x4_0/INV_1/Y ALU_0/Decoder_2x4_0/m1_n34_n24#
C func2 GND 59.93
R func2 839
= func2 ALU_0/func2
= func2 ALU_0/OR2_0/B
= func2 ALU_0/XNOR2_0/A
= func2 ALU_0/XNOR2_0/XOR2_0/A
= func2 ALU_0/XNOR2_0/XOR2_0/INV_1/A
= func2 ALU_0/NAND3_1/B
= func2 ALU_0/NAND3_0/A
= func2 ALU_0/m1_n398_248#
= func2 ALU_0/Decoder_2x4_0/S1
= func2 ALU_0/Decoder_2x4_0/NAND3_2/C
= func2 ALU_0/Decoder_2x4_0/NAND3_3/C
= func2 ALU_0/Decoder_2x4_0/INV_2/A
C ALU_0/XNOR2_0/INV_0/A GND 4.02
R ALU_0/XNOR2_0/INV_0/A 116
= ALU_0/XNOR2_0/INV_0/A ALU_0/XNOR2_0/XOR2_0/Y
= ALU_0/XNOR2_0/INV_0/A ALU_0/XNOR2_0/m1_74_40#
R ALU_0/XNOR2_0/XOR2_0/a_2_68# 25
C ALU_0/XNOR2_0/XOR2_0/INV_0/Y GND 3.32
R ALU_0/XNOR2_0/XOR2_0/INV_0/Y 94
= ALU_0/XNOR2_0/XOR2_0/INV_0/Y ALU_0/XNOR2_0/XOR2_0/a_20_37#
C ALU_0/XNOR2_0/XOR2_0/INV_1/Y GND 3.44
R ALU_0/XNOR2_0/XOR2_0/INV_1/Y 94
= ALU_0/XNOR2_0/XOR2_0/INV_1/Y ALU_0/XNOR2_0/XOR2_0/a_27_45#
C ALU_0/8bitNOR2_0/NOR2x8_0/Y6 GND 9.14
R ALU_0/8bitNOR2_0/NOR2x8_0/Y6 52
= ALU_0/8bitNOR2_0/NOR2x8_0/Y6 ALU_0/8bitNOR2_0/BUFFER8_0/A6
= ALU_0/8bitNOR2_0/NOR2x8_0/Y6 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_6/A
= ALU_0/8bitNOR2_0/NOR2x8_0/Y6 ALU_0/8bitNOR2_0/m1_190_n56#
= ALU_0/8bitNOR2_0/NOR2x8_0/Y6 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_7/Y
C ALU_0/8bitNOR2_0/NOR2x8_0/Y5 GND 9.07
R ALU_0/8bitNOR2_0/NOR2x8_0/Y5 52
= ALU_0/8bitNOR2_0/NOR2x8_0/Y5 ALU_0/8bitNOR2_0/BUFFER8_0/A5
= ALU_0/8bitNOR2_0/NOR2x8_0/Y5 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_5/A
= ALU_0/8bitNOR2_0/NOR2x8_0/Y5 ALU_0/8bitNOR2_0/m1_162_n48#
= ALU_0/8bitNOR2_0/NOR2x8_0/Y5 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_6/Y
C ALU_0/8bitNOR2_0/NOR2x8_0/Y4 GND 9.06
R ALU_0/8bitNOR2_0/NOR2x8_0/Y4 52
= ALU_0/8bitNOR2_0/NOR2x8_0/Y4 ALU_0/8bitNOR2_0/BUFFER8_0/A4
= ALU_0/8bitNOR2_0/NOR2x8_0/Y4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_4/A
= ALU_0/8bitNOR2_0/NOR2x8_0/Y4 ALU_0/8bitNOR2_0/m1_134_n40#
= ALU_0/8bitNOR2_0/NOR2x8_0/Y4 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_5/Y
C ALU_0/8bitNOR2_0/NOR2x8_0/Y3 GND 6.56
R ALU_0/8bitNOR2_0/NOR2x8_0/Y3 52
= ALU_0/8bitNOR2_0/NOR2x8_0/Y3 ALU_0/8bitNOR2_0/BUFFER8_0/A3
= ALU_0/8bitNOR2_0/NOR2x8_0/Y3 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_3/A
= ALU_0/8bitNOR2_0/NOR2x8_0/Y3 ALU_0/8bitNOR2_0/m1_106_n32#
= ALU_0/8bitNOR2_0/NOR2x8_0/Y3 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_4/Y
C ALU_0/8bitNOR2_0/NOR2x8_0/Y2 GND 9.03
R ALU_0/8bitNOR2_0/NOR2x8_0/Y2 51
= ALU_0/8bitNOR2_0/NOR2x8_0/Y2 ALU_0/8bitNOR2_0/BUFFER8_0/A2
= ALU_0/8bitNOR2_0/NOR2x8_0/Y2 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_2/A
= ALU_0/8bitNOR2_0/NOR2x8_0/Y2 ALU_0/8bitNOR2_0/m1_78_n24#
= ALU_0/8bitNOR2_0/NOR2x8_0/Y2 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_3/Y
C ALU_0/8bitNOR2_0/NOR2x8_0/Y1 GND 4.32
R ALU_0/8bitNOR2_0/NOR2x8_0/Y1 51
= ALU_0/8bitNOR2_0/NOR2x8_0/Y1 ALU_0/8bitNOR2_0/BUFFER8_0/A1
= ALU_0/8bitNOR2_0/NOR2x8_0/Y1 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_1/A
= ALU_0/8bitNOR2_0/NOR2x8_0/Y1 ALU_0/8bitNOR2_0/m1_50_n16#
= ALU_0/8bitNOR2_0/NOR2x8_0/Y1 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_2/Y
C ALU_0/8bitNOR2_0/NOR2x8_0/Y0 GND 2.74
R ALU_0/8bitNOR2_0/NOR2x8_0/Y0 49
= ALU_0/8bitNOR2_0/NOR2x8_0/Y0 ALU_0/8bitNOR2_0/BUFFER8_0/A0
= ALU_0/8bitNOR2_0/NOR2x8_0/Y0 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_0/A
= ALU_0/8bitNOR2_0/NOR2x8_0/Y0 ALU_0/8bitNOR2_0/m1_22_n8#
= ALU_0/8bitNOR2_0/NOR2x8_0/Y0 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_1/Y
C ALU_0/8bitNOR2_0/NOR2x8_0/Y7 GND 8.15
R ALU_0/8bitNOR2_0/NOR2x8_0/Y7 53
= ALU_0/8bitNOR2_0/NOR2x8_0/Y7 ALU_0/8bitNOR2_0/BUFFER8_0/A7
= ALU_0/8bitNOR2_0/NOR2x8_0/Y7 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_7/A
= ALU_0/8bitNOR2_0/NOR2x8_0/Y7 ALU_0/8bitNOR2_0/m1_218_n64#
= ALU_0/8bitNOR2_0/NOR2x8_0/Y7 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_0/Y
C ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y GND 14.43
R ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y 262
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_4/en
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_5/en
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_6/en
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_7/en
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_3/en
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_0/en
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_1/en
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_2/en
= ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitNOR2_0/BUFFER8_0/m1_10_n8#
C ALU_0/enb4 GND 17.38
R ALU_0/enb4 430
= ALU_0/enb4 ALU_0/Decoder_2x4_0/A3
= ALU_0/enb4 ALU_0/Decoder_2x4_0/NAND3_3/Y
= ALU_0/enb4 ALU_0/8bitNOR2_0/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_4/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_5/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_6/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_7/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/INV_0/A
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_0/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_1/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_2/enb
= ALU_0/enb4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_3/enb
C ALU_0/8bitOR2_0/OR2x8_0/Y7 GND 7.50
R ALU_0/8bitOR2_0/OR2x8_0/Y7 41
= ALU_0/8bitOR2_0/OR2x8_0/Y7 ALU_0/8bitOR2_0/BUFFER8_0/A7
= ALU_0/8bitOR2_0/OR2x8_0/Y7 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_7/A
= ALU_0/8bitOR2_0/OR2x8_0/Y7 ALU_0/8bitOR2_0/m1_346_n68#
= ALU_0/8bitOR2_0/OR2x8_0/Y7 ALU_0/8bitOR2_0/OR2x8_0/OR2_7/Y
C ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_2_8# GND 4.41
R ALU_0/8bitOR2_0/OR2x8_0/OR2_7/a_2_8# 116
C ALU_0/8bitOR2_0/OR2x8_0/Y6 GND 7.98
R ALU_0/8bitOR2_0/OR2x8_0/Y6 41
= ALU_0/8bitOR2_0/OR2x8_0/Y6 ALU_0/8bitOR2_0/BUFFER8_0/A6
= ALU_0/8bitOR2_0/OR2x8_0/Y6 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_6/A
= ALU_0/8bitOR2_0/OR2x8_0/Y6 ALU_0/8bitOR2_0/m1_302_n60#
= ALU_0/8bitOR2_0/OR2x8_0/Y6 ALU_0/8bitOR2_0/OR2x8_0/OR2_6/Y
C ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_2_8# GND 4.41
R ALU_0/8bitOR2_0/OR2x8_0/OR2_6/a_2_8# 116
C ALU_0/8bitOR2_0/OR2x8_0/Y5 GND 9.14
R ALU_0/8bitOR2_0/OR2x8_0/Y5 41
= ALU_0/8bitOR2_0/OR2x8_0/Y5 ALU_0/8bitOR2_0/BUFFER8_0/A5
= ALU_0/8bitOR2_0/OR2x8_0/Y5 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_5/A
= ALU_0/8bitOR2_0/OR2x8_0/Y5 ALU_0/8bitOR2_0/m1_258_n52#
= ALU_0/8bitOR2_0/OR2x8_0/Y5 ALU_0/8bitOR2_0/OR2x8_0/OR2_5/Y
C ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_2_8# GND 4.41
R ALU_0/8bitOR2_0/OR2x8_0/OR2_5/a_2_8# 116
C ALU_0/8bitOR2_0/OR2x8_0/Y4 GND 9.50
R ALU_0/8bitOR2_0/OR2x8_0/Y4 41
= ALU_0/8bitOR2_0/OR2x8_0/Y4 ALU_0/8bitOR2_0/BUFFER8_0/A4
= ALU_0/8bitOR2_0/OR2x8_0/Y4 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_4/A
= ALU_0/8bitOR2_0/OR2x8_0/Y4 ALU_0/8bitOR2_0/m1_214_n44#
= ALU_0/8bitOR2_0/OR2x8_0/Y4 ALU_0/8bitOR2_0/OR2x8_0/OR2_4/Y
C ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_2_8# GND 4.41
R ALU_0/8bitOR2_0/OR2x8_0/OR2_4/a_2_8# 116
C ALU_0/8bitOR2_0/OR2x8_0/Y3 GND 8.89
R ALU_0/8bitOR2_0/OR2x8_0/Y3 41
= ALU_0/8bitOR2_0/OR2x8_0/Y3 ALU_0/8bitOR2_0/BUFFER8_0/A3
= ALU_0/8bitOR2_0/OR2x8_0/Y3 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_3/A
= ALU_0/8bitOR2_0/OR2x8_0/Y3 ALU_0/8bitOR2_0/m1_170_n36#
= ALU_0/8bitOR2_0/OR2x8_0/Y3 ALU_0/8bitOR2_0/OR2x8_0/OR2_3/Y
C ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_2_8# GND 4.41
R ALU_0/8bitOR2_0/OR2x8_0/OR2_3/a_2_8# 116
C ALU_0/8bitOR2_0/OR2x8_0/Y2 GND 10.22
R ALU_0/8bitOR2_0/OR2x8_0/Y2 41
= ALU_0/8bitOR2_0/OR2x8_0/Y2 ALU_0/8bitOR2_0/BUFFER8_0/A2
= ALU_0/8bitOR2_0/OR2x8_0/Y2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_2/A
= ALU_0/8bitOR2_0/OR2x8_0/Y2 ALU_0/8bitOR2_0/m1_126_n28#
= ALU_0/8bitOR2_0/OR2x8_0/Y2 ALU_0/8bitOR2_0/OR2x8_0/OR2_2/Y
C ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_2_8# GND 4.41
R ALU_0/8bitOR2_0/OR2x8_0/OR2_2/a_2_8# 116
C ALU_0/8bitOR2_0/OR2x8_0/Y1 GND 2.92
R ALU_0/8bitOR2_0/OR2x8_0/Y1 41
= ALU_0/8bitOR2_0/OR2x8_0/Y1 ALU_0/8bitOR2_0/BUFFER8_0/A1
= ALU_0/8bitOR2_0/OR2x8_0/Y1 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_1/A
= ALU_0/8bitOR2_0/OR2x8_0/Y1 ALU_0/8bitOR2_0/m1_82_n20#
= ALU_0/8bitOR2_0/OR2x8_0/Y1 ALU_0/8bitOR2_0/OR2x8_0/OR2_1/Y
C ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_2_8# GND 4.41
R ALU_0/8bitOR2_0/OR2x8_0/OR2_1/a_2_8# 116
R ALU_0/8bitOR2_0/OR2x8_0/Y0 36
= ALU_0/8bitOR2_0/OR2x8_0/Y0 ALU_0/8bitOR2_0/BUFFER8_0/A0
= ALU_0/8bitOR2_0/OR2x8_0/Y0 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_0/A
= ALU_0/8bitOR2_0/OR2x8_0/Y0 ALU_0/8bitOR2_0/m1_38_n12#
= ALU_0/8bitOR2_0/OR2x8_0/Y0 ALU_0/8bitOR2_0/OR2x8_0/OR2_0/Y
C ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_2_8# GND 4.41
R ALU_0/8bitOR2_0/OR2x8_0/OR2_0/a_2_8# 116
C ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y GND 14.43
R ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y 262
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_4/en
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_5/en
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_6/en
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_7/en
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_3/en
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_0/en
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_1/en
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_2/en
= ALU_0/8bitOR2_0/BUFFER8_0/INV_0/Y ALU_0/8bitOR2_0/BUFFER8_0/m1_10_n8#
C ALU_0/enb2 GND 14.45
R ALU_0/enb2 425
= ALU_0/enb2 ALU_0/Decoder_2x4_0/A1
= ALU_0/enb2 ALU_0/Decoder_2x4_0/NAND3_1/Y
= ALU_0/enb2 ALU_0/8bitOR2_0/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_4/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_5/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_6/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_7/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/INV_0/A
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_0/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_1/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_2/enb
= ALU_0/enb2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_3/enb
C ALU_0/BARREL_SHIFT_0/AND2_3/a_2_72# GND 3.85
R ALU_0/BARREL_SHIFT_0/AND2_3/a_2_72# 116
C ALU_0/BARREL_SHIFT_0/AND2_2/a_2_72# GND 3.85
R ALU_0/BARREL_SHIFT_0/AND2_2/a_2_72# 116
C ALU_0/BARREL_SHIFT_0/AND2_1/a_2_72# GND 3.85
R ALU_0/BARREL_SHIFT_0/AND2_1/a_2_72# 116
C RorL GND 82.74
R RorL 383
= RorL ALU_0/RorL
= RorL ALU_0/BARREL_SHIFT_0/RORL
= RorL ALU_0/BARREL_SHIFT_0/AND2_3/B
= RorL ALU_0/BARREL_SHIFT_0/AND2_2/B
= RorL ALU_0/BARREL_SHIFT_0/AND2_1/B
C ALU_0/BARREL_SHIFT_0/AND2_0/a_2_72# GND 3.85
R ALU_0/BARREL_SHIFT_0/AND2_0/a_2_72# 116
C LorA GND 24.90
R LorA 131
= LorA ALU_0/Sign
= LorA ALU_0/BARREL_SHIFT_0/SIGN
= LorA ALU_0/BARREL_SHIFT_0/AND2_0/B
C ALU_0/BARREL_SHIFT_0/AND2_3/Y GND 62.39
R ALU_0/BARREL_SHIFT_0/AND2_3/Y 1390
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/m1_2278_4#
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/S1
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_941_n16#
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_113_n16#
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_251_n16#
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_389_n16#
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_527_n16#
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_665_n16#
= ALU_0/BARREL_SHIFT_0/AND2_3/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_803_n16#
C B0 GND 371.12
R B0 3016
= B0 EQUALv2_0/B0
= B0 EQUALv2_0/XOR2_0/B
= B0 EQUALv2_0/XOR2_0/INV_0/A
= B0 REGISTER_FILEv2_0/B0
= B0 m1_3789_496#
= B0 REGISTER_FILEv2_0/REG8v2_0/B0
= B0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/Y0
= B0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_0/Y
= B0 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/m1_59_40#
= B0 REGISTER_FILEv2_0/REG8v2_1/B0
= B0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/Y0
= B0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_0/Y
= B0 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/m1_59_40#
= B0 REGISTER_FILEv2_0/REG8v2_2/B0
= B0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/Y0
= B0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_0/Y
= B0 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/m1_59_40#
= B0 REGISTER_FILEv2_0/REG8v2_3/B0
= B0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/Y0
= B0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_0/Y
= B0 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/m1_59_40#
= B0 REGISTER_FILEv2_0/REG8v2_4/B0
= B0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/Y0
= B0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_0/Y
= B0 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/m1_59_40#
= B0 REGISTER_FILEv2_0/REG8v2_5/B0
= B0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/Y0
= B0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_0/Y
= B0 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/m1_59_40#
= B0 REGISTER_FILEv2_0/REG8v2_6/B0
= B0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/Y0
= B0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_0/Y
= B0 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/m1_59_40#
= B0 REGISTER_FILEv2_0/REG0v2_0/B0
= B0 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/Y0
= B0 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_0/Y
= B0 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/m1_59_40#
= B0 ALU_0/B0
= B0 ALU_0/8bitADDSUB_0/B0
= B0 ALU_0/8bitADDSUB_0/1bitAddSub_0/B
= B0 ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/B
= B0 ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/A
= B0 ALU_0/8bitAND2_0/B0
= B0 ALU_0/8bitAND2_0/8AND2_0/B0
= B0 ALU_0/8bitAND2_0/8AND2_0/AND2_0/A
= B0 ALU_0/8bitOR2_0/B0
= B0 ALU_0/8bitOR2_0/OR2x8_0/B0
= B0 ALU_0/8bitOR2_0/OR2x8_0/OR2_0/B
= B0 ALU_0/8XOR2_0/B0
= B0 ALU_0/8XOR2_0/m1_134_38#
= B0 ALU_0/8XOR2_0/XOR2_0/B
= B0 ALU_0/8XOR2_0/XOR2_0/INV_0/A
= B0 ALU_0/8bitNOR2_0/B0
= B0 ALU_0/8bitNOR2_0/NOR2x8_0/B0
= B0 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_1/B
= B0 ALU_0/Comparator8_0/B0
= B0 ALU_0/Comparator8_0/Comparator4_0/B0
= B0 ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/B
= B0 ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/B
= B0 ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/INV_1/A
= B0 ALU_0/BARREL_SHIFT_0/B0
= B0 ALU_0/BARREL_SHIFT_0/AND2_3/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/S
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/en
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/enb
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/S
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/en
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/enb
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/S
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/en
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/enb
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/S
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/en
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/enb
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/S
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/en
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/enb
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/S
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/en
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/enb
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/S
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/en
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/enb
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/S0
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/S
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/en
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/enb
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/A
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_43_n8#
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_871_n8#
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_181_n8#
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_319_n8#
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_457_n8#
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_595_n8#
= B0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m1_733_n8#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 GND 33.29
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 86
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_7/A
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/Y7
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 ALU_0/BARREL_SHIFT_0/m1_2412_n136#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 GND 33.45
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 85
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_6/A
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/Y6
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 ALU_0/BARREL_SHIFT_0/m1_2412_n128#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 GND 32.76
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 84
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_5/A
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/Y5
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 ALU_0/BARREL_SHIFT_0/m1_2412_n120#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 GND 33.39
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 82
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_4/A
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/Y4
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 ALU_0/BARREL_SHIFT_0/m1_2412_n112#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 GND 31.17
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 83
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_2/A
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/Y2
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 ALU_0/BARREL_SHIFT_0/m1_2412_n96#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m2_309_24#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 GND 30.88
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 84
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_3/A
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/Y3
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/m1_2412_n104#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 GND 30.51
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 82
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/Y1
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 ALU_0/BARREL_SHIFT_0/m1_2412_n88#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m2_171_24#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 GND 29.03
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 81
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/Y0
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/m1_2412_n80#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/m2_103_29#
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/A0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/AND2_2/Y GND 63.31
R ALU_0/BARREL_SHIFT_0/AND2_2/Y 1390
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/m1_1138_4#
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/S1
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_941_n16#
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_113_n16#
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_251_n16#
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_389_n16#
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_527_n16#
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_665_n16#
= ALU_0/BARREL_SHIFT_0/AND2_2/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_803_n16#
C B1 GND 354.58
R B1 3006
= B1 EQUALv2_0/B1
= B1 EQUALv2_0/XOR2_1/B
= B1 EQUALv2_0/XOR2_1/INV_0/A
= B1 REGISTER_FILEv2_0/B1
= B1 m1_3797_488#
= B1 REGISTER_FILEv2_0/REG8v2_0/B1
= B1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/Y1
= B1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_1/Y
= B1 REGISTER_FILEv2_0/REG8v2_1/B1
= B1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/Y1
= B1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_1/Y
= B1 REGISTER_FILEv2_0/REG8v2_2/B1
= B1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/Y1
= B1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_1/Y
= B1 REGISTER_FILEv2_0/REG8v2_3/B1
= B1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/Y1
= B1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_1/Y
= B1 REGISTER_FILEv2_0/REG8v2_4/B1
= B1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/Y1
= B1 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_1/Y
= B1 REGISTER_FILEv2_0/REG8v2_5/B1
= B1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/Y1
= B1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_1/Y
= B1 REGISTER_FILEv2_0/REG8v2_6/B1
= B1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/Y1
= B1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_1/Y
= B1 REGISTER_FILEv2_0/REG0v2_0/B1
= B1 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/Y1
= B1 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_1/Y
= B1 ALU_0/B1
= B1 ALU_0/8bitADDSUB_0/B1
= B1 ALU_0/8bitADDSUB_0/1bitAddSub_1/B
= B1 ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/B
= B1 ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/A
= B1 ALU_0/8bitAND2_0/B1
= B1 ALU_0/8bitAND2_0/8AND2_0/B1
= B1 ALU_0/8bitAND2_0/8AND2_0/AND2_1/A
= B1 ALU_0/8bitOR2_0/B1
= B1 ALU_0/8bitOR2_0/OR2x8_0/B1
= B1 ALU_0/8bitOR2_0/OR2x8_0/OR2_1/B
= B1 ALU_0/8XOR2_0/B1
= B1 ALU_0/8XOR2_0/m1_206_38#
= B1 ALU_0/8XOR2_0/XOR2_1/B
= B1 ALU_0/8XOR2_0/XOR2_1/INV_0/A
= B1 ALU_0/8bitNOR2_0/B1
= B1 ALU_0/8bitNOR2_0/NOR2x8_0/B1
= B1 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_2/B
= B1 ALU_0/Comparator8_0/B1
= B1 ALU_0/Comparator8_0/Comparator4_0/B1
= B1 ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/B
= B1 ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/B
= B1 ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/INV_1/A
= B1 ALU_0/BARREL_SHIFT_0/B1
= B1 ALU_0/BARREL_SHIFT_0/AND2_2/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/S
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/en
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/enb
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/S
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/en
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/enb
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/S
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/en
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/enb
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/S
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/en
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/enb
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/S
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/en
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/enb
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/S
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/en
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/enb
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/S
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/en
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/enb
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/S0
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/S
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/en
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/enb
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/A
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_43_n8#
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_871_n8#
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_181_n8#
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_319_n8#
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_457_n8#
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_595_n8#
= B1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m1_733_n8#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/second7 GND 56.05
R ALU_0/BARREL_SHIFT_0/second7 124
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/A7
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/A
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/B6
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/B
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/Y7
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/Y
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/second7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/second6 GND 7.17
R ALU_0/BARREL_SHIFT_0/second6 147
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/C7
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/C
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/A6
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/A
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/B5
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/B
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/Y6
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/Y
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/second6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/second5 GND 5.88
R ALU_0/BARREL_SHIFT_0/second5 147
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/C6
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/C
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/A5
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/A
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/B4
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/B
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/Y5
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/Y
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/second5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/second4 GND 6.83
R ALU_0/BARREL_SHIFT_0/second4 147
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/C5
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/C
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/A4
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/A
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/B3
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/B
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/Y4
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/Y
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/second4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/second2 GND 5.36
R ALU_0/BARREL_SHIFT_0/second2 146
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/C3
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/C
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/A2
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/A
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/B1
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/B
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/Y2
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/Y
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/second2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m2_309_24#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/second3 GND 7.35
R ALU_0/BARREL_SHIFT_0/second3 145
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/C4
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/C
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/A3
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/A
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/B2
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/B
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/Y3
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/Y
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/second3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/m1_10_12#
R ALU_0/BARREL_SHIFT_0/second1 104
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/C2
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/C
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/A1
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/A
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/B0
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/B
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/Y1
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/Y
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/second1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A GND 6.21
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m2_171_24#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/m1_10_12#
R ALU_0/BARREL_SHIFT_0/second0 84
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/C1
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/C
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/A0
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/A
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/Y0
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/Y
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/m2_103_29#
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/second0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A GND 6.26
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_1177_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/AND2_1/Y GND 62.81
R ALU_0/BARREL_SHIFT_0/AND2_1/Y 1390
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/m1_n42_4#
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/S1
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/S
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/enb
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/A
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_941_n16#
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_113_n16#
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_251_n16#
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_389_n16#
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_527_n16#
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_665_n16#
= ALU_0/BARREL_SHIFT_0/AND2_1/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_803_n16#
C B2 GND 330.00
R B2 2988
= B2 EQUALv2_0/B2
= B2 EQUALv2_0/XOR2_2/B
= B2 EQUALv2_0/XOR2_2/INV_0/A
= B2 REGISTER_FILEv2_0/B2
= B2 m1_3805_480#
= B2 REGISTER_FILEv2_0/REG8v2_0/B2
= B2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/Y2
= B2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_1/BUFFER2_2/Y
= B2 REGISTER_FILEv2_0/REG8v2_1/B2
= B2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/Y2
= B2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_1/BUFFER2_2/Y
= B2 REGISTER_FILEv2_0/REG8v2_2/B2
= B2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/Y2
= B2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_1/BUFFER2_2/Y
= B2 REGISTER_FILEv2_0/REG8v2_3/B2
= B2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/Y2
= B2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_1/BUFFER2_2/Y
= B2 REGISTER_FILEv2_0/REG8v2_4/B2
= B2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/Y2
= B2 REGISTER_FILEv2_0/REG8v2_4/BUFFER8v2_1/BUFFER2_2/Y
= B2 REGISTER_FILEv2_0/REG8v2_5/B2
= B2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/Y2
= B2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_1/BUFFER2_2/Y
= B2 REGISTER_FILEv2_0/REG8v2_6/B2
= B2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/Y2
= B2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_1/BUFFER2_2/Y
= B2 REGISTER_FILEv2_0/REG0v2_0/B2
= B2 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/Y2
= B2 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_1/BUFFER2_2/Y
= B2 ALU_0/B2
= B2 ALU_0/8bitADDSUB_0/B2
= B2 ALU_0/8bitADDSUB_0/1bitAddSub_2/B
= B2 ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/B
= B2 ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/A
= B2 ALU_0/8bitAND2_0/B2
= B2 ALU_0/8bitAND2_0/8AND2_0/B2
= B2 ALU_0/8bitAND2_0/8AND2_0/AND2_2/A
= B2 ALU_0/8bitOR2_0/B2
= B2 ALU_0/8bitOR2_0/OR2x8_0/B2
= B2 ALU_0/8bitOR2_0/OR2x8_0/OR2_2/B
= B2 ALU_0/8XOR2_0/B2
= B2 ALU_0/8XOR2_0/m1_278_38#
= B2 ALU_0/8XOR2_0/XOR2_2/B
= B2 ALU_0/8XOR2_0/XOR2_2/INV_0/A
= B2 ALU_0/8bitNOR2_0/B2
= B2 ALU_0/8bitNOR2_0/NOR2x8_0/B2
= B2 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_3/B
= B2 ALU_0/Comparator8_0/B2
= B2 ALU_0/Comparator8_0/Comparator4_0/B2
= B2 ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/B
= B2 ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/B
= B2 ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/INV_1/A
= B2 ALU_0/BARREL_SHIFT_0/B2
= B2 ALU_0/BARREL_SHIFT_0/AND2_1/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/S
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/en
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/enb
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/S
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/en
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/enb
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/S
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/en
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/enb
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/S
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/en
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/enb
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/S
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/en
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/enb
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/S
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/en
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/enb
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/S
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/en
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/enb
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/S0
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/S
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/en
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/enb
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/A
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_43_n8#
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_871_n8#
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_181_n8#
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_319_n8#
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_457_n8#
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_595_n8#
= B2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m1_733_n8#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/first7 GND 55.71
R ALU_0/BARREL_SHIFT_0/first7 127
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/A7
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/A
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/B5
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/B
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/m2_1073_44#
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/Y7
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/Y
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/first7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A GND 6.26
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_1003_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/first6 GND 51.41
R ALU_0/BARREL_SHIFT_0/first6 124
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/A6
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/A
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/B4
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/B
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/m2_935_44#
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/Y6
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/Y
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/first6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A GND 6.26
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_865_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/first5 GND 60.16
R ALU_0/BARREL_SHIFT_0/first5 152
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/C7
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/C
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/A5
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/A
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/B3
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/B
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/m2_797_44#
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/Y5
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/Y
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/first5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A GND 4.44
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_727_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/first4 GND 56.27
R ALU_0/BARREL_SHIFT_0/first4 150
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/C6
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/C
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/A4
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/A
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/B2
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/B
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/m2_659_44#
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/Y4
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/Y
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/first4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A GND 6.26
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_589_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/AND2_0/Y GND 91.90
R ALU_0/BARREL_SHIFT_0/AND2_0/Y 247
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/B7
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_2/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/B7
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/B6
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/B7
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/B6
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/B5
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/m1_n2_n68#
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/B4
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/AND2_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_1/A
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/first2 GND 48.76
R ALU_0/BARREL_SHIFT_0/first2 145
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/C4
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/C
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_4/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/A2
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/A
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/B0
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/B
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/m2_383_44#
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/Y2
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/Y
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/first2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A GND 5.83
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_313_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m2_309_24#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/Y
C A2 GND 322.65
R A2 1735
= A2 EQUALv2_0/A2
= A2 EQUALv2_0/XOR2_2/A
= A2 EQUALv2_0/XOR2_2/INV_1/A
= A2 REGISTER_FILEv2_0/A2
= A2 m1_3741_2396#
= A2 m1_3741_544#
= A2 REGISTER_FILEv2_0/REG8v2_0/A2
= A2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/Y2
= A2 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_2/Y
= A2 REGISTER_FILEv2_0/REG8v2_1/A2
= A2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/Y2
= A2 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_2/Y
= A2 REGISTER_FILEv2_0/REG8v2_2/A2
= A2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/Y2
= A2 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_2/Y
= A2 REGISTER_FILEv2_0/REG8v2_3/A2
= A2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/Y2
= A2 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_2/Y
= A2 REGISTER_FILEv2_0/REG8v2_5/A2
= A2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/Y2
= A2 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_2/Y
= A2 REGISTER_FILEv2_0/REG8v2_6/A2
= A2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/Y2
= A2 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_2/Y
= A2 REGISTER_FILEv2_0/REG0v2_0/A2
= A2 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/Y2
= A2 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_2/Y
= A2 ALU_0/A2
= A2 ALU_0/8bitADDSUB_0/A2
= A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/A
= A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/A
= A2 ALU_0/8bitAND2_0/A2
= A2 ALU_0/8bitAND2_0/8AND2_0/A2
= A2 ALU_0/8bitAND2_0/8AND2_0/AND2_2/B
= A2 ALU_0/8bitOR2_0/A2
= A2 ALU_0/8bitOR2_0/OR2x8_0/A2
= A2 ALU_0/8bitOR2_0/OR2x8_0/OR2_2/A
= A2 ALU_0/8XOR2_0/A2
= A2 ALU_0/8XOR2_0/XOR2_2/A
= A2 ALU_0/8XOR2_0/XOR2_2/INV_1/A
= A2 ALU_0/8XOR2_0/m1_262_31#
= A2 ALU_0/8XOR2_0/m2_278_27#
= A2 ALU_0/8bitNOR2_0/A2
= A2 ALU_0/8bitNOR2_0/NOR2x8_0/A2
= A2 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_3/A
= A2 ALU_0/Comparator8_0/A2
= A2 ALU_0/Comparator8_0/Comparator4_0/A2
= A2 ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/A
= A2 ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/A
= A2 ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/INV_0/A
= A2 ALU_0/BARREL_SHIFT_0/A2
= A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/C6
= A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/C
= A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/B
= A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_1/TRANSMISSION_1/A
= A2 ALU_0/BARREL_SHIFT_0/m1_305_75#
= A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/A2
= A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/A
= A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/A
= A2 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_0/A
C A6 GND 365.01
R A6 1806
= A6 EQUALv2_0/A6
= A6 EQUALv2_0/XOR2_6/A
= A6 EQUALv2_0/XOR2_6/INV_1/A
= A6 REGISTER_FILEv2_0/A6
= A6 m1_3773_2364#
= A6 m1_3773_512#
= A6 REGISTER_FILEv2_0/REG8v2_0/A6
= A6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/Y6
= A6 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_6/Y
= A6 REGISTER_FILEv2_0/REG8v2_1/A6
= A6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/Y6
= A6 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_6/Y
= A6 REGISTER_FILEv2_0/REG8v2_2/A6
= A6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/Y6
= A6 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_6/Y
= A6 REGISTER_FILEv2_0/REG8v2_3/A6
= A6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/Y6
= A6 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_6/Y
= A6 REGISTER_FILEv2_0/REG8v2_5/A6
= A6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/Y6
= A6 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_6/Y
= A6 REGISTER_FILEv2_0/REG8v2_6/A6
= A6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/Y6
= A6 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_6/Y
= A6 REGISTER_FILEv2_0/REG0v2_0/A6
= A6 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/Y6
= A6 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_6/Y
= A6 ALU_0/A6
= A6 ALU_0/8bitADDSUB_0/A6
= A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/A
= A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/A
= A6 ALU_0/8bitAND2_0/A6
= A6 ALU_0/8bitAND2_0/a_243_27#
= A6 ALU_0/8bitAND2_0/8AND2_0/A6
= A6 ALU_0/8bitAND2_0/8AND2_0/AND2_6/B
= A6 ALU_0/8bitOR2_0/A6
= A6 ALU_0/8bitOR2_0/OR2x8_0/A6
= A6 ALU_0/8bitOR2_0/OR2x8_0/OR2_6/A
= A6 ALU_0/8XOR2_0/A6
= A6 ALU_0/8XOR2_0/XOR2_6/A
= A6 ALU_0/8XOR2_0/XOR2_6/INV_1/A
= A6 ALU_0/8XOR2_0/m1_550_31#
= A6 ALU_0/8XOR2_0/m2_566_27#
= A6 ALU_0/8bitNOR2_0/A6
= A6 ALU_0/8bitNOR2_0/NOR2x8_0/A6
= A6 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_7/A
= A6 ALU_0/Comparator8_0/A6
= A6 ALU_0/Comparator8_0/Comparator4_1/A2
= A6 ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/A
= A6 ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/A
= A6 ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/INV_0/A
= A6 ALU_0/BARREL_SHIFT_0/A6
= A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/A6
= A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/A
= A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/A
= A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_6/MUX2to1_0/TRANSMISSION_0/A
= A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/B2
= A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/B
= A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/B
= A6 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_2/MUX2to1_0/TRANSMISSION_1/A
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/first3 GND 51.41
R ALU_0/BARREL_SHIFT_0/first3 148
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/C5
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/C
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/A3
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/A
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/B1
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/B
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/B
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/m2_521_44#
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/Y3
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/Y
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/first3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A GND 6.26
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_451_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/Y
C A3 GND 327.52
R A3 1764
= A3 EQUALv2_0/A3
= A3 EQUALv2_0/XOR2_3/A
= A3 EQUALv2_0/XOR2_3/INV_1/A
= A3 REGISTER_FILEv2_0/A3
= A3 m1_3749_2388#
= A3 m1_3749_536#
= A3 REGISTER_FILEv2_0/REG8v2_0/A3
= A3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/Y3
= A3 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_3/Y
= A3 REGISTER_FILEv2_0/REG8v2_1/A3
= A3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/Y3
= A3 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_3/Y
= A3 REGISTER_FILEv2_0/REG8v2_2/A3
= A3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/Y3
= A3 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_3/Y
= A3 REGISTER_FILEv2_0/REG8v2_3/A3
= A3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/Y3
= A3 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_3/Y
= A3 REGISTER_FILEv2_0/REG8v2_5/A3
= A3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/Y3
= A3 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_3/Y
= A3 REGISTER_FILEv2_0/REG8v2_6/A3
= A3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/Y3
= A3 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_3/Y
= A3 REGISTER_FILEv2_0/REG0v2_0/A3
= A3 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/Y3
= A3 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_3/Y
= A3 ALU_0/A3
= A3 ALU_0/8bitADDSUB_0/A3
= A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/A
= A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/A
= A3 ALU_0/8bitAND2_0/A3
= A3 ALU_0/8bitAND2_0/8AND2_0/A3
= A3 ALU_0/8bitAND2_0/8AND2_0/AND2_3/B
= A3 ALU_0/8bitOR2_0/A3
= A3 ALU_0/8bitOR2_0/OR2x8_0/A3
= A3 ALU_0/8bitOR2_0/OR2x8_0/OR2_3/A
= A3 ALU_0/8XOR2_0/A3
= A3 ALU_0/8XOR2_0/XOR2_3/A
= A3 ALU_0/8XOR2_0/XOR2_3/INV_1/A
= A3 ALU_0/8XOR2_0/m1_334_31#
= A3 ALU_0/8XOR2_0/m2_350_27#
= A3 ALU_0/8bitNOR2_0/A3
= A3 ALU_0/8bitNOR2_0/NOR2x8_0/A3
= A3 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_4/A
= A3 ALU_0/Comparator8_0/A3
= A3 ALU_0/Comparator8_0/Comparator4_0/A3
= A3 ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/A
= A3 ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/A
= A3 ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/INV_0/A
= A3 ALU_0/BARREL_SHIFT_0/A3
= A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/C7
= A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/C
= A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/B
= A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_1/TRANSMISSION_1/A
= A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/A3
= A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/A
= A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/A
= A3 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_0/A
C A7 GND 395.46
R A7 1900
= A7 EQUALv2_0/A7
= A7 EQUALv2_0/XOR2_7/A
= A7 EQUALv2_0/XOR2_7/INV_1/A
= A7 REGISTER_FILEv2_0/A7
= A7 m1_3781_2356#
= A7 m1_3781_504#
= A7 REGISTER_FILEv2_0/REG8v2_0/A7
= A7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/Y7
= A7 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_7/Y
= A7 REGISTER_FILEv2_0/REG8v2_1/A7
= A7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/Y7
= A7 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_7/Y
= A7 REGISTER_FILEv2_0/REG8v2_2/A7
= A7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/Y7
= A7 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_7/Y
= A7 REGISTER_FILEv2_0/REG8v2_3/A7
= A7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/Y7
= A7 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_7/Y
= A7 REGISTER_FILEv2_0/REG8v2_5/A7
= A7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/Y7
= A7 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_7/Y
= A7 REGISTER_FILEv2_0/REG8v2_6/A7
= A7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/Y7
= A7 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_7/Y
= A7 REGISTER_FILEv2_0/REG0v2_0/A7
= A7 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/Y7
= A7 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_7/Y
= A7 ALU_0/A7
= A7 ALU_0/8bitADDSUB_0/A7
= A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/A
= A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/A
= A7 ALU_0/8bitAND2_0/A7
= A7 ALU_0/8bitAND2_0/a_283_27#
= A7 ALU_0/8bitAND2_0/8AND2_0/A7
= A7 ALU_0/8bitAND2_0/8AND2_0/AND2_7/B
= A7 ALU_0/8bitOR2_0/A7
= A7 ALU_0/8bitOR2_0/OR2x8_0/A7
= A7 ALU_0/8bitOR2_0/OR2x8_0/OR2_7/A
= A7 ALU_0/8XOR2_0/A7
= A7 ALU_0/8XOR2_0/XOR2_7/A
= A7 ALU_0/8XOR2_0/XOR2_7/INV_1/A
= A7 ALU_0/8XOR2_0/m1_622_31#
= A7 ALU_0/8XOR2_0/m2_638_27#
= A7 ALU_0/8bitNOR2_0/A7
= A7 ALU_0/8bitNOR2_0/NOR2x8_0/A7
= A7 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_0/A
= A7 ALU_0/Comparator8_0/A7
= A7 ALU_0/Comparator8_0/Comparator4_1/A3
= A7 ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/A
= A7 ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/A
= A7 ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/INV_0/A
= A7 ALU_0/BARREL_SHIFT_0/A7
= A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/A7
= A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/A
= A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/A
= A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_7/MUX2to1_0/TRANSMISSION_0/A
= A7 ALU_0/BARREL_SHIFT_0/AND2_0/A
= A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/B3
= A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/B
= A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/B
= A7 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_3/MUX2to1_0/TRANSMISSION_1/A
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/first1 GND 44.25
R ALU_0/BARREL_SHIFT_0/first1 114
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/C3
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/C
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_3/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/A1
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/A
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/m2_245_44#
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/Y1
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/Y
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/first1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A GND 6.26
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_175_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m2_171_24#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/Y
C A1 GND 309.64
R A1 1745
= A1 EQUALv2_0/A1
= A1 EQUALv2_0/XOR2_1/A
= A1 EQUALv2_0/XOR2_1/INV_1/A
= A1 REGISTER_FILEv2_0/A1
= A1 m1_3733_2404#
= A1 m1_3733_552#
= A1 REGISTER_FILEv2_0/REG8v2_0/A1
= A1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/Y1
= A1 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_1/Y
= A1 REGISTER_FILEv2_0/REG8v2_1/A1
= A1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/Y1
= A1 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_1/Y
= A1 REGISTER_FILEv2_0/REG8v2_2/A1
= A1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/Y1
= A1 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_1/Y
= A1 REGISTER_FILEv2_0/REG8v2_3/A1
= A1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/Y1
= A1 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_1/Y
= A1 REGISTER_FILEv2_0/REG8v2_5/A1
= A1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/Y1
= A1 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_1/Y
= A1 REGISTER_FILEv2_0/REG8v2_6/A1
= A1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/Y1
= A1 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_1/Y
= A1 REGISTER_FILEv2_0/REG0v2_0/A1
= A1 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/Y1
= A1 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_1/Y
= A1 ALU_0/A1
= A1 ALU_0/8bitADDSUB_0/A1
= A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/A
= A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/A
= A1 ALU_0/8bitAND2_0/A1
= A1 ALU_0/8bitAND2_0/8AND2_0/A1
= A1 ALU_0/8bitAND2_0/8AND2_0/AND2_1/B
= A1 ALU_0/8bitOR2_0/A1
= A1 ALU_0/8bitOR2_0/OR2x8_0/A1
= A1 ALU_0/8bitOR2_0/OR2x8_0/OR2_1/A
= A1 ALU_0/8XOR2_0/A1
= A1 ALU_0/8XOR2_0/XOR2_1/A
= A1 ALU_0/8XOR2_0/XOR2_1/INV_1/A
= A1 ALU_0/8XOR2_0/m1_190_31#
= A1 ALU_0/8XOR2_0/m2_206_27#
= A1 ALU_0/8bitNOR2_0/A1
= A1 ALU_0/8bitNOR2_0/NOR2x8_0/A1
= A1 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_2/A
= A1 ALU_0/Comparator8_0/A1
= A1 ALU_0/Comparator8_0/Comparator4_0/A1
= A1 ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/A
= A1 ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/A
= A1 ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/INV_0/A
= A1 ALU_0/BARREL_SHIFT_0/A1
= A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/C5
= A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/C
= A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/B
= A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_1/TRANSMISSION_1/A
= A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/A1
= A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/A
= A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/A
= A1 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_0/A
C A5 GND 335.08
R A5 1745
= A5 EQUALv2_0/A5
= A5 EQUALv2_0/XOR2_5/A
= A5 EQUALv2_0/XOR2_5/INV_1/A
= A5 REGISTER_FILEv2_0/A5
= A5 m1_3765_2372#
= A5 m1_3765_520#
= A5 REGISTER_FILEv2_0/REG8v2_0/A5
= A5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/Y5
= A5 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_5/Y
= A5 REGISTER_FILEv2_0/REG8v2_1/A5
= A5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/Y5
= A5 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_5/Y
= A5 REGISTER_FILEv2_0/REG8v2_2/A5
= A5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/Y5
= A5 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_5/Y
= A5 REGISTER_FILEv2_0/REG8v2_3/A5
= A5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/Y5
= A5 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_5/Y
= A5 REGISTER_FILEv2_0/REG8v2_5/A5
= A5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/Y5
= A5 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_5/Y
= A5 REGISTER_FILEv2_0/REG8v2_6/A5
= A5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/Y5
= A5 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_5/Y
= A5 REGISTER_FILEv2_0/REG0v2_0/A5
= A5 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/Y5
= A5 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_5/Y
= A5 ALU_0/A5
= A5 ALU_0/8bitADDSUB_0/A5
= A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/A
= A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/A
= A5 ALU_0/8bitAND2_0/A5
= A5 ALU_0/8bitAND2_0/a_203_27#
= A5 ALU_0/8bitAND2_0/8AND2_0/A5
= A5 ALU_0/8bitAND2_0/8AND2_0/AND2_5/B
= A5 ALU_0/8bitOR2_0/A5
= A5 ALU_0/8bitOR2_0/OR2x8_0/A5
= A5 ALU_0/8bitOR2_0/OR2x8_0/OR2_5/A
= A5 ALU_0/8XOR2_0/A5
= A5 ALU_0/8XOR2_0/XOR2_5/A
= A5 ALU_0/8XOR2_0/XOR2_5/INV_1/A
= A5 ALU_0/8XOR2_0/m1_478_31#
= A5 ALU_0/8XOR2_0/m2_494_27#
= A5 ALU_0/8bitNOR2_0/A5
= A5 ALU_0/8bitNOR2_0/NOR2x8_0/A5
= A5 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_6/A
= A5 ALU_0/Comparator8_0/A5
= A5 ALU_0/Comparator8_0/Comparator4_1/A1
= A5 ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/A
= A5 ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/A
= A5 ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/INV_0/A
= A5 ALU_0/BARREL_SHIFT_0/A5
= A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/A5
= A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/A
= A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/A
= A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_5/MUX2to1_0/TRANSMISSION_0/A
= A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/B1
= A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/B
= A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/B
= A5 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_1/MUX2to1_0/TRANSMISSION_1/A
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/m1_10_12#
C ALU_0/BARREL_SHIFT_0/first0 GND 40.32
R ALU_0/BARREL_SHIFT_0/first0 114
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/C2
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/C
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/B
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_2/MUX2to1_1/TRANSMISSION_1/A
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/A0
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/A
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/A
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_1/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/m2_107_44#
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/Y0
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/Y
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/m2_103_29#
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/Y
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/first0 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/Y
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y GND 2.55
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y 72
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/enb
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/INV_0/Y ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/m1_10_12#
C ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A GND 6.26
R ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A 61
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/m2_37_44#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/m1_66_0#
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/TRANSMISSION_0/A
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/Y
= ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_1/A ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_0/Y
C A4 GND 326.37
R A4 1794
= A4 EQUALv2_0/A4
= A4 EQUALv2_0/XOR2_4/A
= A4 EQUALv2_0/XOR2_4/INV_1/A
= A4 REGISTER_FILEv2_0/A4
= A4 m1_3757_2380#
= A4 m1_3757_528#
= A4 REGISTER_FILEv2_0/REG8v2_0/A4
= A4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/Y4
= A4 REGISTER_FILEv2_0/REG8v2_0/BUFFER8v2_0/BUFFER2_4/Y
= A4 REGISTER_FILEv2_0/REG8v2_1/A4
= A4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/Y4
= A4 REGISTER_FILEv2_0/REG8v2_1/BUFFER8v2_0/BUFFER2_4/Y
= A4 REGISTER_FILEv2_0/REG8v2_2/A4
= A4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/Y4
= A4 REGISTER_FILEv2_0/REG8v2_2/BUFFER8v2_0/BUFFER2_4/Y
= A4 REGISTER_FILEv2_0/REG8v2_3/A4
= A4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/Y4
= A4 REGISTER_FILEv2_0/REG8v2_3/BUFFER8v2_0/BUFFER2_4/Y
= A4 REGISTER_FILEv2_0/REG8v2_5/A4
= A4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/Y4
= A4 REGISTER_FILEv2_0/REG8v2_5/BUFFER8v2_0/BUFFER2_4/Y
= A4 REGISTER_FILEv2_0/REG8v2_6/A4
= A4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/Y4
= A4 REGISTER_FILEv2_0/REG8v2_6/BUFFER8v2_0/BUFFER2_4/Y
= A4 REGISTER_FILEv2_0/REG0v2_0/A4
= A4 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/Y4
= A4 REGISTER_FILEv2_0/REG0v2_0/BUFFER8v2_0/BUFFER2_4/Y
= A4 ALU_0/A4
= A4 ALU_0/8bitADDSUB_0/A4
= A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/A
= A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/A
= A4 ALU_0/8bitAND2_0/A4
= A4 ALU_0/8bitAND2_0/8AND2_0/A4
= A4 ALU_0/8bitAND2_0/8AND2_0/AND2_4/B
= A4 ALU_0/8bitOR2_0/A4
= A4 ALU_0/8bitOR2_0/OR2x8_0/A4
= A4 ALU_0/8bitOR2_0/OR2x8_0/OR2_4/A
= A4 ALU_0/8XOR2_0/A4
= A4 ALU_0/8XOR2_0/XOR2_4/A
= A4 ALU_0/8XOR2_0/XOR2_4/INV_1/A
= A4 ALU_0/8XOR2_0/m1_406_31#
= A4 ALU_0/8XOR2_0/m2_422_27#
= A4 ALU_0/8bitNOR2_0/A4
= A4 ALU_0/8bitNOR2_0/NOR2x8_0/A4
= A4 ALU_0/8bitNOR2_0/NOR2x8_0/NOR2_5/A
= A4 ALU_0/Comparator8_0/A4
= A4 ALU_0/Comparator8_0/Comparator4_1/A0
= A4 ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/A
= A4 ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/A
= A4 ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/INV_0/A
= A4 ALU_0/BARREL_SHIFT_0/A4
= A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/A4
= A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/A
= A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/A
= A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_4/MUX2to1_0/TRANSMISSION_0/A
= A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/B0
= A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/B
= A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/B
= A4 ALU_0/BARREL_SHIFT_0/8bitMUX3to1_0/MUX3to1_0/MUX2to1_0/TRANSMISSION_1/A
C ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y GND 14.43
R ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y 262
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_4/en
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_5/en
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_6/en
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_7/en
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_3/en
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_0/en
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_1/en
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_2/en
= ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/Y ALU_0/BARREL_SHIFT_0/BUFFER8_0/m1_10_n8#
C ALU_0/enb5 GND 91.65
R ALU_0/enb5 481
= ALU_0/enb5 ALU_0/NAND3_1/Y
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/ENb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/enb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_4/enb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_5/enb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_6/enb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_7/enb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/INV_0/A
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_0/enb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_1/enb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_2/enb
= ALU_0/enb5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_3/enb
C ALU_0/Comparator8_0/INV_1/A GND 4.02
R ALU_0/Comparator8_0/INV_1/A 103
= ALU_0/Comparator8_0/INV_1/A ALU_0/Comparator8_0/AOI21_1/Y
= ALU_0/Comparator8_0/INV_1/A ALU_0/Comparator8_0/m1_2114_224#
R ALU_0/Comparator8_0/AOI21_1/a_2_69# 15
C ALU_0/Comparator8_0/INV_0/A GND 4.02
R ALU_0/Comparator8_0/INV_0/A 103
= ALU_0/Comparator8_0/INV_0/A ALU_0/Comparator8_0/AOI21_0/Y
= ALU_0/Comparator8_0/INV_0/A ALU_0/Comparator8_0/m1_2066_224#
R ALU_0/Comparator8_0/AOI21_0/a_2_69# 15
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D GND 4.37
R ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D 105
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D ALU_0/Comparator8_0/Comparator4_1/AND2_6/Y
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D ALU_0/Comparator8_0/Comparator4_1/m1_818_92#
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/D ALU_0/Comparator8_0/Comparator4_1/m1_818_52#
C ALU_0/Comparator8_0/Comparator4_1/AND2_8/B GND 11.25
R ALU_0/Comparator8_0/Comparator4_1/AND2_8/B 320
= ALU_0/Comparator8_0/Comparator4_1/AND2_8/B ALU_0/Comparator8_0/Comparator4_1/AND2_7/B
= ALU_0/Comparator8_0/Comparator4_1/AND2_8/B ALU_0/Comparator8_0/Comparator4_1/AND2_6/B
= ALU_0/Comparator8_0/Comparator4_1/AND2_8/B ALU_0/Comparator8_0/Comparator4_1/AND2_5/Y
= ALU_0/Comparator8_0/Comparator4_1/AND2_8/B ALU_0/Comparator8_0/Comparator4_1/m1_778_8#
= ALU_0/Comparator8_0/Comparator4_1/AND2_8/B ALU_0/Comparator8_0/Comparator4_1/m1_782_63#
C ALU_0/Comparator8_0/Comparator4_1/AND2_5/B GND 12.25
R ALU_0/Comparator8_0/Comparator4_1/AND2_5/B 321
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/B ALU_0/Comparator8_0/Comparator4_1/AND2_4/B
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/B ALU_0/Comparator8_0/Comparator4_1/AND2_2/B
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/B ALU_0/Comparator8_0/Comparator4_1/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/B ALU_0/Comparator8_0/Comparator4_1/m1_618_8#
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/B ALU_0/Comparator8_0/Comparator4_1/m1_622_63#
C ALU_0/Comparator8_0/AOI21_1/C GND 3.57
R ALU_0/Comparator8_0/AOI21_1/C 99
= ALU_0/Comparator8_0/AOI21_1/C ALU_0/Comparator8_0/Comparator4_1/Greater
= ALU_0/Comparator8_0/AOI21_1/C ALU_0/Comparator8_0/m1_2014_152#
= ALU_0/Comparator8_0/AOI21_1/C ALU_0/Comparator8_0/Comparator4_1/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_1/INV_0/A GND 4.62
R ALU_0/Comparator8_0/Comparator4_1/INV_0/A 127
= ALU_0/Comparator8_0/Comparator4_1/INV_0/A ALU_0/Comparator8_0/Comparator4_1/NOR4_1/Y
= ALU_0/Comparator8_0/Comparator4_1/INV_0/A ALU_0/Comparator8_0/Comparator4_1/m1_984_80#
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D GND 4.21
R ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D 105
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D ALU_0/Comparator8_0/Comparator4_1/AND2_7/Y
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/D ALU_0/Comparator8_0/Comparator4_1/m1_858_100#
C ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_7/a_2_72# 116
C ALU_0/Comparator8_0/AND2_0/B GND 7.57
R ALU_0/Comparator8_0/AND2_0/B 309
= ALU_0/Comparator8_0/AND2_0/B ALU_0/Comparator8_0/AOI21_1/A
= ALU_0/Comparator8_0/AND2_0/B ALU_0/Comparator8_0/AOI21_0/A
= ALU_0/Comparator8_0/AND2_0/B ALU_0/Comparator8_0/Comparator4_1/Equal
= ALU_0/Comparator8_0/AND2_0/B ALU_0/Comparator8_0/m1_1916_112#
= ALU_0/Comparator8_0/AND2_0/B ALU_0/Comparator8_0/Comparator4_1/AND2_8/Y
C ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_8/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_6/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_5/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C GND 7.70
R ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C 107
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C ALU_0/Comparator8_0/Comparator4_1/AND2_4/Y
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/C ALU_0/Comparator8_0/Comparator4_1/m1_738_n16#
C ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_4/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B GND 8.56
R ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B 107
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B ALU_0/Comparator8_0/Comparator4_1/AND2_3/Y
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/B ALU_0/Comparator8_0/Comparator4_1/m1_698_16#
C ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_3/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C GND 9.34
R ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C 108
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C ALU_0/Comparator8_0/Comparator4_1/AND2_2/Y
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/C ALU_0/Comparator8_0/Comparator4_1/m1_658_24#
C ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_2/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_1/a_2_72# 116
R ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B 104
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B ALU_0/Comparator8_0/Comparator4_1/AND2_0/Y
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/B ALU_0/Comparator8_0/Comparator4_1/m1_578_32#
C ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar GND 4.77
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar 105
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/A
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_6/A GND 15.59
R ALU_0/Comparator8_0/Comparator4_1/AND2_6/A 206
= ALU_0/Comparator8_0/Comparator4_1/AND2_6/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Less
= ALU_0/Comparator8_0/Comparator4_1/AND2_6/A ALU_0/Comparator8_0/Comparator4_1/a_795_73#
= ALU_0/Comparator8_0/Comparator4_1/AND2_6/A ALU_0/Comparator8_0/Comparator4_1/m1_474_n72#
= ALU_0/Comparator8_0/Comparator4_1/AND2_6/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/NOR2_0/A
= ALU_0/Comparator8_0/Comparator4_1/AND2_6/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_8/A GND 13.87
R ALU_0/Comparator8_0/Comparator4_1/AND2_8/A 127
= ALU_0/Comparator8_0/Comparator4_1/AND2_8/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Equal
= ALU_0/Comparator8_0/Comparator4_1/AND2_8/A ALU_0/Comparator8_0/Comparator4_1/m1_538_n88#
= ALU_0/Comparator8_0/Comparator4_1/AND2_8/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/NOR2_0/Y
C ALU_0/Comparator8_0/Comparator4_1/AND2_7/A GND 16.23
R ALU_0/Comparator8_0/Comparator4_1/AND2_7/A 216
= ALU_0/Comparator8_0/Comparator4_1/AND2_7/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Greater
= ALU_0/Comparator8_0/Comparator4_1/AND2_7/A ALU_0/Comparator8_0/Comparator4_1/m1_514_n80#
= ALU_0/Comparator8_0/Comparator4_1/AND2_7/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_1/AND2_7/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/NOR2_0/B
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar GND 5.29
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar 110
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_3/INV_1/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar GND 4.77
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar 105
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/A
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_2/A GND 15.53
R ALU_0/Comparator8_0/Comparator4_1/AND2_2/A 219
= ALU_0/Comparator8_0/Comparator4_1/AND2_2/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Less
= ALU_0/Comparator8_0/Comparator4_1/AND2_2/A ALU_0/Comparator8_0/Comparator4_1/m1_338_n40#
= ALU_0/Comparator8_0/Comparator4_1/AND2_2/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/NOR2_0/A
= ALU_0/Comparator8_0/Comparator4_1/AND2_2/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_5/A GND 13.97
R ALU_0/Comparator8_0/Comparator4_1/AND2_5/A 119
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Equal
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/A ALU_0/Comparator8_0/Comparator4_1/a_755_73#
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/A ALU_0/Comparator8_0/Comparator4_1/m1_402_n64#
= ALU_0/Comparator8_0/Comparator4_1/AND2_5/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/NOR2_0/Y
C ALU_0/Comparator8_0/Comparator4_1/AND2_4/A GND 16.28
R ALU_0/Comparator8_0/Comparator4_1/AND2_4/A 215
= ALU_0/Comparator8_0/Comparator4_1/AND2_4/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Greater
= ALU_0/Comparator8_0/Comparator4_1/AND2_4/A ALU_0/Comparator8_0/Comparator4_1/m1_378_n56#
= ALU_0/Comparator8_0/Comparator4_1/AND2_4/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_1/AND2_4/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/NOR2_0/B
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar GND 5.29
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar 110
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_2/INV_1/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Abar GND 4.77
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Abar 105
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/A
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_0/A GND 16.47
R ALU_0/Comparator8_0/Comparator4_1/AND2_0/A 218
= ALU_0/Comparator8_0/Comparator4_1/AND2_0/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Less
= ALU_0/Comparator8_0/Comparator4_1/AND2_0/A ALU_0/Comparator8_0/Comparator4_1/m1_202_n24#
= ALU_0/Comparator8_0/Comparator4_1/AND2_0/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/NOR2_0/A
= ALU_0/Comparator8_0/Comparator4_1/AND2_0/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_1/A GND 12.83
R ALU_0/Comparator8_0/Comparator4_1/AND2_1/A 125
= ALU_0/Comparator8_0/Comparator4_1/AND2_1/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Equal
= ALU_0/Comparator8_0/Comparator4_1/AND2_1/A ALU_0/Comparator8_0/Comparator4_1/m1_266_n32#
= ALU_0/Comparator8_0/Comparator4_1/AND2_1/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/NOR2_0/Y
C ALU_0/Comparator8_0/Comparator4_1/AND2_3/A GND 18.48
R ALU_0/Comparator8_0/Comparator4_1/AND2_3/A 217
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Greater
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/A ALU_0/Comparator8_0/Comparator4_1/m1_242_n48#
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/NOR2_0/B
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Bbar GND 5.29
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Bbar 110
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_1/INV_1/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Abar GND 4.77
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Abar 105
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/A
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Abar ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/a_2_72# 116
R ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A 219
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Less
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A ALU_0/Comparator8_0/Comparator4_1/m1_66_0#
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/NOR2_0/A
= ALU_0/Comparator8_0/Comparator4_1/NOR4_0/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/Y
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_1/AND2_3/B GND 23.52
R ALU_0/Comparator8_0/Comparator4_1/AND2_3/B 345
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/B ALU_0/Comparator8_0/Comparator4_1/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/B ALU_0/Comparator8_0/Comparator4_1/AND2_0/B
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/B ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Equal
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/B ALU_0/Comparator8_0/Comparator4_1/m1_130_n16#
= ALU_0/Comparator8_0/Comparator4_1/AND2_3/B ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/NOR2_0/Y
R ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A 216
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Greater
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/m1_106_n8#
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_1/NOR4_1/A ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/NOR2_0/B
C ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Bbar GND 5.29
R ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Bbar 110
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/Bbar ALU_0/Comparator8_0/Comparator4_1/Comparator1_0/INV_1/Y
C ALU_0/Comparator8_0/AOI21_0/C GND 5.10
R ALU_0/Comparator8_0/AOI21_0/C 97
= ALU_0/Comparator8_0/AOI21_0/C ALU_0/Comparator8_0/m1_2030_168#
= ALU_0/Comparator8_0/AOI21_0/C ALU_0/Comparator8_0/Comparator4_1/Less
= ALU_0/Comparator8_0/AOI21_0/C ALU_0/Comparator8_0/Comparator4_1/INV_1/Y
C ALU_0/Comparator8_0/Comparator4_1/INV_1/A GND 4.30
R ALU_0/Comparator8_0/Comparator4_1/INV_1/A 129
= ALU_0/Comparator8_0/Comparator4_1/INV_1/A ALU_0/Comparator8_0/Comparator4_1/NOR4_0/Y
= ALU_0/Comparator8_0/Comparator4_1/INV_1/A ALU_0/Comparator8_0/Comparator4_1/m1_939_92#
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D GND 4.37
R ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D 105
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D ALU_0/Comparator8_0/Comparator4_0/AND2_6/Y
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D ALU_0/Comparator8_0/Comparator4_0/m1_818_92#
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/D ALU_0/Comparator8_0/Comparator4_0/m1_818_52#
C ALU_0/Comparator8_0/Comparator4_0/AND2_8/B GND 11.25
R ALU_0/Comparator8_0/Comparator4_0/AND2_8/B 320
= ALU_0/Comparator8_0/Comparator4_0/AND2_8/B ALU_0/Comparator8_0/Comparator4_0/AND2_7/B
= ALU_0/Comparator8_0/Comparator4_0/AND2_8/B ALU_0/Comparator8_0/Comparator4_0/AND2_6/B
= ALU_0/Comparator8_0/Comparator4_0/AND2_8/B ALU_0/Comparator8_0/Comparator4_0/AND2_5/Y
= ALU_0/Comparator8_0/Comparator4_0/AND2_8/B ALU_0/Comparator8_0/Comparator4_0/m1_778_8#
= ALU_0/Comparator8_0/Comparator4_0/AND2_8/B ALU_0/Comparator8_0/Comparator4_0/m1_782_63#
C ALU_0/Comparator8_0/Comparator4_0/AND2_5/B GND 12.25
R ALU_0/Comparator8_0/Comparator4_0/AND2_5/B 321
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/B ALU_0/Comparator8_0/Comparator4_0/AND2_4/B
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/B ALU_0/Comparator8_0/Comparator4_0/AND2_2/B
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/B ALU_0/Comparator8_0/Comparator4_0/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/B ALU_0/Comparator8_0/Comparator4_0/m1_618_8#
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/B ALU_0/Comparator8_0/Comparator4_0/m1_622_63#
R ALU_0/Comparator8_0/AOI21_1/B 117
= ALU_0/Comparator8_0/AOI21_1/B ALU_0/Comparator8_0/Comparator4_0/Greater
= ALU_0/Comparator8_0/AOI21_1/B ALU_0/Comparator8_0/m1_996_104#
= ALU_0/Comparator8_0/AOI21_1/B ALU_0/Comparator8_0/Comparator4_0/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_0/INV_0/A GND 4.62
R ALU_0/Comparator8_0/Comparator4_0/INV_0/A 127
= ALU_0/Comparator8_0/Comparator4_0/INV_0/A ALU_0/Comparator8_0/Comparator4_0/NOR4_1/Y
= ALU_0/Comparator8_0/Comparator4_0/INV_0/A ALU_0/Comparator8_0/Comparator4_0/m1_984_80#
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D GND 4.21
R ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D 105
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D ALU_0/Comparator8_0/Comparator4_0/AND2_7/Y
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/D ALU_0/Comparator8_0/Comparator4_0/m1_858_100#
C ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_7/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_8/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_6/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_5/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C GND 7.70
R ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C 107
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C ALU_0/Comparator8_0/Comparator4_0/AND2_4/Y
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/C ALU_0/Comparator8_0/Comparator4_0/m1_738_n16#
C ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_4/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B GND 8.56
R ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B 107
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B ALU_0/Comparator8_0/Comparator4_0/AND2_3/Y
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/B ALU_0/Comparator8_0/Comparator4_0/m1_698_16#
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_3/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C GND 9.34
R ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C 108
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C ALU_0/Comparator8_0/Comparator4_0/AND2_2/Y
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/C ALU_0/Comparator8_0/Comparator4_0/m1_658_24#
C ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_2/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_1/a_2_72# 116
R ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B 104
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B ALU_0/Comparator8_0/Comparator4_0/AND2_0/Y
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/B ALU_0/Comparator8_0/Comparator4_0/m1_578_32#
C ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Abar GND 4.77
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Abar 105
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/A
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_6/A GND 15.59
R ALU_0/Comparator8_0/Comparator4_0/AND2_6/A 206
= ALU_0/Comparator8_0/Comparator4_0/AND2_6/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Less
= ALU_0/Comparator8_0/Comparator4_0/AND2_6/A ALU_0/Comparator8_0/Comparator4_0/a_795_73#
= ALU_0/Comparator8_0/Comparator4_0/AND2_6/A ALU_0/Comparator8_0/Comparator4_0/m1_474_n72#
= ALU_0/Comparator8_0/Comparator4_0/AND2_6/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/NOR2_0/A
= ALU_0/Comparator8_0/Comparator4_0/AND2_6/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_8/A GND 13.87
R ALU_0/Comparator8_0/Comparator4_0/AND2_8/A 127
= ALU_0/Comparator8_0/Comparator4_0/AND2_8/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Equal
= ALU_0/Comparator8_0/Comparator4_0/AND2_8/A ALU_0/Comparator8_0/Comparator4_0/m1_538_n88#
= ALU_0/Comparator8_0/Comparator4_0/AND2_8/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/NOR2_0/Y
C ALU_0/Comparator8_0/Comparator4_0/AND2_7/A GND 16.23
R ALU_0/Comparator8_0/Comparator4_0/AND2_7/A 216
= ALU_0/Comparator8_0/Comparator4_0/AND2_7/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Greater
= ALU_0/Comparator8_0/Comparator4_0/AND2_7/A ALU_0/Comparator8_0/Comparator4_0/m1_514_n80#
= ALU_0/Comparator8_0/Comparator4_0/AND2_7/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_0/AND2_7/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/NOR2_0/B
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Bbar GND 5.29
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Bbar 110
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_3/INV_1/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar GND 4.77
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar 105
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/A
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_2/A GND 15.53
R ALU_0/Comparator8_0/Comparator4_0/AND2_2/A 219
= ALU_0/Comparator8_0/Comparator4_0/AND2_2/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Less
= ALU_0/Comparator8_0/Comparator4_0/AND2_2/A ALU_0/Comparator8_0/Comparator4_0/m1_338_n40#
= ALU_0/Comparator8_0/Comparator4_0/AND2_2/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/NOR2_0/A
= ALU_0/Comparator8_0/Comparator4_0/AND2_2/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_5/A GND 13.97
R ALU_0/Comparator8_0/Comparator4_0/AND2_5/A 119
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Equal
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/A ALU_0/Comparator8_0/Comparator4_0/a_755_73#
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/A ALU_0/Comparator8_0/Comparator4_0/m1_402_n64#
= ALU_0/Comparator8_0/Comparator4_0/AND2_5/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/NOR2_0/Y
C ALU_0/Comparator8_0/Comparator4_0/AND2_4/A GND 16.28
R ALU_0/Comparator8_0/Comparator4_0/AND2_4/A 215
= ALU_0/Comparator8_0/Comparator4_0/AND2_4/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Greater
= ALU_0/Comparator8_0/Comparator4_0/AND2_4/A ALU_0/Comparator8_0/Comparator4_0/m1_378_n56#
= ALU_0/Comparator8_0/Comparator4_0/AND2_4/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_0/AND2_4/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/NOR2_0/B
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar GND 5.29
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar 110
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_2/INV_1/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar GND 4.77
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar 105
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/A
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_0/A GND 16.47
R ALU_0/Comparator8_0/Comparator4_0/AND2_0/A 218
= ALU_0/Comparator8_0/Comparator4_0/AND2_0/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Less
= ALU_0/Comparator8_0/Comparator4_0/AND2_0/A ALU_0/Comparator8_0/Comparator4_0/m1_202_n24#
= ALU_0/Comparator8_0/Comparator4_0/AND2_0/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/NOR2_0/A
= ALU_0/Comparator8_0/Comparator4_0/AND2_0/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_1/A GND 12.83
R ALU_0/Comparator8_0/Comparator4_0/AND2_1/A 125
= ALU_0/Comparator8_0/Comparator4_0/AND2_1/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Equal
= ALU_0/Comparator8_0/Comparator4_0/AND2_1/A ALU_0/Comparator8_0/Comparator4_0/m1_266_n32#
= ALU_0/Comparator8_0/Comparator4_0/AND2_1/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/NOR2_0/Y
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/A GND 18.48
R ALU_0/Comparator8_0/Comparator4_0/AND2_3/A 217
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Greater
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/A ALU_0/Comparator8_0/Comparator4_0/m1_242_n48#
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/NOR2_0/B
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar GND 5.29
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar 110
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_1/INV_1/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Abar GND 4.77
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Abar 105
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/A
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Abar ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/INV_0/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/a_2_72# 116
R ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A 219
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Less
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A ALU_0/Comparator8_0/Comparator4_0/m1_66_0#
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/NOR2_0/A
= ALU_0/Comparator8_0/Comparator4_0/NOR4_0/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/Y
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_0/a_2_72# 116
C ALU_0/Comparator8_0/Comparator4_0/AND2_3/B GND 23.52
R ALU_0/Comparator8_0/Comparator4_0/AND2_3/B 345
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/AND2_0/B
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Equal
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/m1_130_n16#
= ALU_0/Comparator8_0/Comparator4_0/AND2_3/B ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/NOR2_0/Y
R ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A 216
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Greater
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A ALU_0/Comparator8_0/Comparator4_0/m1_106_n8#
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/Y
= ALU_0/Comparator8_0/Comparator4_0/NOR4_1/A ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/NOR2_0/B
C ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Bbar GND 5.29
R ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Bbar 110
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/AND2_1/B
= ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/Bbar ALU_0/Comparator8_0/Comparator4_0/Comparator1_0/INV_1/Y
C ALU_0/Comparator8_0/AOI21_0/B GND 14.71
R ALU_0/Comparator8_0/AOI21_0/B 101
= ALU_0/Comparator8_0/AOI21_0/B ALU_0/Comparator8_0/Comparator4_0/Less
= ALU_0/Comparator8_0/AOI21_0/B ALU_0/Comparator8_0/m1_1012_96#
= ALU_0/Comparator8_0/AOI21_0/B ALU_0/Comparator8_0/Comparator4_0/INV_1/Y
C ALU_0/Comparator8_0/Comparator4_0/INV_1/A GND 4.30
R ALU_0/Comparator8_0/Comparator4_0/INV_1/A 129
= ALU_0/Comparator8_0/Comparator4_0/INV_1/A ALU_0/Comparator8_0/Comparator4_0/NOR4_0/Y
= ALU_0/Comparator8_0/Comparator4_0/INV_1/A ALU_0/Comparator8_0/Comparator4_0/m1_939_92#
C ALU_0/Comparator8_0/AND2_0/a_2_72# GND 3.85
R ALU_0/Comparator8_0/AND2_0/a_2_72# 116
C Y0 GND 554.26
R Y0 629
= Y0 REGISTER_FILEv2_0/C0
= Y0 REGISTER_FILEv2_0/8bitMUX2to1_0/A0
= Y0 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/A
= Y0 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= Y0 m1_242_2681#
= Y0 ALU_0/Y0
= Y0 ALU_0/8bitADDSUB_0/D0
= Y0 ALU_0/8bitADDSUB_0/BUFFER8_0/Y0
= Y0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_0/Y
= Y0 ALU_0/8bitAND2_0/Y0
= Y0 ALU_0/8bitAND2_0/BUFFER8_0/Y0
= Y0 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_0/Y
= Y0 ALU_0/8bitOR2_0/Y0
= Y0 ALU_0/8bitOR2_0/BUFFER8_0/Y0
= Y0 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_0/Y
= Y0 ALU_0/8XOR2_0/Y0
= Y0 ALU_0/8XOR2_0/BUFFER8_0/Y0
= Y0 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_0/Y
= Y0 ALU_0/8bitNOR2_0/Y0
= Y0 ALU_0/8bitNOR2_0/BUFFER8_0/Y0
= Y0 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_0/Y
= Y0 ALU_0/BARREL_SHIFT_0/Y0
= Y0 ALU_0/BARREL_SHIFT_0/BUFFER8_0/Y0
= Y0 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_0/Y
= Y0 ALU_0/Comparator8_0/Y0
= Y0 ALU_0/Comparator8_0/BUFFER8_0/Y0
= Y0 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_0/Y
C ALU_0/Comparator8_0/Less GND 3.87
R ALU_0/Comparator8_0/Less 37
= ALU_0/Comparator8_0/Less ALU_0/Comparator8_0/INV_0/Y
= ALU_0/Comparator8_0/Less ALU_0/Comparator8_0/BUFFER8_0/A0
= ALU_0/Comparator8_0/Less ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_0/A
C Y7 GND 497.31
R Y7 573
= Y7 REGISTER_FILEv2_0/C7
= Y7 REGISTER_FILEv2_0/8bitMUX2to1_0/A7
= Y7 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/A
= Y7 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= Y7 m1_690_2625#
= Y7 ALU_0/Y7
= Y7 ALU_0/8bitADDSUB_0/D7
= Y7 ALU_0/8bitADDSUB_0/BUFFER8_0/Y7
= Y7 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_7/Y
= Y7 ALU_0/8bitAND2_0/Y7
= Y7 ALU_0/8bitAND2_0/BUFFER8_0/Y7
= Y7 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_7/Y
= Y7 ALU_0/8bitOR2_0/Y7
= Y7 ALU_0/8bitOR2_0/BUFFER8_0/Y7
= Y7 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_7/Y
= Y7 ALU_0/8XOR2_0/Y7
= Y7 ALU_0/8XOR2_0/BUFFER8_0/Y7
= Y7 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_7/Y
= Y7 ALU_0/8bitNOR2_0/Y7
= Y7 ALU_0/8bitNOR2_0/BUFFER8_0/Y7
= Y7 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_7/Y
= Y7 ALU_0/BARREL_SHIFT_0/Y7
= Y7 ALU_0/BARREL_SHIFT_0/BUFFER8_0/Y7
= Y7 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_7/Y
= Y7 ALU_0/Comparator8_0/Y7
= Y7 ALU_0/Comparator8_0/BUFFER8_0/Y7
= Y7 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_7/Y
C Y6 GND 558.75
R Y6 619
= Y6 REGISTER_FILEv2_0/C6
= Y6 REGISTER_FILEv2_0/8bitMUX2to1_0/A6
= Y6 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/A
= Y6 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= Y6 m1_626_2633#
= Y6 ALU_0/Y6
= Y6 ALU_0/8bitADDSUB_0/D6
= Y6 ALU_0/8bitADDSUB_0/BUFFER8_0/Y6
= Y6 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_6/Y
= Y6 ALU_0/8bitAND2_0/Y6
= Y6 ALU_0/8bitAND2_0/BUFFER8_0/Y6
= Y6 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_6/Y
= Y6 ALU_0/8bitOR2_0/Y6
= Y6 ALU_0/8bitOR2_0/BUFFER8_0/Y6
= Y6 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_6/Y
= Y6 ALU_0/8XOR2_0/Y6
= Y6 ALU_0/8XOR2_0/BUFFER8_0/Y6
= Y6 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_6/Y
= Y6 ALU_0/8bitNOR2_0/Y6
= Y6 ALU_0/8bitNOR2_0/BUFFER8_0/Y6
= Y6 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_6/Y
= Y6 ALU_0/BARREL_SHIFT_0/Y6
= Y6 ALU_0/BARREL_SHIFT_0/BUFFER8_0/Y6
= Y6 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_6/Y
= Y6 ALU_0/m1_3679_452#
= Y6 ALU_0/Comparator8_0/Y6
= Y6 ALU_0/Comparator8_0/BUFFER8_0/Y6
= Y6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_6/Y
C Y5 GND 563.28
R Y5 623
= Y5 REGISTER_FILEv2_0/C5
= Y5 REGISTER_FILEv2_0/8bitMUX2to1_0/A5
= Y5 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/A
= Y5 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= Y5 m1_562_2641#
= Y5 ALU_0/Y5
= Y5 ALU_0/8bitADDSUB_0/D5
= Y5 ALU_0/8bitADDSUB_0/BUFFER8_0/Y5
= Y5 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_5/Y
= Y5 ALU_0/8bitAND2_0/Y5
= Y5 ALU_0/8bitAND2_0/BUFFER8_0/Y5
= Y5 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_5/Y
= Y5 ALU_0/8bitOR2_0/Y5
= Y5 ALU_0/8bitOR2_0/BUFFER8_0/Y5
= Y5 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_5/Y
= Y5 ALU_0/8XOR2_0/Y5
= Y5 ALU_0/8XOR2_0/BUFFER8_0/Y5
= Y5 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_5/Y
= Y5 ALU_0/8bitNOR2_0/Y5
= Y5 ALU_0/8bitNOR2_0/BUFFER8_0/Y5
= Y5 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_5/Y
= Y5 ALU_0/BARREL_SHIFT_0/Y5
= Y5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/Y5
= Y5 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_5/Y
= Y5 ALU_0/m1_3679_460#
= Y5 ALU_0/Comparator8_0/Y5
= Y5 ALU_0/Comparator8_0/BUFFER8_0/Y5
= Y5 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_5/Y
C Y4 GND 568.22
R Y4 627
= Y4 REGISTER_FILEv2_0/C4
= Y4 REGISTER_FILEv2_0/8bitMUX2to1_0/A4
= Y4 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/A
= Y4 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= Y4 m1_498_2649#
= Y4 ALU_0/Y4
= Y4 ALU_0/8bitADDSUB_0/D4
= Y4 ALU_0/8bitADDSUB_0/BUFFER8_0/Y4
= Y4 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_4/Y
= Y4 ALU_0/8bitAND2_0/Y4
= Y4 ALU_0/8bitAND2_0/BUFFER8_0/Y4
= Y4 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_4/Y
= Y4 ALU_0/8bitOR2_0/Y4
= Y4 ALU_0/8bitOR2_0/BUFFER8_0/Y4
= Y4 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_4/Y
= Y4 ALU_0/8XOR2_0/Y4
= Y4 ALU_0/8XOR2_0/BUFFER8_0/Y4
= Y4 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_4/Y
= Y4 ALU_0/8bitNOR2_0/Y4
= Y4 ALU_0/8bitNOR2_0/BUFFER8_0/Y4
= Y4 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_4/Y
= Y4 ALU_0/BARREL_SHIFT_0/Y4
= Y4 ALU_0/BARREL_SHIFT_0/BUFFER8_0/Y4
= Y4 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_4/Y
= Y4 ALU_0/m1_3679_468#
= Y4 ALU_0/Comparator8_0/Y4
= Y4 ALU_0/Comparator8_0/BUFFER8_0/Y4
= Y4 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_4/Y
C ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y GND 14.43
R ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y 262
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_4/en
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_5/en
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_6/en
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_7/en
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_3/en
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_0/en
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_1/en
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_2/en
= ALU_0/Comparator8_0/BUFFER8_0/INV_0/Y ALU_0/Comparator8_0/BUFFER8_0/m1_10_n8#
C Y3 GND 574.49
R Y3 630
= Y3 REGISTER_FILEv2_0/C3
= Y3 REGISTER_FILEv2_0/8bitMUX2to1_0/A3
= Y3 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/A
= Y3 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= Y3 m1_434_2657#
= Y3 ALU_0/Y3
= Y3 ALU_0/8bitADDSUB_0/D3
= Y3 ALU_0/8bitADDSUB_0/BUFFER8_0/Y3
= Y3 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_3/Y
= Y3 ALU_0/8bitAND2_0/Y3
= Y3 ALU_0/8bitAND2_0/BUFFER8_0/Y3
= Y3 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_3/Y
= Y3 ALU_0/8bitOR2_0/Y3
= Y3 ALU_0/8bitOR2_0/BUFFER8_0/Y3
= Y3 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_3/Y
= Y3 ALU_0/8XOR2_0/Y3
= Y3 ALU_0/8XOR2_0/BUFFER8_0/Y3
= Y3 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_3/Y
= Y3 ALU_0/8bitNOR2_0/Y3
= Y3 ALU_0/8bitNOR2_0/BUFFER8_0/Y3
= Y3 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_3/Y
= Y3 ALU_0/BARREL_SHIFT_0/Y3
= Y3 ALU_0/BARREL_SHIFT_0/BUFFER8_0/Y3
= Y3 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_3/Y
= Y3 ALU_0/Comparator8_0/Y3
= Y3 ALU_0/Comparator8_0/BUFFER8_0/Y3
= Y3 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_3/Y
C ALU_0/enb6 GND 63.42
R ALU_0/enb6 460
= ALU_0/enb6 ALU_0/NAND3_0/Y
= ALU_0/enb6 ALU_0/Comparator8_0/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_4/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_5/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_6/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_7/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/INV_0/A
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_0/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_1/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_2/enb
= ALU_0/enb6 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_3/enb
C Y2 GND 575.60
R Y2 624
= Y2 REGISTER_FILEv2_0/C2
= Y2 REGISTER_FILEv2_0/8bitMUX2to1_0/A2
= Y2 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/A
= Y2 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= Y2 m1_370_2665#
= Y2 ALU_0/Y2
= Y2 ALU_0/8bitADDSUB_0/D2
= Y2 ALU_0/8bitADDSUB_0/BUFFER8_0/Y2
= Y2 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_2/Y
= Y2 ALU_0/8bitAND2_0/Y2
= Y2 ALU_0/8bitAND2_0/BUFFER8_0/Y2
= Y2 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_2/Y
= Y2 ALU_0/8bitOR2_0/Y2
= Y2 ALU_0/8bitOR2_0/BUFFER8_0/Y2
= Y2 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_2/Y
= Y2 ALU_0/8XOR2_0/Y2
= Y2 ALU_0/8XOR2_0/BUFFER8_0/Y2
= Y2 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_2/Y
= Y2 ALU_0/8bitNOR2_0/Y2
= Y2 ALU_0/8bitNOR2_0/BUFFER8_0/Y2
= Y2 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_2/Y
= Y2 ALU_0/BARREL_SHIFT_0/Y2
= Y2 ALU_0/BARREL_SHIFT_0/BUFFER8_0/Y2
= Y2 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_2/Y
= Y2 ALU_0/Comparator8_0/Y2
= Y2 ALU_0/Comparator8_0/BUFFER8_0/Y2
= Y2 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_2/Y
C ALU_0/Comparator8_0/Greater GND 5.96
R ALU_0/Comparator8_0/Greater 38
= ALU_0/Comparator8_0/Greater ALU_0/Comparator8_0/INV_1/Y
= ALU_0/Comparator8_0/Greater ALU_0/Comparator8_0/BUFFER8_0/A2
= ALU_0/Comparator8_0/Greater ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_2/A
C Y1 GND 576.14
R Y1 628
= Y1 REGISTER_FILEv2_0/C1
= Y1 REGISTER_FILEv2_0/8bitMUX2to1_0/A1
= Y1 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/A
= Y1 REGISTER_FILEv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= Y1 m1_306_2673#
= Y1 ALU_0/Y1
= Y1 ALU_0/8bitADDSUB_0/D1
= Y1 ALU_0/8bitADDSUB_0/BUFFER8_0/Y1
= Y1 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_1/Y
= Y1 ALU_0/8bitAND2_0/Y1
= Y1 ALU_0/8bitAND2_0/BUFFER8_0/Y1
= Y1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_1/Y
= Y1 ALU_0/8bitOR2_0/Y1
= Y1 ALU_0/8bitOR2_0/BUFFER8_0/Y1
= Y1 ALU_0/8bitOR2_0/BUFFER8_0/TRANSMISSION_1/Y
= Y1 ALU_0/8XOR2_0/Y1
= Y1 ALU_0/8XOR2_0/BUFFER8_0/Y1
= Y1 ALU_0/8XOR2_0/BUFFER8_0/TRANSMISSION_1/Y
= Y1 ALU_0/8bitNOR2_0/Y1
= Y1 ALU_0/8bitNOR2_0/BUFFER8_0/Y1
= Y1 ALU_0/8bitNOR2_0/BUFFER8_0/TRANSMISSION_1/Y
= Y1 ALU_0/BARREL_SHIFT_0/Y1
= Y1 ALU_0/BARREL_SHIFT_0/BUFFER8_0/Y1
= Y1 ALU_0/BARREL_SHIFT_0/BUFFER8_0/TRANSMISSION_1/Y
= Y1 ALU_0/Comparator8_0/Y1
= Y1 ALU_0/Comparator8_0/BUFFER8_0/Y1
= Y1 ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_1/Y
C ALU_0/Comparator8_0/Equal GND 4.36
R ALU_0/Comparator8_0/Equal 36
= ALU_0/Comparator8_0/Equal ALU_0/Comparator8_0/AND2_0/Y
= ALU_0/Comparator8_0/Equal ALU_0/Comparator8_0/BUFFER8_0/A1
= ALU_0/Comparator8_0/Equal ALU_0/Comparator8_0/BUFFER8_0/TRANSMISSION_1/A
C ALU_0/8bitADDSUB_0/INV_0/Y GND 10.33
R ALU_0/8bitADDSUB_0/INV_0/Y 297
= ALU_0/8bitADDSUB_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/C
= ALU_0/8bitADDSUB_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/C
= ALU_0/8bitADDSUB_0/INV_0/Y ALU_0/8bitADDSUB_0/m1_245_6#
= ALU_0/8bitADDSUB_0/INV_0/Y ALU_0/8bitADDSUB_0/m1_245_57#
R ALU_0/8bitADDSUB_0/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/XOR2_0/a_27_45#
C ALU_0/8bitADDSUB_0/INV_7/Y GND 5.90
R ALU_0/8bitADDSUB_0/INV_7/Y 193
= ALU_0/8bitADDSUB_0/INV_7/Y ALU_0/8bitADDSUB_0/m1_2006_77#
= ALU_0/8bitADDSUB_0/INV_7/Y ALU_0/8bitADDSUB_0/XOR2_0/A
= ALU_0/8bitADDSUB_0/INV_7/Y ALU_0/8bitADDSUB_0/XOR2_0/INV_1/A
C ALU_0/8bitADDSUB_0/INV_7/A GND 11.19
R ALU_0/8bitADDSUB_0/INV_7/A 228
= ALU_0/8bitADDSUB_0/INV_7/A ALU_0/8bitADDSUB_0/1bitAddSub_7/Cbout
= ALU_0/8bitADDSUB_0/INV_7/A ALU_0/8bitADDSUB_0/m1_1960_29#
= ALU_0/8bitADDSUB_0/INV_7/A ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/Cbout
= ALU_0/8bitADDSUB_0/INV_7/A ALU_0/8bitADDSUB_0/1bitAddSub_7/m1_4_29#
C ALU_0/8bitADDSUB_0/BUFFER8_0/A7 GND 10.36
R ALU_0/8bitADDSUB_0/BUFFER8_0/A7 42
= ALU_0/8bitADDSUB_0/BUFFER8_0/A7 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_7/A
= ALU_0/8bitADDSUB_0/BUFFER8_0/A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/S
= ALU_0/8bitADDSUB_0/BUFFER8_0/A7 ALU_0/8bitADDSUB_0/m1_1986_n74#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A7 ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/Y
C ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A GND 4.36
R ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A 127
= ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/Sb
= ALU_0/8bitADDSUB_0/1bitAddSub_7/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_7/m1_137_77#
C ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y GND 12.02
R ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y 405
= ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/B
= ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/m1_n10_13#
R ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/a_27_45#
R ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_2_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_64_69# 15
R ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/a_2_57# 20
C ALU_0/8bitADDSUB_0/INV_6/Y GND 10.18
R ALU_0/8bitADDSUB_0/INV_6/Y 297
= ALU_0/8bitADDSUB_0/INV_6/Y ALU_0/8bitADDSUB_0/m1_1751_6#
= ALU_0/8bitADDSUB_0/INV_6/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/C
= ALU_0/8bitADDSUB_0/INV_6/Y ALU_0/8bitADDSUB_0/1bitAddSub_7/FullAddr_0/C
C ALU_0/8bitADDSUB_0/INV_6/A GND 10.81
R ALU_0/8bitADDSUB_0/INV_6/A 228
= ALU_0/8bitADDSUB_0/INV_6/A ALU_0/8bitADDSUB_0/1bitAddSub_6/Cbout
= ALU_0/8bitADDSUB_0/INV_6/A ALU_0/8bitADDSUB_0/m1_1709_29#
= ALU_0/8bitADDSUB_0/INV_6/A ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/Cbout
= ALU_0/8bitADDSUB_0/INV_6/A ALU_0/8bitADDSUB_0/1bitAddSub_6/m1_4_29#
C ALU_0/8bitADDSUB_0/BUFFER8_0/A6 GND 16.96
R ALU_0/8bitADDSUB_0/BUFFER8_0/A6 46
= ALU_0/8bitADDSUB_0/BUFFER8_0/A6 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_6/A
= ALU_0/8bitADDSUB_0/BUFFER8_0/A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/S
= ALU_0/8bitADDSUB_0/BUFFER8_0/A6 ALU_0/8bitADDSUB_0/m1_1735_n66#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A6 ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/Y
C ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A GND 4.36
R ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A 127
= ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/Sb
= ALU_0/8bitADDSUB_0/1bitAddSub_6/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_6/m1_137_77#
C ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y GND 12.02
R ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y 405
= ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/B
= ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/m1_n10_13#
R ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/a_27_45#
R ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_2_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_64_69# 15
R ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/a_2_57# 20
C ALU_0/8bitADDSUB_0/INV_5/Y GND 8.28
R ALU_0/8bitADDSUB_0/INV_5/Y 297
= ALU_0/8bitADDSUB_0/INV_5/Y ALU_0/8bitADDSUB_0/m1_1500_6#
= ALU_0/8bitADDSUB_0/INV_5/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/C
= ALU_0/8bitADDSUB_0/INV_5/Y ALU_0/8bitADDSUB_0/1bitAddSub_6/FullAddr_0/C
C ALU_0/8bitADDSUB_0/INV_5/A GND 11.32
R ALU_0/8bitADDSUB_0/INV_5/A 228
= ALU_0/8bitADDSUB_0/INV_5/A ALU_0/8bitADDSUB_0/1bitAddSub_5/Cbout
= ALU_0/8bitADDSUB_0/INV_5/A ALU_0/8bitADDSUB_0/m1_1458_29#
= ALU_0/8bitADDSUB_0/INV_5/A ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/Cbout
= ALU_0/8bitADDSUB_0/INV_5/A ALU_0/8bitADDSUB_0/1bitAddSub_5/m1_4_29#
C ALU_0/8bitADDSUB_0/BUFFER8_0/A5 GND 21.81
R ALU_0/8bitADDSUB_0/BUFFER8_0/A5 51
= ALU_0/8bitADDSUB_0/BUFFER8_0/A5 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_5/A
= ALU_0/8bitADDSUB_0/BUFFER8_0/A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/S
= ALU_0/8bitADDSUB_0/BUFFER8_0/A5 ALU_0/8bitADDSUB_0/m1_1484_n58#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A5 ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/Y
C ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A GND 4.36
R ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A 127
= ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/Sb
= ALU_0/8bitADDSUB_0/1bitAddSub_5/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_5/m1_137_77#
C ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y GND 12.02
R ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y 405
= ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/B
= ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/m1_n10_13#
R ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/a_27_45#
R ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_2_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_64_69# 15
R ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/a_2_57# 20
C ALU_0/8bitADDSUB_0/INV_4/Y GND 10.22
R ALU_0/8bitADDSUB_0/INV_4/Y 297
= ALU_0/8bitADDSUB_0/INV_4/Y ALU_0/8bitADDSUB_0/m1_1249_6#
= ALU_0/8bitADDSUB_0/INV_4/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/C
= ALU_0/8bitADDSUB_0/INV_4/Y ALU_0/8bitADDSUB_0/1bitAddSub_5/FullAddr_0/C
C ALU_0/8bitADDSUB_0/INV_4/A GND 10.84
R ALU_0/8bitADDSUB_0/INV_4/A 228
= ALU_0/8bitADDSUB_0/INV_4/A ALU_0/8bitADDSUB_0/1bitAddSub_4/Cbout
= ALU_0/8bitADDSUB_0/INV_4/A ALU_0/8bitADDSUB_0/m1_1207_29#
= ALU_0/8bitADDSUB_0/INV_4/A ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/Cbout
= ALU_0/8bitADDSUB_0/INV_4/A ALU_0/8bitADDSUB_0/1bitAddSub_4/m1_4_29#
C ALU_0/8bitADDSUB_0/BUFFER8_0/A4 GND 26.92
R ALU_0/8bitADDSUB_0/BUFFER8_0/A4 54
= ALU_0/8bitADDSUB_0/BUFFER8_0/A4 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_4/A
= ALU_0/8bitADDSUB_0/BUFFER8_0/A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/S
= ALU_0/8bitADDSUB_0/BUFFER8_0/A4 ALU_0/8bitADDSUB_0/m1_1233_n50#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A4 ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/Y
C ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A GND 4.36
R ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A 127
= ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/Sb
= ALU_0/8bitADDSUB_0/1bitAddSub_4/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_4/m1_137_77#
C ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y GND 12.02
R ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y 405
= ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/B
= ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/m1_n10_13#
R ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/a_27_45#
R ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_2_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_64_69# 15
R ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/a_2_57# 20
C ALU_0/8bitADDSUB_0/INV_3/Y GND 8.25
R ALU_0/8bitADDSUB_0/INV_3/Y 297
= ALU_0/8bitADDSUB_0/INV_3/Y ALU_0/8bitADDSUB_0/m1_998_6#
= ALU_0/8bitADDSUB_0/INV_3/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/C
= ALU_0/8bitADDSUB_0/INV_3/Y ALU_0/8bitADDSUB_0/1bitAddSub_4/FullAddr_0/C
C ALU_0/8bitADDSUB_0/INV_3/A GND 11.34
R ALU_0/8bitADDSUB_0/INV_3/A 227
= ALU_0/8bitADDSUB_0/INV_3/A ALU_0/8bitADDSUB_0/1bitAddSub_3/Cbout
= ALU_0/8bitADDSUB_0/INV_3/A ALU_0/8bitADDSUB_0/m1_956_29#
= ALU_0/8bitADDSUB_0/INV_3/A ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/Cbout
= ALU_0/8bitADDSUB_0/INV_3/A ALU_0/8bitADDSUB_0/1bitAddSub_3/m1_4_29#
C ALU_0/8bitADDSUB_0/BUFFER8_0/A3 GND 31.06
R ALU_0/8bitADDSUB_0/BUFFER8_0/A3 58
= ALU_0/8bitADDSUB_0/BUFFER8_0/A3 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_3/A
= ALU_0/8bitADDSUB_0/BUFFER8_0/A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/S
= ALU_0/8bitADDSUB_0/BUFFER8_0/A3 ALU_0/8bitADDSUB_0/m1_982_n42#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A3 ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/Y
C ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A GND 4.36
R ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A 127
= ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/Sb
= ALU_0/8bitADDSUB_0/1bitAddSub_3/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_3/m1_137_77#
C ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y GND 12.02
R ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y 405
= ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/B
= ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/m1_n10_13#
R ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/a_27_45#
R ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_2_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_64_69# 15
R ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/a_2_57# 20
C ALU_0/8bitADDSUB_0/INV_2/Y GND 10.27
R ALU_0/8bitADDSUB_0/INV_2/Y 297
= ALU_0/8bitADDSUB_0/INV_2/Y ALU_0/8bitADDSUB_0/m1_747_6#
= ALU_0/8bitADDSUB_0/INV_2/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/C
= ALU_0/8bitADDSUB_0/INV_2/Y ALU_0/8bitADDSUB_0/1bitAddSub_3/FullAddr_0/C
C ALU_0/8bitADDSUB_0/INV_1/A GND 11.45
R ALU_0/8bitADDSUB_0/INV_1/A 227
= ALU_0/8bitADDSUB_0/INV_1/A ALU_0/8bitADDSUB_0/1bitAddSub_1/Cbout
= ALU_0/8bitADDSUB_0/INV_1/A ALU_0/8bitADDSUB_0/m1_453_29#
= ALU_0/8bitADDSUB_0/INV_1/A ALU_0/8bitADDSUB_0/m1_364_61#
= ALU_0/8bitADDSUB_0/INV_1/A ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/Cbout
= ALU_0/8bitADDSUB_0/INV_1/A ALU_0/8bitADDSUB_0/1bitAddSub_1/m1_4_29#
C ALU_0/8bitADDSUB_0/BUFFER8_0/A1 GND 42.25
R ALU_0/8bitADDSUB_0/BUFFER8_0/A1 65
= ALU_0/8bitADDSUB_0/BUFFER8_0/A1 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_1/A
= ALU_0/8bitADDSUB_0/BUFFER8_0/A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/S
= ALU_0/8bitADDSUB_0/BUFFER8_0/A1 ALU_0/8bitADDSUB_0/m1_480_n26#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A1 ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/Y
C ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A GND 4.43
R ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A 127
= ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A ALU_0/8bitADDSUB_0/m1_453_69#
= ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/Sb
= ALU_0/8bitADDSUB_0/1bitAddSub_1/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_1/m1_137_77#
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y GND 11.96
R ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y 405
= ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/m1_321_59#
= ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/m1_321_53#
= ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/B
= ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/m1_n10_13#
R ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/a_27_45#
R ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_2_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_64_69# 15
R ALU_0/8bitADDSUB_0/1bitAddSub_1/FullAddr_0/a_2_57# 20
C ALU_0/8bitADDSUB_0/INV_2/A GND 10.77
R ALU_0/8bitADDSUB_0/INV_2/A 228
= ALU_0/8bitADDSUB_0/INV_2/A ALU_0/8bitADDSUB_0/1bitAddSub_2/Cbout
= ALU_0/8bitADDSUB_0/INV_2/A ALU_0/8bitADDSUB_0/m1_705_29#
= ALU_0/8bitADDSUB_0/INV_2/A ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/Cbout
= ALU_0/8bitADDSUB_0/INV_2/A ALU_0/8bitADDSUB_0/1bitAddSub_2/m1_4_29#
C ALU_0/8bitADDSUB_0/BUFFER8_0/A2 GND 37.25
R ALU_0/8bitADDSUB_0/BUFFER8_0/A2 61
= ALU_0/8bitADDSUB_0/BUFFER8_0/A2 ALU_0/m1_731_1742#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A2 ALU_0/m1_731_1716#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A2 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_2/A
= ALU_0/8bitADDSUB_0/BUFFER8_0/A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/S
= ALU_0/8bitADDSUB_0/BUFFER8_0/A2 ALU_0/8bitADDSUB_0/m1_731_n34#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A2 ALU_0/8bitADDSUB_0/1bitAddSub_2/INV_0/Y
C ALU_0/Sbout GND 4.36
R ALU_0/Sbout 128
= ALU_0/Sbout ALU_0/m1_704_1737#
= ALU_0/Sbout ALU_0/8bitADDSUB_0/1bitAddSub_2/INV_0/A
= ALU_0/Sbout ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/Sb
= ALU_0/Sbout ALU_0/8bitADDSUB_0/1bitAddSub_2/m1_137_77#
C ALU_0/Bin GND 12.02
R ALU_0/Bin 405
= ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/Y
= ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/B
= ALU_0/Bin ALU_0/8bitADDSUB_0/1bitAddSub_2/m1_n10_13#
R ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/a_27_45#
R ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_2_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_64_69# 15
R ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/a_2_57# 20
C ALU_0/Cin GND 8.36
R ALU_0/Cin 297
= ALU_0/Cin ALU_0/8bitADDSUB_0/INV_1/Y
= ALU_0/Cin ALU_0/8bitADDSUB_0/m1_496_6#
= ALU_0/Cin ALU_0/8bitADDSUB_0/1bitAddSub_2/C
= ALU_0/Cin ALU_0/8bitADDSUB_0/1bitAddSub_2/FullAddr_0/C
C ALU_0/8bitADDSUB_0/INV_0/A GND 10.70
R ALU_0/8bitADDSUB_0/INV_0/A 228
= ALU_0/8bitADDSUB_0/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_0/Cbout
= ALU_0/8bitADDSUB_0/INV_0/A ALU_0/8bitADDSUB_0/m1_203_29#
= ALU_0/8bitADDSUB_0/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/Cbout
= ALU_0/8bitADDSUB_0/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_0/m1_4_29#
C ALU_0/8bitADDSUB_0/BUFFER8_0/A0 GND 47.29
R ALU_0/8bitADDSUB_0/BUFFER8_0/A0 69
= ALU_0/8bitADDSUB_0/BUFFER8_0/A0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_0/A
= ALU_0/8bitADDSUB_0/BUFFER8_0/A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/S
= ALU_0/8bitADDSUB_0/BUFFER8_0/A0 ALU_0/8bitADDSUB_0/m1_229_n18#
= ALU_0/8bitADDSUB_0/BUFFER8_0/A0 ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/Y
C ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A GND 4.36
R ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A 127
= ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/Sb
= ALU_0/8bitADDSUB_0/1bitAddSub_0/INV_0/A ALU_0/8bitADDSUB_0/1bitAddSub_0/m1_137_77#
C ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y GND 12.02
R ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y 405
= ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/B
= ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/m1_n10_13#
R ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_2_68# 25
C ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/Y GND 3.32
R ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_0/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_20_37#
C ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/Y GND 3.44
R ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/Y 94
= ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/Y ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/a_27_45#
C func0 GND 80.19
R func0 2571
= func0 ALU_0/func0
= func0 ALU_0/INV_0/A
= func0 ALU_0/NAND3_0/C
= func0 ALU_0/m1_n294_282#
= func0 ALU_0/Decoder_2x4_0/S0
= func0 ALU_0/Decoder_2x4_0/NAND3_3/B
= func0 ALU_0/Decoder_2x4_0/INV_1/A
= func0 ALU_0/Decoder_2x4_0/NAND3_1/B
= func0 ALU_0/8bitADDSUB_0/K
= func0 ALU_0/8bitADDSUB_0/XOR2_0/B
= func0 ALU_0/8bitADDSUB_0/XOR2_0/INV_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_7/K
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_7/XOR2_0/INV_1/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_6/K
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_6/XOR2_0/INV_1/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_5/K
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_5/XOR2_0/INV_1/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_4/K
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_4/XOR2_0/INV_1/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_3/K
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_3/XOR2_0/INV_1/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_2/K
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_2/XOR2_0/INV_1/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_1/K
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_1/XOR2_0/INV_1/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/C
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/C
= func0 ALU_0/8bitADDSUB_0/m1_177_n2#
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/K
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/A
= func0 ALU_0/8bitADDSUB_0/1bitAddSub_0/XOR2_0/INV_1/A
R ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_2_8# 18
R ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_64_69# 15
R ALU_0/8bitADDSUB_0/1bitAddSub_0/FullAddr_0/a_2_57# 20
R ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/Y 34
= ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER_0/TRANSMISSION_0/en
= ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER_0/m1_14_12#
C Overflow GND 35.92
R Overflow 38
= Overflow ALU_0/Overflow
= Overflow ALU_0/8bitADDSUB_0/Overflow
= Overflow ALU_0/8bitADDSUB_0/BUFFER_0/Y
= Overflow ALU_0/8bitADDSUB_0/BUFFER_0/TRANSMISSION_0/Y
C ALU_0/8bitADDSUB_0/XOR2_0/Y GND 2.93
R ALU_0/8bitADDSUB_0/XOR2_0/Y 46
= ALU_0/8bitADDSUB_0/XOR2_0/Y ALU_0/8bitADDSUB_0/m1_2074_29#
= ALU_0/8bitADDSUB_0/XOR2_0/Y ALU_0/8bitADDSUB_0/BUFFER_0/A
= ALU_0/8bitADDSUB_0/XOR2_0/Y ALU_0/8bitADDSUB_0/BUFFER_0/TRANSMISSION_0/A
C ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y GND 14.43
R ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y 262
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_4/en
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_5/en
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_6/en
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_7/en
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_3/en
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_0/en
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_1/en
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_2/en
= ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/Y ALU_0/8bitADDSUB_0/BUFFER8_0/m1_10_n8#
C ALU_0/enb0 GND 10.93
R ALU_0/enb0 574
= ALU_0/enb0 ALU_0/OR2_0/Y
= ALU_0/enb0 ALU_0/8bitADDSUB_0/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/m2_2086_81#
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER_0/ENb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER_0/INV_0/A
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER_0/TRANSMISSION_0/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_4/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_5/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_6/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_7/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/INV_0/A
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_0/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_1/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_2/enb
= ALU_0/enb0 ALU_0/8bitADDSUB_0/BUFFER8_0/TRANSMISSION_3/enb
C ALU_0/8bitAND2_0/8AND2_0/Y7 GND 7.30
R ALU_0/8bitAND2_0/8AND2_0/Y7 40
= ALU_0/8bitAND2_0/8AND2_0/Y7 ALU_0/8bitAND2_0/BUFFER8_0/A7
= ALU_0/8bitAND2_0/8AND2_0/Y7 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_7/A
= ALU_0/8bitAND2_0/8AND2_0/Y7 ALU_0/8bitAND2_0/m1_314_n72#
= ALU_0/8bitAND2_0/8AND2_0/Y7 ALU_0/8bitAND2_0/8AND2_0/AND2_7/Y
C ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_2_72# GND 3.85
R ALU_0/8bitAND2_0/8AND2_0/AND2_7/a_2_72# 116
C ALU_0/8bitAND2_0/8AND2_0/Y6 GND 8.48
R ALU_0/8bitAND2_0/8AND2_0/Y6 40
= ALU_0/8bitAND2_0/8AND2_0/Y6 ALU_0/8bitAND2_0/BUFFER8_0/A6
= ALU_0/8bitAND2_0/8AND2_0/Y6 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_6/A
= ALU_0/8bitAND2_0/8AND2_0/Y6 ALU_0/8bitAND2_0/m1_274_n64#
= ALU_0/8bitAND2_0/8AND2_0/Y6 ALU_0/8bitAND2_0/8AND2_0/AND2_6/Y
C ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_2_72# GND 3.85
R ALU_0/8bitAND2_0/8AND2_0/AND2_6/a_2_72# 116
C ALU_0/8bitAND2_0/8AND2_0/Y5 GND 8.77
R ALU_0/8bitAND2_0/8AND2_0/Y5 41
= ALU_0/8bitAND2_0/8AND2_0/Y5 ALU_0/8bitAND2_0/BUFFER8_0/A5
= ALU_0/8bitAND2_0/8AND2_0/Y5 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_5/A
= ALU_0/8bitAND2_0/8AND2_0/Y5 ALU_0/8bitAND2_0/m1_234_n56#
= ALU_0/8bitAND2_0/8AND2_0/Y5 ALU_0/8bitAND2_0/8AND2_0/AND2_5/Y
C ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_2_72# GND 3.85
R ALU_0/8bitAND2_0/8AND2_0/AND2_5/a_2_72# 116
C ALU_0/8bitAND2_0/8AND2_0/Y4 GND 9.05
R ALU_0/8bitAND2_0/8AND2_0/Y4 40
= ALU_0/8bitAND2_0/8AND2_0/Y4 ALU_0/8bitAND2_0/BUFFER8_0/A4
= ALU_0/8bitAND2_0/8AND2_0/Y4 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_4/A
= ALU_0/8bitAND2_0/8AND2_0/Y4 ALU_0/8bitAND2_0/m1_194_n48#
= ALU_0/8bitAND2_0/8AND2_0/Y4 ALU_0/8bitAND2_0/8AND2_0/AND2_4/Y
C ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_2_72# GND 3.85
R ALU_0/8bitAND2_0/8AND2_0/AND2_4/a_2_72# 116
C ALU_0/8bitAND2_0/8AND2_0/Y3 GND 8.33
R ALU_0/8bitAND2_0/8AND2_0/Y3 40
= ALU_0/8bitAND2_0/8AND2_0/Y3 ALU_0/8bitAND2_0/BUFFER8_0/A3
= ALU_0/8bitAND2_0/8AND2_0/Y3 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_3/A
= ALU_0/8bitAND2_0/8AND2_0/Y3 ALU_0/8bitAND2_0/m1_154_n40#
= ALU_0/8bitAND2_0/8AND2_0/Y3 ALU_0/8bitAND2_0/8AND2_0/AND2_3/Y
C ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_2_72# GND 3.85
R ALU_0/8bitAND2_0/8AND2_0/AND2_3/a_2_72# 116
C ALU_0/8bitAND2_0/8AND2_0/Y2 GND 9.55
R ALU_0/8bitAND2_0/8AND2_0/Y2 40
= ALU_0/8bitAND2_0/8AND2_0/Y2 ALU_0/8bitAND2_0/BUFFER8_0/A2
= ALU_0/8bitAND2_0/8AND2_0/Y2 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_2/A
= ALU_0/8bitAND2_0/8AND2_0/Y2 ALU_0/8bitAND2_0/m1_114_n32#
= ALU_0/8bitAND2_0/8AND2_0/Y2 ALU_0/8bitAND2_0/8AND2_0/AND2_2/Y
C ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_2_72# GND 3.85
R ALU_0/8bitAND2_0/8AND2_0/AND2_2/a_2_72# 116
C ALU_0/8bitAND2_0/8AND2_0/Y1 GND 3.46
R ALU_0/8bitAND2_0/8AND2_0/Y1 40
= ALU_0/8bitAND2_0/8AND2_0/Y1 ALU_0/8bitAND2_0/BUFFER8_0/A1
= ALU_0/8bitAND2_0/8AND2_0/Y1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_1/A
= ALU_0/8bitAND2_0/8AND2_0/Y1 ALU_0/8bitAND2_0/m1_74_n24#
= ALU_0/8bitAND2_0/8AND2_0/Y1 ALU_0/8bitAND2_0/8AND2_0/AND2_1/Y
C ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_2_72# GND 3.85
R ALU_0/8bitAND2_0/8AND2_0/AND2_1/a_2_72# 116
C ALU_0/8bitAND2_0/8AND2_0/Y0 GND 4.46
R ALU_0/8bitAND2_0/8AND2_0/Y0 40
= ALU_0/8bitAND2_0/8AND2_0/Y0 ALU_0/8bitAND2_0/BUFFER8_0/A0
= ALU_0/8bitAND2_0/8AND2_0/Y0 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_0/A
= ALU_0/8bitAND2_0/8AND2_0/Y0 ALU_0/8bitAND2_0/m1_34_n16#
= ALU_0/8bitAND2_0/8AND2_0/Y0 ALU_0/8bitAND2_0/8AND2_0/AND2_0/Y
C ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_2_72# GND 3.85
R ALU_0/8bitAND2_0/8AND2_0/AND2_0/a_2_72# 116
C ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y GND 14.43
R ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y 262
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_4/en
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_5/en
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_6/en
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_7/en
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_3/en
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_0/en
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_1/en
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_2/en
= ALU_0/8bitAND2_0/BUFFER8_0/INV_0/Y ALU_0/8bitAND2_0/BUFFER8_0/m1_10_n8#
C ALU_0/enb1 GND 8.86
R ALU_0/enb1 418
= ALU_0/enb1 ALU_0/Decoder_2x4_0/A0
= ALU_0/enb1 ALU_0/Decoder_2x4_0/NAND3_0/Y
= ALU_0/enb1 ALU_0/8bitAND2_0/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_4/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_5/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_6/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_7/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/INV_0/A
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_0/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_1/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_2/enb
= ALU_0/enb1 ALU_0/8bitAND2_0/BUFFER8_0/TRANSMISSION_3/enb
C func1 GND 45.93
R func1 534
= func1 ALU_0/func1
= func1 ALU_0/OR2_0/A
= func1 ALU_0/XNOR2_0/B
= func1 ALU_0/XNOR2_0/XOR2_0/B
= func1 ALU_0/XNOR2_0/XOR2_0/INV_0/A
= func1 ALU_0/NAND3_1/C
= func1 ALU_0/NAND3_0/B
= func1 ALU_0/m1_n382_265#
C ALU_0/OR2_0/a_2_8# GND 4.41
R ALU_0/OR2_0/a_2_8# 116
