

================================================================
== Vitis HLS Report for 'conv5_Pipeline_F2_1'
================================================================
* Date:           Sun Jan 26 21:40:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.548 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1730|     1730|  17.300 us|  17.300 us|  1729|  1729|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F2_1    |     1728|     1728|         2|          1|          1|  1728|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem192 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul190 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 7 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv5, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln166_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln166"   --->   Operation 9 'read' 'mul_ln166_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln166 = store i11 0, i11 %h" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 10 'store' 'store_ln166' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i23 0, i23 %phi_mul190"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem192"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc262"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem192_load = load i11 %phi_urem192" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 14 'load' 'phi_urem192_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h_1 = load i11 %h" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 15 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%icmp_ln166 = icmp_eq  i11 %h_1, i11 1728" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 16 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln166 = add i11 %h_1, i11 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 17 'add' 'add_ln166' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %for.inc262.split, void %for.inc272.preheader.exitStub" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 18 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i11 %h_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 19 'zext' 'zext_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i11 %phi_urem192_load" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 20 'trunc' 'trunc_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%add_ln168 = add i19 %zext_ln166, i19 %mul_ln166_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 21 'add' 'add_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i19 %add_ln168" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 22 'zext' 'zext_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_conv5_addr = getelementptr i32 %filter_conv5, i64 0, i64 %zext_ln168" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 23 'getelementptr' 'filter_conv5_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%filter_conv5_load = load i19 %filter_conv5_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 24 'load' 'filter_conv5_load' <Predicate = (!icmp_ln166)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 442368> <RAM>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%switch_ln168 = switch i4 %trunc_ln166, void %arrayidx261.case.8, i4 0, void %arrayidx261.case.0, i4 1, void %arrayidx261.case.1, i4 2, void %arrayidx261.case.2, i4 3, void %arrayidx261.case.3, i4 4, void %arrayidx261.case.4, i4 5, void %arrayidx261.case.5, i4 6, void %arrayidx261.case.6, i4 7, void %arrayidx261.case.7" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 25 'switch' 'switch_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.79>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln166_2 = add i11 %phi_urem192_load, i11 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 26 'add' 'add_ln166_2' <Predicate = (!icmp_ln166)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln166_1 = icmp_eq  i11 %phi_urem192_load, i11 8" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 27 'icmp' 'icmp_ln166_1' <Predicate = (!icmp_ln166)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%select_ln166 = select i1 %icmp_ln166_1, i11 0, i11 %add_ln166_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 28 'select' 'select_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln166 = store i11 %add_ln166, i11 %h" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 29 'store' 'store_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln166 = store i11 %select_ln166, i11 %phi_urem192" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 30 'store' 'store_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln166)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul190_load = load i23 %phi_mul190" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 31 'load' 'phi_mul190_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:167]   --->   Operation 32 'specpipeline' 'specpipeline_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1728, i64 1728, i64 1728" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 34 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.92ns)   --->   "%add_ln166_1 = add i23 %phi_mul190_load, i23 3641" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 35 'add' 'add_ln166_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %phi_mul190_load, i32 15, i32 22" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i8 %tmp" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 37 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_conv5_load = load i19 %filter_conv5_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 38 'load' 'filter_conv5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 442368> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln168 = bitcast i32 %filter_conv5_load" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 39 'bitcast' 'bitcast_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%filter_local_addr = getelementptr i32 %filter_local, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 40 'getelementptr' 'filter_local_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%filter_local_1_addr = getelementptr i32 %filter_local_1, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 41 'getelementptr' 'filter_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%filter_local_2_addr = getelementptr i32 %filter_local_2, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 42 'getelementptr' 'filter_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%filter_local_3_addr = getelementptr i32 %filter_local_3, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 43 'getelementptr' 'filter_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%filter_local_4_addr = getelementptr i32 %filter_local_4, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 44 'getelementptr' 'filter_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%filter_local_5_addr = getelementptr i32 %filter_local_5, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 45 'getelementptr' 'filter_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%filter_local_6_addr = getelementptr i32 %filter_local_6, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 46 'getelementptr' 'filter_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%filter_local_7_addr = getelementptr i32 %filter_local_7, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 47 'getelementptr' 'filter_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filter_local_8_addr = getelementptr i32 %filter_local_8, i64 0, i64 %zext_ln166_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 48 'getelementptr' 'filter_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_7_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 49 'store' 'store_ln168' <Predicate = (trunc_ln166 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 50 'br' 'br_ln168' <Predicate = (trunc_ln166 == 7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_6_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 51 'store' 'store_ln168' <Predicate = (trunc_ln166 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 52 'br' 'br_ln168' <Predicate = (trunc_ln166 == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_5_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 53 'store' 'store_ln168' <Predicate = (trunc_ln166 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 54 'br' 'br_ln168' <Predicate = (trunc_ln166 == 5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_4_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 55 'store' 'store_ln168' <Predicate = (trunc_ln166 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 56 'br' 'br_ln168' <Predicate = (trunc_ln166 == 4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_3_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 57 'store' 'store_ln168' <Predicate = (trunc_ln166 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 58 'br' 'br_ln168' <Predicate = (trunc_ln166 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_2_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 59 'store' 'store_ln168' <Predicate = (trunc_ln166 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 60 'br' 'br_ln168' <Predicate = (trunc_ln166 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_1_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 61 'store' 'store_ln168' <Predicate = (trunc_ln166 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 62 'br' 'br_ln168' <Predicate = (trunc_ln166 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 63 'store' 'store_ln168' <Predicate = (trunc_ln166 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 64 'br' 'br_ln168' <Predicate = (trunc_ln166 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln168 = store i32 %bitcast_ln168, i8 %filter_local_8_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 65 'store' 'store_ln168' <Predicate = (trunc_ln166 != 0 & trunc_ln166 != 1 & trunc_ln166 != 2 & trunc_ln166 != 3 & trunc_ln166 != 4 & trunc_ln166 != 5 & trunc_ln166 != 6 & trunc_ln166 != 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln168 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168]   --->   Operation 66 'br' 'br_ln168' <Predicate = (trunc_ln166 != 0 & trunc_ln166 != 1 & trunc_ln166 != 2 & trunc_ln166 != 3 & trunc_ln166 != 4 & trunc_ln166 != 5 & trunc_ln166 != 6 & trunc_ln166 != 7)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln166 = store i23 %add_ln166_1, i23 %phi_mul190" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 67 'store' 'store_ln166' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc262" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166]   --->   Operation 68 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.548ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln166', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166) of constant 0 on local variable 'h', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166 [17]  (0.427 ns)
	'load' operation 11 bit ('h', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166) on local variable 'h', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166 [23]  (0.000 ns)
	'add' operation 19 bit ('add_ln168', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168) [37]  (0.884 ns)
	'getelementptr' operation 19 bit ('filter_conv5_addr', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168) [39]  (0.000 ns)
	'load' operation 32 bit ('filter_conv5_load', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168) on array 'filter_conv5' [40]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('filter_conv5_load', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168) on array 'filter_conv5' [40]  (1.237 ns)
	'store' operation 0 bit ('store_ln168', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168) of variable 'bitcast_ln168', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168 on array 'filter_local_3' [65]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
