timestamp 1700499660
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t24i
scale 1000 1 9
resistclasses 6900 7800 946000 946000 1 8000 8000 80 80 80 80 80 40
use 3_input_AND 3_input_AND_0 1 0 72 0 1 -409
use AND_2 AND_2_0 1 0 190 0 1 -420
use 4_input_OR 4_input_OR_1 1 0 239 0 1 -333
use 4_input_OR 4_input_OR_0 1 0 239 0 1 -248
use 5_input_AND 5_input_AND_0 1 0 -41 0 1 -239
use XNOR XNOR_1 1 0 237 0 1 -160
use 4_input_AND 4_input_AND_0 1 0 61 0 1 -314
use CMOS_in CMOS_in_3 1 0 -96 0 1 -149
use 3_input_AND 3_input_AND_1 1 0 646 0 1 -409
use AND_2 AND_2_1 1 0 438 0 1 -420
use 5_input_AND 5_input_AND_1 1 0 550 0 1 -239
use XNOR XNOR_3 1 0 632 0 1 -160
use 4_input_AND 4_input_AND_1 1 0 650 0 1 -314
use XNOR XNOR_0 1 0 237 0 1 23
use CMOS_in CMOS_in_2 1 0 -96 0 1 -65
use CMOS_in CMOS_in_1 1 0 -96 0 1 35
use CMOS_in CMOS_in_0 1 0 -96 0 1 119
use XNOR XNOR_2 1 0 632 0 1 23
use 5_input_AND 5_input_AND_2 0 1 784 -1 0 107
use CMOS_in CMOS_in_7 1 0 850 0 1 -144
use CMOS_in CMOS_in_6 1 0 850 0 1 -55
use CMOS_in CMOS_in_5 1 0 850 0 1 45
use CMOS_in CMOS_in_4 1 0 850 0 1 129
node "m1_567_n457#" 3 528.66 567 -457 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 540 270 0 0 0 0 0 0 0 0 0 0
node "m1_132_n461#" 3 605.644 132 -461 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 640 302 0 0 0 0 0 0 0 0 0 0
node "m1_575_n377#" 1 178.146 575 -377 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179 92 0 0 0 0 0 0 0 0 0 0
node "m1_326_n377#" 3 490.964 326 -377 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 508 262 0 0 0 0 0 0 0 0 0 0
node "Gth" 0 112.896 511 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 126 54 0 0 0 0 0 0 0 0 0 0
node "m1_293_n361#" 6 703.354 293 -361 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168 74 1268 398 4107 778 0 0 0 0 0 0
node "m1_237_n357#" 5 1059.78 237 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 574 168 1419 324 3754 726 0 0 0 0 0 0
node "m1_157_n388#" 1 248.634 157 -388 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 251 128 0 0 0 0 0 0 0 0 0 0
node "m1_482_n301#" 3 506.628 482 -301 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 508 262 0 0 0 0 0 0 0 0 0 0
node "m1_149_n301#" 2 849.752 149 -301 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1084 360 0 0 0 0 0 0 0 0 0 0
node "m1_722_n379#" 5 1794 722 -379 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2149 732 378 126 0 0 0 0 0 0 0 0
node "Lth" 0 112.896 511 -273 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 126 54 0 0 0 0 0 0 0 0 0 0
node "m1_158_n413#" 6 637.773 158 -413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 188 86 833 280 2023 606 0 0 0 0 0 0
node "m1_329_n420#" 3 275.44 329 -420 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98 56 98 56 1232 366 0 0 0 0 0 0
node "m1_166_n331#" 3 365.932 166 -331 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144 82 378 136 945 284 0 0 0 0 0 0
node "m1_208_n247#" 1 250.29 208 -247 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 261 126 0 0 0 0 0 0 0 0 0 0
node "m1_486_n216#" 2 404.812 486 -216 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 404 210 0 0 0 0 0 0 0 0 0 0
node "m1_152_n201#" 2 410.782 152 -201 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 419 210 0 0 0 0 0 0 0 0 0 0
node "m1_n54_n204#" 3 409.521 -54 -204 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 160 90 971 320 0 0 0 0 0 0 0 0
node "B1" 6 687.415 691 -360 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97 66 1555 474 74 48 1363 404 0 0 0 0
node "m1_722_n201#" 4 702.428 722 -201 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 708 362 0 0 0 0 0 0 0 0 0 0
node "m1_102_n360#" 13 1093.87 102 -360 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145 82 170 92 4951 1434 1882 542 0 0 0 0
node "Eql" 0 108.184 776 -149 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120 52 0 0 0 0 0 0 0 0 0 0
node "m1_329_n190#" 2 457.17 329 -190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 483 228 0 0 0 0 0 0 0 0 0 0
node "m1_n54_n105#" 14 1034.91 -54 -105 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99 56 162 70 6584 1742 2350 674 0 0 0 0
node "m1_34_n284#" 11 1824.07 34 -284 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321 154 5271 1372 2736 626 0 0 0 0 0 0
node "m1_n72_n157#" 12 1235.31 -72 -157 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 134 64 1642 562 552 170 5472 1384 0 0 0 0
node "B2" 8 671.265 -109 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 134 82 221 100 4284 1188 0 0 0 0 0 0
node "A1" 15 1148.41 68 -377 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 193 112 2324 692 98 56 5747 1656 0 0 0 0
node "m1_n70_n71#" 6 2175.97 -70 -71 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2681 888 378 114 0 0 0 0 0 0 0 0
node "m1_341_n42#" 10 1106.78 341 -42 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123 76 153 88 3698 1084 3540 706 0 0 0 0
node "A2" 2 184.443 -109 -76 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86 54 61 44 516 194 0 0 0 0 0 0
node "m1_328_n64#" 1 367.756 328 -64 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 416 174 0 0 0 0 0 0 0 0 0 0
node "m1_2_n284#" 22 2515.2 2 -284 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 638 262 2764 840 10860 2898 0 0 0 0 0 0
node "B0" 8 497.653 726 -284 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108 76 162 78 72 48 2844 960 0 0 0 0
node "m1_135_n284#" 13 1432.4 135 -284 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86 52 1268 412 2804 840 5394 1170 0 0 0 0
node "m1_329_n7#" 2 446.616 329 -7 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 474 222 0 0 0 0 0 0 0 0 0 0
node "m1_n121_n17#" 12 2538.78 -121 -17 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 996 324 8244 2022 0 0 0 0 0 0 0 0
node "m1_127_n371#" 11 2037.89 127 -371 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 772 384 6802 1590 0 0 0 0 0 0 0 0
node "B3" 11 1066.87 -109 24 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 126 80 397 144 512 200 5984 1512 0 0 0 0
node "m1_724_77#" 2 237.491 724 77 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86 52 589 194 0 0 0 0 0 0 0 0
node "m1_n45_n288#" 21 3686.18 -45 -288 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1764 548 3905 988 13779 3024 0 0 0 0 0 0
node "m1_n96_n189#" 5 508.115 -96 -189 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 80 1355 552 0 0 0 0 0 0 0 0
node "m1_n72_79#" 1 162.226 -72 79 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 139 92 0 0 0 0 0 0 0 0 0 0
node "m1_724_n168#" 10 1079.24 724 -168 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 356 202 2575 1006 0 0 0 0 0 0 0 0
node "A0" 15 1558.3 92 -284 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 199 110 156 76 96 56 10269 2586 0 0 0 0
node "En" 0 75.2 739 98 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78 38 0 0 0 0 0 0 0 0 0 0
node "m1_n83_113#" 12 1233.99 -83 113 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97 54 1273 458 99 56 5728 1492 0 0 0 0
node "m1_341_142#" 13 1111.42 341 142 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128 78 207 104 3717 1090 2891 840 0 0 0 0
node "m1_875_n110#" 6 517.59 875 -110 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105 82 1390 566 0 0 0 0 0 0 0 0
node "VDD" 5 2838.65 567 158 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3568 792 2607 496 0 0 0 0 0 0 0 0
node "A3" 16 2078.61 -109 108 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 160 88 135 78 615 244 115 60 9024 2402 0 0
node "m1_328_119#" 1 381.828 328 119 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428 182 0 0 0 0 0 0 0 0 0 0
node "m1_n72_155#" 6 577.138 -72 155 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 174 126 1355 552 0 0 0 0 0 0 0 0
node "a_442_n358#" 14 1089.49 442 -358 pm12c 0 0 0 0 0 0 0 0 0 0 56 30 0 0 245 98 2330 512 2972 640 0 0 0 0 0 0
node "a_384_n389#" 81 1569.79 384 -389 pm12c 0 0 0 0 0 0 0 0 0 0 162 86 0 0 105 58 5392 1246 0 0 0 0 0 0 0 0
cap "m1_n45_n288#" "m1_n54_n204#" 81.446
cap "m1_326_n377#" "a_384_n389#" 78.9257
cap "m1_n96_n189#" "m1_n54_n105#" 43.646
cap "B2" "m1_n54_n204#" 274.292
cap "m1_329_n420#" "m1_158_n413#" 57.113
cap "m1_n45_n288#" "m1_127_n371#" 94.82
cap "m1_329_n420#" "A1" 88.34
cap "m1_n70_n71#" "A1" 61.14
cap "A3" "m1_n83_113#" 261.755
cap "m1_166_n331#" "m1_102_n360#" 32.112
cap "B2" "m1_n54_n105#" 2449.12
cap "B3" "m1_n83_113#" 50.95
cap "m1_34_n284#" "m1_208_n247#" 24.168
cap "m1_724_77#" "m1_341_142#" 12
cap "m1_n70_n71#" "m1_n54_n204#" 107.739
cap "A1" "a_442_n358#" 1892.47
cap "m1_2_n284#" "A0" 460.95
cap "m1_724_77#" "m1_135_n284#" 159.542
cap "m1_n72_155#" "m1_n72_79#" 73.077
cap "m1_875_n110#" "VDD" 34.6305
cap "m1_328_119#" "A0" 17.633
cap "m1_329_n420#" "m1_n54_n105#" 93.8875
cap "m1_341_n42#" "m1_102_n360#" 127.59
cap "A3" "A2" 84.306
cap "m1_n70_n71#" "m1_n54_n105#" 107.18
cap "B3" "A2" 87.9
cap "m1_132_n461#" "m1_n83_113#" 7.92
cap "m1_329_n420#" "m1_237_n357#" 73.982
cap "m1_722_n201#" "m1_724_n168#" 31.644
cap "m1_n96_n189#" "m1_n121_n17#" 98.8435
cap "m1_293_n361#" "m1_n72_n157#" 189.5
cap "m1_341_n42#" "m1_2_n284#" 59.4417
cap "B3" "m1_158_n413#" 117.742
cap "m1_166_n331#" "m1_149_n301#" 4.704
cap "m1_326_n377#" "A1" 90.31
cap "m1_166_n331#" "m1_127_n371#" 127.801
cap "B1" "a_384_n389#" 34.684
cap "B2" "m1_n121_n17#" 42.4583
cap "A3" "m1_n54_n105#" 651.443
cap "B3" "m1_127_n371#" 34.816
cap "B3" "m1_n54_n105#" 87.9
cap "B0" "m1_722_n379#" 41.62
cap "B0" "a_442_n358#" 95.31
cap "A3" "m1_237_n357#" 582.066
cap "m1_n45_n288#" "m1_329_n7#" 80.5
cap "m1_2_n284#" "m1_328_n64#" 221.476
cap "m1_n96_n189#" "B2" 41.126
cap "m1_n45_n288#" "m1_341_142#" 96.19
cap "m1_135_n284#" "m1_341_142#" 88.34
cap "m1_2_n284#" "VDD" 79.605
cap "m1_n45_n288#" "m1_482_n301#" 109.388
cap "m1_237_n357#" "m1_326_n377#" 17.04
cap "m1_n45_n288#" "m1_135_n284#" 234.98
cap "m1_293_n361#" "a_384_n389#" 2275.23
cap "m1_575_n377#" "a_442_n358#" 148.185
cap "m1_34_n284#" "m1_102_n360#" 169.883
cap "A3" "m1_n121_n17#" 2649.79
cap "m1_n45_n288#" "m1_n70_n71#" 277.477
cap "m1_n45_n288#" "m1_486_n216#" 30.72
cap "m1_n70_n71#" "B2" 340.796
cap "B3" "m1_n121_n17#" 17.556
cap "m1_102_n360#" "m1_724_n168#" 133.01
cap "m1_34_n284#" "m1_2_n284#" 68.359
cap "m1_n45_n288#" "a_442_n358#" 251.385
cap "m1_132_n461#" "m1_n121_n17#" 610.6
cap "m1_n45_n288#" "A0" 139.4
cap "m1_n96_n189#" "B3" 41.126
cap "a_384_n389#" "m1_n72_n157#" 40.224
cap "A3" "B2" 1252.85
cap "m1_34_n284#" "m1_127_n371#" 87.874
cap "m1_n45_n288#" "B3" 124.981
cap "m1_341_n42#" "m1_341_142#" 88.34
cap "B3" "B2" 229.176
cap "m1_293_n361#" "m1_158_n413#" 20.692
cap "m1_293_n361#" "A1" 29.54
cap "m1_722_n379#" "a_442_n358#" 109.2
cap "B0" "B1" 26.968
cap "m1_n70_n71#" "A3" 888.457
cap "m1_n70_n71#" "B3" 28.226
cap "m1_329_n420#" "m1_326_n377#" 12.936
cap "m1_293_n361#" "m1_n54_n105#" 1445.22
cap "m1_102_n360#" "m1_722_n201#" 12.936
cap "m1_326_n377#" "a_442_n358#" 10.144
cap "m1_293_n361#" "m1_237_n357#" 198.89
cap "VDD" "m1_341_142#" 106.653
cap "m1_237_n357#" "m1_567_n457#" 156.331
cap "m1_158_n413#" "m1_n72_n157#" 96.19
cap "m1_n45_n288#" "VDD" 86.992
cap "m1_135_n284#" "VDD" 79.605
cap "B3" "A3" 246.906
cap "m1_n72_155#" "m1_n83_113#" 181.964
cap "m1_127_n371#" "m1_208_n247#" 53.144
cap "m1_127_n371#" "m1_n72_n157#" 34.816
cap "m1_n72_n157#" "m1_n54_n105#" 137.864
cap "m1_34_n284#" "m1_341_142#" 26.968
cap "A3" "m1_132_n461#" 29.472
cap "m1_n45_n288#" "m1_34_n284#" 87.874
cap "m1_237_n357#" "m1_n72_n157#" 121.06
cap "m1_34_n284#" "m1_135_n284#" 138.96
cap "m1_n72_155#" "A2" 41.126
cap "m1_875_n110#" "A1" 26.903
cap "m1_135_n284#" "m1_724_n168#" 71.33
cap "A3" "m1_n72_79#" 26.835
cap "B1" "m1_722_n379#" 22.66
cap "VDD" "A0" 298.746
cap "B1" "a_442_n358#" 104.04
cap "a_384_n389#" "m1_158_n413#" 3.264
cap "a_384_n389#" "A1" 5.064
cap "m1_341_n42#" "m1_328_n64#" 53.8697
cap "m1_n72_155#" "m1_n54_n105#" 41.126
cap "m1_341_n42#" "VDD" 81.285
cap "A2" "m1_n83_113#" 221.32
cap "m1_102_n360#" "m1_2_n284#" 5657.25
cap "a_384_n389#" "m1_n54_n105#" 8.24
cap "m1_329_n420#" "m1_293_n361#" 51.49
cap "m1_34_n284#" "A0" 130.23
cap "m1_102_n360#" "m1_158_n413#" 132.36
cap "m1_102_n360#" "m1_329_n190#" 70.3337
cap "m1_152_n201#" "m1_127_n371#" 99.318
cap "B0" "m1_875_n110#" 26.903
cap "m1_237_n357#" "a_384_n389#" 187.787
cap "m1_293_n361#" "m1_722_n379#" 123.131
cap "m1_127_n371#" "m1_n83_113#" 39.5
cap "m1_102_n360#" "m1_149_n301#" 14.344
cap "m1_n54_n105#" "m1_n83_113#" 262.717
cap "m1_n45_n288#" "m1_n72_n157#" 395.082
cap "m1_341_n42#" "m1_34_n284#" 70.143
cap "m1_102_n360#" "m1_127_n371#" 111.717
cap "B2" "m1_n72_n157#" 73.816
cap "m1_2_n284#" "m1_329_n190#" 120.214
cap "m1_158_n413#" "A1" 88.34
cap "m1_341_n42#" "m1_724_n168#" 71.33
cap "m1_n72_155#" "m1_n121_n17#" 68.029
cap "m1_293_n361#" "A3" 197.5
cap "m1_329_n420#" "m1_n72_n157#" 96.19
cap "m1_158_n413#" "m1_149_n301#" 4.704
cap "m1_2_n284#" "m1_127_n371#" 409.102
cap "A1" "m1_149_n301#" 4.499
cap "m1_n70_n71#" "m1_n72_n157#" 113.753
cap "m1_127_n371#" "m1_158_n413#" 160.975
cap "m1_127_n371#" "A1" 227.954
cap "m1_127_n371#" "m1_149_n301#" 515.331
cap "m1_237_n357#" "m1_158_n413#" 518.118
cap "m1_n121_n17#" "m1_n83_113#" 58.5623
cap "m1_237_n357#" "A1" 111.89
cap "m1_127_n371#" "m1_n54_n105#" 62.736
cap "A3" "m1_n72_n157#" 1365.35
cap "B0" "A1" 380.514
cap "B3" "m1_n72_n157#" 9704.28
cap "m1_n121_n17#" "A2" 42.4583
cap "m1_237_n357#" "m1_n54_n105#" 117.335
cap "m1_157_n388#" "m1_158_n413#" 2.94
cap "m1_n70_n71#" "m1_n72_155#" 100.001
cap "m1_157_n388#" "A1" 20.79
cap "m1_n45_n288#" "m1_152_n201#" 111.828
cap "m1_102_n360#" "m1_341_142#" 88.34
cap "B2" "m1_n83_113#" 170.885
cap "m1_34_n284#" "m1_724_n168#" 54.576
cap "m1_n45_n288#" "m1_102_n360#" 195.042
cap "m1_157_n388#" "m1_127_n371#" 210.863
cap "m1_875_n110#" "A0" 127.724
cap "m1_n96_n189#" "A2" 41.126
cap "m1_722_n379#" "a_384_n389#" 126.354
cap "a_384_n389#" "a_442_n358#" 87.874
cap "m1_n121_n17#" "m1_127_n371#" 81.52
cap "m1_2_n284#" "m1_341_142#" 88.34
cap "m1_328_119#" "m1_341_142#" 53.8697
cap "m1_n121_n17#" "m1_n54_n105#" 1735.64
cap "m1_482_n301#" "m1_2_n284#" 12.936
cap "A3" "m1_n72_155#" 1307.47
cap "m1_n45_n288#" "m1_2_n284#" 6627.13
cap "m1_2_n284#" "m1_135_n284#" 258.7
cap "B3" "m1_n72_155#" 41.126
cap "m1_n45_n288#" "A1" 340.53
cap "m1_237_n357#" "m1_n121_n17#" 410.406
subcap "A1" -1127.55
cap "B3" "3_input_AND_0/a_n45_n28#" 25.548
cap "m1_n54_n105#" "3_input_AND_0/a_n45_n28#" 7.54
cap "3_input_AND_0/a_n9_n28#" "4_input_AND_0/a_n57_n49#" 438.653
cap "B3" "3_input_AND_0/w_n45_n10#" 7.81
cap "m1_n72_n157#" "3_input_AND_0/a_n9_n28#" 12.072
cap "B3" "3_input_AND_0/a_n38_n23#" 39.53
cap "3_input_AND_0/a_n38_10#" "3_input_AND_0/a_n9_n28#" 205.054
cap "m1_n83_113#" "3_input_AND_0/a_n9_n28#" 11.724
cap "m1_n54_n105#" "3_input_AND_0/a_n38_n23#" 23.904
cap "3_input_AND_0/w_n9_n10#" "m1_n72_n157#" 6.991
cap "B3" "3_input_AND_0/a_n9_n28#" 18.06
cap "3_input_AND_0/a_n45_n28#" "B2" 7.54
cap "3_input_AND_0/a_n9_n28#" "3_input_AND_0/a_n38_n23#" 6.59629
cap "m1_n54_n105#" "3_input_AND_0/a_n9_n28#" 7.54
cap "B2" "3_input_AND_0/w_n45_n10#" 8.692
cap "3_input_AND_0/w_n9_n10#" "B3" 2.343
cap "3_input_AND_0/a_n38_10#" "4_input_AND_0/a_7_n41#" 39.5777
cap "B2" "3_input_AND_0/a_n38_n23#" 59.568
cap "4_input_AND_0/a_n28_n41#" "4_input_AND_0/a_n57_n49#" 28.8588
cap "3_input_AND_0/a_n38_n35#" "m1_n83_113#" 59.53
cap "3_input_AND_0/w_n9_n10#" "3_input_AND_0/a_n9_n28#" 6.801
cap "3_input_AND_0/a_n2_n23#" "m1_n54_n105#" 10.824
cap "3_input_AND_0/a_n38_10#" "3_input_AND_0/a_n45_n28#" 26.3851
cap "m1_n72_n157#" "3_input_AND_0/a_n45_n28#" 18.936
cap "m1_n72_n157#" "3_input_AND_0/a_n38_10#" 34.835
cap "m1_n83_113#" "3_input_AND_0/a_n45_n28#" 20.488
cap "3_input_AND_0/a_n9_n28#" "B2" 4.356
cap "3_input_AND_0/a_n45_n28#" "3_input_AND_0/w_n45_n10#" 5.81
cap "m1_n72_n157#" "3_input_AND_0/w_n45_n10#" 13.982
cap "3_input_AND_0/w_n9_n10#" "B2" 2.334
subcap "m1_158_n413#" -438.407
subcap "m1_102_n360#" -1246
subcap "m1_127_n371#" -1381.31
cap "AND_2_0/a_9_26#" "m1_n72_n157#" 33.991
cap "3_input_AND_0/w_27_n10#" "B3" 7.81
cap "4_input_AND_0/a_42_n41#" "4_input_AND_0/a_14_n49#" 15.3913
cap "B3" "3_input_AND_0/a_n38_n23#" 38.421
cap "3_input_AND_0/a_27_n28#" "m1_n54_n105#" 4.356
cap "3_input_AND_0/a_n38_n23#" "m1_n72_n157#" 11.856
cap "3_input_AND_0/w_27_n10#" "m1_n72_n157#" 13.982
cap "3_input_AND_0/a_34_n35#" "3_input_AND_0/w_64_n10#" 18.825
cap "3_input_AND_0/w_n9_n10#" "3_input_AND_0/a_27_n28#" 2.016
cap "B3" "3_input_AND_0/a_71_n23#" 22.53
cap "AND_2_0/a_n1_n23#" "3_input_AND_0/a_27_n28#" 20.488
cap "3_input_AND_0/w_n9_n10#" "B3" 2.038
cap "3_input_AND_0/w_n9_n10#" "m1_n72_n157#" 3.562
cap "3_input_AND_0/a_n2_n23#" "m1_n54_n105#" 51.006
cap "AND_2_0/a_9_26#" "3_input_AND_0/a_71_n23#" 4.88498e-15
cap "3_input_AND_0/a_34_n35#" "AND_2_0/a_9_26#" 26.759
cap "3_input_AND_0/a_34_n35#" "3_input_AND_0/a_n38_n23#" 26.832
cap "B3" "3_input_AND_0/a_n9_n28#" 6.864
cap "3_input_AND_0/a_27_n28#" "B3" 23.364
cap "3_input_AND_0/a_27_n28#" "m1_n72_n157#" 18.936
cap "3_input_AND_0/a_n9_n28#" "m1_n72_n157#" 6.864
cap "3_input_AND_0/a_34_n35#" "3_input_AND_0/a_71_n23#" 102.989
cap "m1_n54_n105#" "3_input_AND_0/a_n38_n23#" 7.54
cap "4_input_AND_0/a_84_n49#" "AND_2_0/a_9_26#" 100.044
cap "B3" "3_input_AND_0/w_64_n10#" 2.343
cap "3_input_AND_0/w_64_n10#" "m1_n72_n157#" 8.515
cap "m1_n54_n105#" "3_input_AND_0/a_71_n23#" 21.384
cap "AND_2_0/a_n1_n23#" "3_input_AND_0/a_n38_n23#" 14.684
cap "AND_2_0/a_n1_n23#" "3_input_AND_0/a_n9_n28#" 5.956
cap "3_input_AND_0/a_27_n28#" "3_input_AND_0/a_n38_n23#" 40.424
cap "3_input_AND_0/a_34_n35#" "AND_2_0/a_n1_n23#" 59.754
cap "AND_2_0/a_n1_n23#" "3_input_AND_0/a_n38_n35#" -8.119
subcap "m1_237_n357#" -1188.21
cap "AND_2_0/a_61_n33#" "m1_n121_n17#" 71.06
cap "AND_2_0/a_10_n33#" "m1_n54_n105#" 49.74
cap "AND_2_0/a_n1_n23#" "m1_n54_n105#" 9.588
cap "AND_2_0/a_n1_n23#" "m1_n72_n157#" 38.766
cap "4_input_OR_1/a_14_n32#" "AND_2_0/a_9_26#" 284.586
cap "A3" "AND_2_0/a_61_n33#" 69.282
cap "A1" "AND_2_0/a_9_26#" 45.782
cap "m1_n72_n157#" "AND_2_0/w_50_1#" 9.558
cap "AND_2_0/w_n1_1#" "AND_2_0/a_50_n23#" 40.57
cap "AND_2_0/a_10_n33#" "AND_2_0/a_61_n33#" 410.949
cap "AND_2_0/w_n1_1#" "m1_n72_n157#" 10.089
cap "AND_2_0/a_10_n33#" "m1_n121_n17#" 45.648
cap "m1_n54_n105#" "AND_2_0/a_50_n23#" 5.268
cap "m1_n72_n157#" "AND_2_0/a_50_n23#" 35.98
cap "AND_2_0/a_10_n33#" "A3" 141.794
cap "A1" "AND_2_0/w_50_1#" 12.954
cap "AND_2_0/w_n1_1#" "4_input_OR_1/a_14_n32#" 23.135
cap "m1_n72_n157#" "AND_2_0/a_9_26#" 51.78
cap "AND_2_0/a_9_10#" "AND_2_0/a_50_n23#" 121.054
cap "AND_2_0/a_9_10#" "m1_n54_n105#" 33.936
cap "AND_2_0/a_n1_n23#" "AND_2_0/a_50_n23#" 11.52
subcap "m1_326_n377#" -199.066
subcap "m1_293_n361#" -776.523
subcap "m1_329_n420#" -113.619
subcap "a_384_n389#" -1807.94
cap "4_input_OR_1/a_14_n32#" "4_input_OR_1/a_61_n24#" 80.6463
cap "A1" "AND_2_0/w_50_1#" -3.048
cap "AND_2_0/a_111_10#" "4_input_OR_1/a_61_n24#" 11.38
cap "A1" "AND_2_0/a_9_26#" 24.013
cap "A1" "AND_2_0/w_101_1#" 10.287
cap "AND_2_0/a_50_n23#" "m1_n72_n157#" -0.334
cap "AND_2_0/a_9_26#" "AND_2_0/w_101_1#" 2.84217e-14
cap "AND_2_0/a_9_10#" "m1_n54_n105#" 9.588
cap "AND_2_0/a_61_n33#" "A3" 85.122
cap "4_input_OR_1/a_14_n32#" "AND_2_0/a_9_26#" 1154.35
cap "m1_n72_n157#" "AND_2_0/w_50_1#" -2.898
cap "AND_2_0/a_9_26#" "m1_n72_n157#" 25.89
cap "m1_n72_n157#" "AND_2_0/w_101_1#" 5.841
cap "AND_2_0/a_61_n33#" "m1_n121_n17#" 165.768
cap "AND_2_0/a_111_10#" "m1_n54_n105#" 33.936
cap "AND_2_0/a_111_10#" "AND_2_0/w_101_1#" 13.849
cap "AND_2_0/a_9_10#" "AND_2_0/a_111_10#" 1.382
cap "AND_2_0/a_9_10#" "m1_n72_n157#" 15.8
cap "m1_237_n357#" "4_input_OR_1/a_14_n32#" 18.72
cap "AND_2_0/a_9_26#" "4_input_OR_1/a_61_n24#" 40.244
cap "AND_2_0/w_101_1#" "4_input_OR_1/a_61_n24#" 35.893
cap "4_input_OR_1/a_14_n32#" "AND_2_0/a_111_10#" 12.936
cap "AND_2_0/a_9_10#" "4_input_OR_1/a_61_n24#" 62.704
subcap "a_442_n358#" -1248.43
subcap "a_384_n389#" -1106.93
cap "AND_2_1/a_9_26#" "4_input_OR_1/a_14_n32#" 1154.35
cap "A1" "AND_2_1/w_n1_1#" 6.096
cap "AND_2_1/a_n1_n23#" "m1_293_n361#" 4.848
cap "4_input_OR_1/a_176_n24#" "AND_2_1/w_n1_1#" 10.553
cap "m1_237_n357#" "AND_2_1/a_10_n33#" 49.152
cap "AND_2_1/a_9_26#" "4_input_OR_1/a_176_n24#" 106.728
cap "AND_2_1/a_n1_n23#" "4_input_OR_1/a_119_n24#" 19.152
cap "4_input_OR_1/a_14_n32#" "4_input_OR_1/a_119_n24#" 25.056
cap "AND_2_1/a_9_10#" "m1_293_n361#" 16.926
cap "AND_2_1/a_n1_n23#" "m1_n54_n105#" 1.872
cap "m1_n72_n157#" "AND_2_1/w_n1_1#" 10.089
cap "4_input_OR_1/a_176_n24#" "4_input_OR_1/a_14_n32#" 122.916
cap "m1_n72_n157#" "AND_2_1/a_9_26#" 25.89
cap "AND_2_1/a_9_10#" "4_input_OR_1/a_119_n24#" 118.242
cap "AND_2_1/a_9_10#" "m1_n54_n105#" 1.98
cap "AND_2_1/a_n1_n23#" "m1_n72_n157#" 38.766
subcap "m1_567_n457#" -228.848
subcap "m1_575_n377#" -1.358
subcap "Gth" -127.224
cap "AND_2_1/a_111_10#" "AND_2_1/a_9_10#" 22.534
cap "AND_2_1/a_9_10#" "m1_n54_n105#" 1.872
cap "AND_2_1/a_9_10#" "AND_2_1/a_50_n23#" 110.157
cap "m1_293_n361#" "AND_2_1/a_10_n33#" 16.926
cap "a_442_n358#" "AND_2_1/w_101_1#" 18.69
cap "AND_2_1/a_111_10#" "m1_293_n361#" 16.926
cap "AND_2_1/a_50_n23#" "m1_293_n361#" 4.602
cap "m1_n72_n157#" "AND_2_1/a_9_10#" 38.766
cap "AND_2_1/w_50_1#" "a_442_n358#" 18.69
cap "m1_n72_n157#" "AND_2_1/a_9_26#" 51.78
cap "4_input_OR_1/a_14_n32#" "AND_2_1/a_9_26#" 253.957
cap "m1_n72_n157#" "AND_2_1/w_101_1#" 10.089
cap "a_384_n389#" "AND_2_1/a_10_n33#" 187.042
cap "AND_2_1/a_9_26#" "4_input_AND_1/a_n64_n41#" 8.52
cap "AND_2_1/a_111_10#" "AND_2_1/a_10_n33#" 1.608
cap "AND_2_1/a_50_n23#" "AND_2_1/a_10_n33#" -8.376
cap "m1_n72_n157#" "AND_2_1/w_50_1#" 10.089
cap "a_384_n389#" "AND_2_1/a_111_10#" 118.242
cap "a_384_n389#" "AND_2_1/a_50_n23#" 12
cap "AND_2_1/a_111_10#" "m1_n54_n105#" 1.98
cap "AND_2_1/a_9_10#" "m1_293_n361#" 4.848
cap "AND_2_1/a_50_n23#" "m1_n54_n105#" 1.872
cap "4_input_AND_1/a_n64_n41#" "AND_2_1/w_101_1#" 21.888
cap "4_input_OR_1/a_14_n32#" "a_442_n358#" 43.938
cap "m1_n72_n157#" "AND_2_1/a_50_n23#" 38.766
cap "AND_2_1/a_111_10#" "AND_2_1/a_61_n33#" 154.833
cap "A1" "AND_2_1/a_9_26#" -8.91
cap "AND_2_1/a_9_26#" "a_442_n358#" 397.804
cap "a_384_n389#" "AND_2_1/a_9_10#" 19.152
cap "3_input_AND_1/w_n45_n10#" "3_input_AND_1/a_27_n28#" 15.858
cap "3_input_AND_1/a_n38_n23#" "m1_293_n361#" 6.408
cap "A1" "3_input_AND_1/a_n38_10#" -2.97
cap "AND_2_1/a_9_10#" "m1_237_n357#" -22.538
cap "3_input_AND_1/a_n38_n23#" "a_384_n389#" 69.2
cap "3_input_AND_1/a_n2_n23#" "m1_293_n361#" 5.04
cap "a_384_n389#" "3_input_AND_1/a_n2_n23#" 153.656
cap "3_input_AND_1/a_n9_n28#" "3_input_AND_1/a_n38_10#" 6.59629
cap "3_input_AND_1/a_n45_n28#" "3_input_AND_1/a_n38_10#" 17.2689
cap "A1" "AND_2_1/w_101_1#" -3.429
cap "3_input_AND_1/a_n9_n28#" "3_input_AND_1/a_n45_n28#" 1.248
cap "4_input_AND_1/a_n28_n41#" "4_input_AND_1/a_n57_n49#" 17.3153
cap "AND_2_1/w_101_1#" "3_input_AND_1/a_n38_10#" -10.458
cap "3_input_AND_1/a_n9_n28#" "3_input_AND_1/w_n9_n10#" 3.138
cap "3_input_AND_1/a_n45_n28#" "AND_2_1/w_101_1#" -2.214
cap "AND_2_1/a_9_10#" "3_input_AND_1/a_27_n28#" -2.808
cap "3_input_AND_1/a_n38_10#" "4_input_AND_1/a_n57_n49#" 61.5653
cap "3_input_AND_1/a_n38_10#" "3_input_AND_1/a_27_n28#" 199.755
cap "3_input_AND_1/a_n38_10#" "a_442_n358#" -7.608
cap "3_input_AND_1/a_n9_n28#" "3_input_AND_1/a_27_n28#" 15.168
cap "3_input_AND_1/a_n45_n28#" "3_input_AND_1/a_27_n28#" 19.584
cap "3_input_AND_1/a_n9_n28#" "m1_293_n361#" 10.644
cap "3_input_AND_1/a_n45_n28#" "m1_293_n361#" 10.644
cap "3_input_AND_1/a_n9_n28#" "a_384_n389#" 38.8
cap "3_input_AND_1/a_n45_n28#" "a_384_n389#" 38.8
cap "3_input_AND_1/w_n9_n10#" "3_input_AND_1/a_27_n28#" 13.924
cap "AND_2_1/w_101_1#" "3_input_AND_1/a_27_n28#" -3.429
cap "AND_2_1/w_101_1#" "a_442_n358#" -3.663
cap "3_input_AND_1/a_n38_n35#" "3_input_AND_1/a_34_n35#" 369.392
cap "3_input_AND_1/a_n9_n28#" "3_input_AND_1/a_n38_n23#" 17.622
cap "m1_293_n361#" "3_input_AND_1/a_27_n28#" 3.636
cap "3_input_AND_1/a_n45_n28#" "3_input_AND_1/w_n45_n10#" 7.26
cap "a_384_n389#" "3_input_AND_1/a_27_n28#" 10.16
cap "3_input_AND_1/w_27_n10#" "3_input_AND_1/a_27_n28#" 14.52
subcap "m1_722_n379#" -688.587
subcap "B1" -875.941
cap "3_input_AND_1/a_71_n23#" "3_input_AND_1/a_27_n28#" 3.564
cap "3_input_AND_1/a_27_n28#" "a_384_n389#" 17.616
cap "4_input_AND_1/a_14_n49#" "4_input_AND_1/a_42_n41#" 15.3913
cap "3_input_AND_1/a_71_n23#" "3_input_AND_1/a_n38_n23#" 10.644
cap "3_input_AND_1/a_71_n23#" "3_input_AND_1/a_n2_n23#" -2.52
cap "4_input_AND_1/a_84_n49#" "3_input_AND_1/a_34_n35#" 153.913
cap "3_input_AND_1/a_n38_10#" "3_input_AND_1/a_34_n35#" 129.287
cap "3_input_AND_1/a_n38_10#" "3_input_AND_1/a_27_n28#" 23.087
cap "a_384_n389#" "3_input_AND_1/a_n38_n23#" 38.8
cap "a_384_n389#" "3_input_AND_1/a_n2_n23#" 44.832
cap "3_input_AND_1/a_71_n23#" "a_384_n389#" 83.644
subcap "m1_n45_n288#" -3157.88
cap "5_input_AND_0/a_n12_n35#" "m1_n54_n204#" 17.44
cap "5_input_AND_0/a_n12_n35#" "5_input_AND_0/a_4_n29#" 6.75
cap "5_input_AND_0/a_n12_n35#" "5_input_AND_0/a_14_n29#" 9.75
subcap "m1_34_n284#" -1403.76
subcap "m1_2_n284#" -1662.3
cap "4_input_AND_0/a_n57_n38#" "5_input_AND_0/a_35_n35#" 102.046
cap "4_input_AND_0/a_n64_n41#" "5_input_AND_0/a_35_n35#" 28.08
cap "5_input_AND_0/a_57_n29#" "5_input_AND_0/a_35_n35#" 38.005
cap "4_input_AND_0/a_n57_n49#" "5_input_AND_0/a_35_n35#" 42.2287
cap "4_input_AND_0/a_n57_n49#" "4_input_AND_0/a_n64_n41#" 61.5653
cap "4_input_AND_0/a_n64_n41#" "5_input_AND_0/a_14_n29#" -1.26
cap "4_input_AND_0/a_n57_n1#" "4_input_AND_0/w_n64_n22#" 7.909
cap "4_input_AND_0/w_n64_n22#" "5_input_AND_0/a_35_n35#" 37.512
cap "4_input_AND_0/a_14_n49#" "4_input_AND_0/a_7_n41#" 61.5653
cap "4_input_AND_0/a_n57_n1#" "5_input_AND_0/a_35_n35#" 75.004
cap "5_input_AND_0/a_80_n35#" "5_input_AND_0/a_57_n29#" 9.588
subcap "m1_149_n301#" -644.518
subcap "m1_166_n331#" -117.565
subcap "m1_102_n360#" -647.923
subcap "m1_135_n284#" -1023.89
subcap "m1_127_n371#" -1791.3
subcap "A0" -1191.32
cap "5_input_AND_0/a_101_n29#" "5_input_AND_0/a_125_n35#" 11.66
cap "4_input_AND_0/a_n57_n38#" "4_input_AND_0/a_42_n41#" 17.472
cap "4_input_AND_0/a_14_n49#" "4_input_AND_0/a_7_n41#" 15.3913
cap "5_input_AND_0/a_4_n29#" "4_input_AND_0/a_42_n41#" 11.012
cap "4_input_AND_0/a_84_n49#" "4_input_AND_0/a_42_n41#" 31.607
cap "5_input_AND_0/a_145_n29#" "5_input_AND_0/a_168_n35#" 17.965
cap "4_input_AND_0/a_84_n49#" "4_input_AND_0/a_n57_n38#" 9.736
cap "4_input_AND_0/a_49_n38#" "4_input_AND_0/a_42_n41#" 10.45
cap "4_input_AND_0/a_84_n49#" "4_input_AND_0/w_77_n22#" 16.386
cap "4_input_AND_0/a_14_n49#" "4_input_AND_0/a_42_n41#" 51.9397
subcap "m1_237_n357#" -582.321
cap "4_input_OR_1/a_14_5#" "4_input_OR_1/a_3_n24#" 116.872
cap "m1_166_n331#" "4_input_OR_1/a_3_n24#" 17.712
cap "m1_102_n360#" "5_input_AND_0/a_4_n29#" -2.322
cap "m1_166_n331#" "4_input_OR_1/a_14_17#" 24.72
cap "4_input_OR_1/a_3_n24#" "m1_158_n413#" 23.238
cap "m1_166_n331#" "4_input_OR_1/w_n2_n2#" 23.792
cap "5_input_AND_0/a_224_n29#" "4_input_OR_1/a_14_n32#" 109.042
cap "4_input_OR_1/a_14_n20#" "m1_158_n413#" 25.884
cap "4_input_OR_1/a_3_n24#" "4_input_OR_1/w_n2_n2#" 54.992
subcap "m1_293_n361#" -263.287
cap "4_input_OR_1/a_3_n24#" "4_input_OR_0/a_61_n24#" 1.476
cap "4_input_OR_1/w_56_n2#" "4_input_OR_0/a_119_n24#" 24.576
cap "4_input_OR_1/a_14_n20#" "m1_237_n357#" 17.88
cap "4_input_OR_0/a_14_n32#" "4_input_OR_0/a_119_n24#" 59.11
cap "4_input_OR_0/a_14_n20#" "4_input_OR_0/a_119_n24#" 26.9348
cap "m1_237_n357#" "4_input_OR_1/w_114_n2#" 16.838
cap "4_input_OR_1/w_56_n2#" "4_input_OR_0/a_61_n24#" 10.62
cap "4_input_OR_0/a_61_n24#" "4_input_OR_0/a_119_n24#" 2.764
cap "4_input_OR_0/a_14_n32#" "4_input_OR_0/a_61_n24#" 77.5796
cap "4_input_OR_1/a_61_n24#" "m1_158_n413#" 33.162
cap "4_input_OR_1/w_n2_n2#" "m1_237_n357#" -0.537
cap "4_input_OR_1/a_14_n32#" "m1_237_n357#" 4.446
cap "4_input_OR_1/a_14_n20#" "4_input_OR_0/a_119_n24#" 12.936
cap "4_input_OR_1/a_119_n24#" "m1_158_n413#" 52.856
cap "4_input_OR_1/a_61_n24#" "4_input_OR_1/a_14_n32#" 40.4023
cap "4_input_OR_1/a_72_17#" "4_input_OR_0/a_119_n24#" 5.88
cap "4_input_OR_1/a_61_n24#" "m1_237_n357#" 14.4
cap "4_input_OR_1/a_14_5#" "m1_237_n357#" 180.048
cap "4_input_OR_1/a_14_17#" "4_input_OR_0/a_119_n24#" 40.244
cap "m1_237_n357#" "4_input_OR_1/a_119_n24#" 37.646
cap "4_input_OR_1/w_56_n2#" "m1_237_n357#" 37.968
cap "4_input_OR_1/a_14_17#" "4_input_OR_0/a_61_n24#" 40.244
cap "4_input_OR_1/a_61_n24#" "4_input_OR_0/a_119_n24#" 10.058
cap "4_input_OR_1/w_n2_n2#" "4_input_OR_0/a_61_n24#" 0.12
cap "4_input_OR_1/a_14_n20#" "m1_158_n413#" 133.764
subcap "m1_482_n301#" -416.419
subcap "a_442_n358#" -561.53
cap "4_input_OR_1/a_14_n20#" "4_input_OR_1/a_176_n24#" 81.1728
cap "4_input_OR_1/a_14_n20#" "4_input_OR_0/a_176_n24#" 6.426
cap "4_input_OR_0/a_176_n24#" "4_input_OR_0/a_14_n32#" 93.7405
cap "4_input_OR_0/a_176_n24#" "4_input_OR_1/a_130_5#" 12.936
cap "4_input_OR_0/a_176_n24#" "4_input_OR_1/a_119_n24#" 4.896
cap "4_input_OR_1/w_171_n2#" "4_input_OR_0/a_176_n24#" 16.23
cap "4_input_OR_1/a_14_n32#" "4_input_OR_1/a_176_n24#" 26.3851
cap "4_input_OR_0/a_176_n24#" "4_input_OR_1/a_14_17#" 40.244
cap "4_input_OR_0/a_176_n24#" "4_input_OR_1/a_176_n24#" 33.038
subcap "m1_482_n301#" -173.212
subcap "Lth" -128.312
cap "4_input_OR_0/a_14_n20#" "5_input_AND_1/a_n12_n35#" 9.928
cap "4_input_OR_0/a_243_n20#" "5_input_AND_1/a_n12_n35#" 15.183
cap "4_input_OR_0/a_14_n32#" "5_input_AND_1/a_n12_n35#" 39.987
cap "4_input_OR_1/w_227_n2#" "4_input_OR_1/a_14_17#" 23.24
cap "5_input_AND_1/a_101_n29#" "5_input_AND_1/a_80_n35#" 39.798
cap "4_input_AND_1/a_7_n41#" "4_input_AND_1/w_n28_n22#" 10.287
cap "4_input_AND_1/a_n21_n38#" "5_input_AND_1/a_35_n35#" 92.348
cap "4_input_AND_1/a_7_n41#" "5_input_AND_1/a_57_n29#" 20.885
cap "5_input_AND_1/a_14_n29#" "5_input_AND_1/a_35_n35#" 7.644
cap "4_input_AND_1/a_7_n41#" "4_input_AND_1/a_14_n49#" 15.3913
cap "4_input_AND_1/a_7_n41#" "4_input_AND_1/a_n21_n38#" 11.748
cap "4_input_AND_1/a_7_n41#" "4_input_AND_1/a_n57_n1#" 11.748
cap "4_input_AND_1/a_n57_n38#" "5_input_AND_1/a_35_n35#" 130.611
cap "5_input_AND_1/a_35_n35#" "4_input_AND_1/a_n57_n49#" 17.3152
cap "4_input_AND_1/a_7_n41#" "4_input_AND_1/a_n57_n38#" 11.748
cap "4_input_AND_1/a_7_n41#" "5_input_AND_1/a_35_n35#" 6.24
cap "5_input_AND_1/a_35_n35#" "4_input_AND_1/a_n64_n41#" 6.516
cap "4_input_AND_1/a_n64_n41#" "4_input_AND_1/a_n57_n49#" 15.3913
subcap "B1" -268.946
subcap "B0" -107.826
cap "4_input_AND_1/a_42_n41#" "4_input_AND_1/a_n57_n38#" 15.48
cap "4_input_AND_1/a_n57_n1#" "5_input_AND_1/a_189_n29#" 46.174
cap "5_input_AND_1/a_168_n35#" "5_input_AND_1/a_224_n29#" 4.884
cap "4_input_AND_1/a_42_n41#" "4_input_AND_1/a_49_n38#" 16.396
cap "5_input_AND_1/a_189_n29#" "5_input_AND_1/a_224_n29#" 30.7827
cap "5_input_AND_1/a_125_n35#" "5_input_AND_1/a_101_n29#" 1.905
cap "4_input_AND_1/w_77_n22#" "4_input_AND_1/a_84_n49#" 2.849
cap "4_input_AND_1/a_14_n49#" "4_input_AND_1/a_42_n41#" 49.9487
cap "4_input_AND_1/a_42_n41#" "4_input_AND_1/a_84_n49#" 32.212
cap "5_input_AND_1/a_125_n35#" "5_input_AND_1/a_145_n29#" 9.965
cap "5_input_AND_1/a_224_n29#" "5_input_AND_1/a_234_n29#" 307.827
cap "5_input_AND_1/a_224_n29#" "B0" 8.745
subcap "m1_n54_n204#" -211.479
subcap "m1_n72_n157#" -1135.29
subcap "B2" -506.203
subcap "m1_n96_n189#" -320.996
cap "CMOS_in_3/a_n5_n24#" "B3" 9.344
cap "m1_n45_n288#" "5_input_AND_0/a_4_n29#" 63.294
cap "CMOS_in_3/a_n5_n24#" "CMOS_in_3/a_8_n20#" 9.6
cap "m1_n45_n288#" "5_input_AND_0/a_14_n29#" 12.642
cap "CMOS_in_3/a_8_n33#" "CMOS_in_3/a_8_n20#" 26.958
cap "B3" "CMOS_in_3/a_8_n33#" 34.1
cap "m1_n70_n71#" "XNOR_1/XOR_0/CMOS_in_1/a_n5_n24#" 230.87
cap "CMOS_in_3/a_n5_n24#" "CMOS_in_3/a_8_n33#" 14.8
cap "5_input_AND_0/a_n12_n35#" "m1_n45_n288#" 16.86
cap "5_input_AND_0/a_6_18#" "5_input_AND_0/a_n12_n35#" 58.736
cap "5_input_AND_0/a_6_18#" "m1_n45_n288#" 47.946
cap "m1_n70_n71#" "CMOS_in_3/a_8_n33#" 46.174
cap "XNOR_1/XOR_0/CMOS_in_1/a_n5_n24#" "B2" 12.6
cap "CMOS_in_3/a_n5_n24#" "A3" 7.2
cap "B3" "CMOS_in_3/a_8_n20#" 15.312
cap "5_input_AND_0/a_6_18#" "XNOR_1/XOR_0/CMOS_in_1/a_8_n33#" 145.118
cap "CMOS_in_3/a_8_n33#" "A3" 5.94
cap "5_input_AND_0/w_n1_n4#" "m1_n45_n288#" 13.482
cap "m1_n45_n288#" "5_input_AND_0/a_4_n29#" -7.56
cap "5_input_AND_0/a_6_18#" "XNOR_1/XOR_0/CMOS_in_1/a_8_n33#" 1080.14
cap "m1_n45_n288#" "5_input_AND_0/a_14_n29#" -1.26
cap "m1_2_n284#" "XNOR_1/XOR_0/CMOS_in_1/a_8_n33#" 84.68
cap "m1_2_n284#" "5_input_AND_0/w_42_n4#" 29.817
cap "m1_n45_n288#" "5_input_AND_0/a_n12_n35#" -2.214
cap "m1_34_n284#" "5_input_AND_0/w_86_n4#" 18.13
cap "m1_n45_n288#" "5_input_AND_0/w_42_n4#" 9.006
cap "m1_2_n284#" "5_input_AND_0/a_35_n35#" 23.736
cap "m1_2_n284#" "5_input_AND_0/a_6_18#" 139.798
cap "5_input_AND_0/a_80_n35#" "m1_34_n284#" 14.502
cap "m1_n45_n288#" "5_input_AND_0/w_86_n4#" 11.85
cap "m1_n45_n288#" "5_input_AND_0/w_n1_n4#" 2.052
cap "5_input_AND_0/a_57_n29#" "m1_34_n284#" 13.644
cap "m1_n45_n288#" "5_input_AND_0/a_6_18#" 120.672
cap "m1_34_n284#" "5_input_AND_0/a_4_n29#" 69.936
cap "m1_2_n284#" "5_input_AND_0/a_57_n29#" 48.135
cap "m1_2_n284#" "5_input_AND_0/a_4_n29#" 134.839
cap "m1_2_n284#" "XNOR_1/XOR_0/AND_2_1/a_10_n33#" 55.176
subcap "m1_152_n201#" -86.578
cap "XNOR_1/XOR_0/AND_2_1/a_50_n23#" "A0" 6.428
cap "5_input_AND_0/a_145_n29#" "m1_135_n284#" 21.411
cap "5_input_AND_0/w_219_n4#" "m1_102_n360#" -0.381
cap "5_input_AND_0/w_130_n4#" "A0" 14.337
cap "5_input_AND_0/a_6_18#" "m1_135_n284#" 17.853
cap "m1_n45_n288#" "5_input_AND_0/a_6_18#" 100.2
cap "XNOR_1/XOR_0/AND_2_1/a_10_n33#" "A0" 12.396
cap "XNOR_1/XOR_0/AND_2_1/a_10_n33#" "m1_2_n284#" 16.968
cap "XNOR_1/XOR_0/AND_2_1/a_61_n33#" "m1_135_n284#" 51.089
cap "5_input_AND_0/a_4_n29#" "A0" 10.23
cap "A0" "5_input_AND_0/a_125_n35#" 27.784
cap "XNOR_1/XOR_0/AND_2_1/a_61_n33#" "5_input_AND_0/a_6_18#" 714.048
cap "XNOR_1/XOR_0/AND_2_1/a_50_n23#" "m1_135_n284#" 5.398
cap "m1_102_n360#" "XNOR_1/XOR_0/AND_2_1/a_61_n33#" 2.97
cap "5_input_AND_0/w_130_n4#" "m1_34_n284#" 18.13
cap "5_input_AND_0/w_130_n4#" "m1_135_n284#" 22.642
cap "m1_n45_n288#" "5_input_AND_0/w_130_n4#" 11.85
cap "5_input_AND_0/a_4_n29#" "m1_34_n284#" 138.862
cap "5_input_AND_0/a_4_n29#" "m1_135_n284#" 24.794
cap "m1_34_n284#" "5_input_AND_0/a_125_n35#" 7.352
cap "5_input_AND_0/a_125_n35#" "m1_135_n284#" 11.912
cap "5_input_AND_0/a_101_n29#" "A0" 15.18
cap "5_input_AND_0/w_174_n4#" "m1_34_n284#" 18.13
cap "A0" "XNOR_1/XOR_0/AND_2_1/a_61_n33#" 16.983
cap "m1_2_n284#" "XNOR_1/XOR_0/AND_2_1/a_61_n33#" 196.388
cap "m1_n45_n288#" "5_input_AND_0/w_174_n4#" 11.85
cap "m1_34_n284#" "5_input_AND_0/a_168_n35#" 7.352
cap "5_input_AND_0/a_4_n29#" "m1_102_n360#" 35.759
cap "XNOR_1/XOR_0/AND_2_1/a_50_n23#" "m1_2_n284#" 11.636
cap "m1_34_n284#" "5_input_AND_0/w_219_n4#" 18.13
cap "4_input_OR_0/a_3_n24#" "5_input_AND_0/a_234_n29#" 49.2316
cap "5_input_AND_0/a_234_n29#" "m1_102_n360#" 5.511
cap "m1_34_n284#" "4_input_OR_0/a_14_5#" 29.676
cap "m1_2_n284#" "5_input_AND_0/a_234_n29#" 2.976
cap "m1_34_n284#" "4_input_OR_0/w_n2_n2#" 23.586
cap "5_input_AND_0/w_219_n4#" "m1_102_n360#" 11.637
cap "m1_34_n284#" "4_input_OR_0/a_3_n24#" 64.158
cap "4_input_OR_0/w_n2_n2#" "4_input_OR_0/a_3_n24#" 19.74
cap "4_input_OR_0/a_14_17#" "5_input_AND_0/a_234_n29#" 65.9629
cap "m1_n45_n288#" "5_input_AND_0/w_219_n4#" 11.85
cap "m1_n45_n288#" "4_input_OR_0/a_14_17#" 4.104
cap "5_input_AND_0/a_4_n29#" "m1_102_n360#" -1.952
subcap "m1_329_n190#" -150.226
cap "4_input_OR_0/w_56_n2#" "m1_34_n284#" 48.083
cap "4_input_OR_0/w_114_n2#" "m1_34_n284#" 20.205
cap "4_input_OR_0/a_14_5#" "m1_34_n284#" 91.472
cap "4_input_OR_0/a_119_n24#" "m1_34_n284#" 30.576
cap "4_input_OR_0/a_130_5#" "m1_34_n284#" 61.437
cap "4_input_OR_0/a_3_n24#" "m1_34_n284#" 1.476
cap "4_input_OR_0/a_61_n24#" "m1_34_n284#" 46.08
cap "4_input_OR_0/w_n2_n2#" "m1_34_n284#" 0.576
cap "4_input_OR_0/a_14_n20#" "4_input_OR_0/a_119_n24#" 26.9348
cap "XNOR_3/XOR_0/CMOS_in_1/a_8_n33#" "m1_2_n284#" 9.18
cap "XNOR_3/XOR_0/m1_n144_n74#" "XNOR_3/XOR_0/CMOS_in_1/a_8_n33#" 72.1313
subcap "m1_486_n216#" -362.363
cap "m1_34_n284#" "4_input_OR_0/w_171_n2#" 46.607
cap "m1_34_n284#" "4_input_OR_0/a_176_n24#" 46.08
cap "m1_34_n284#" "4_input_OR_0/a_119_n24#" 15.504
cap "m1_102_n360#" "XNOR_3/XOR_0/AND_2_1/a_10_n33#" 31.836
cap "m1_102_n360#" "XNOR_3/XOR_0/CMOS_in_1/a_8_n33#" 0.672
cap "m1_34_n284#" "4_input_OR_0/a_130_5#" 87.553
cap "m1_102_n360#" "XNOR_3/XOR_0/AND_2_1/a_n1_n23#" 68.054
cap "m1_34_n284#" "4_input_OR_0/w_227_n2#" 18.6
cap "4_input_OR_0/w_114_n2#" "m1_34_n284#" 22.739
cap "m1_2_n284#" "XNOR_3/XOR_0/AND_2_1/a_10_n33#" 55.176
cap "m1_2_n284#" "XNOR_3/XOR_0/CMOS_in_1/a_8_n33#" 75.402
cap "XNOR_3/XOR_0/CMOS_in_1/a_n5_n24#" "m1_102_n360#" 5.67
cap "m1_102_n360#" "XNOR_3/XOR_0/AND_2_1/a_50_n23#" 13.952
cap "m1_34_n284#" "4_input_OR_0/a_14_n20#" 69.315
subcap "m1_486_n216#" -23.114
cap "XNOR_3/XOR_0/AND_2_1/a_61_n33#" "4_input_OR_0/a_14_17#" 606.858
cap "m1_34_n284#" "4_input_OR_0/a_243_n20#" 91.472
cap "XNOR_3/XOR_0/AND_2_1/a_50_n23#" "m1_102_n360#" 19.944
cap "4_input_OR_0/a_14_17#" "m1_n45_n288#" 35.826
cap "m1_34_n284#" "4_input_OR_0/a_14_n20#" 26.112
cap "m1_n45_n288#" "4_input_OR_0/a_243_n20#" 35.352
cap "m1_34_n284#" "4_input_OR_0/w_227_n2#" 31.609
cap "4_input_OR_0/a_14_n20#" "m1_n45_n288#" 7.468
cap "XNOR_3/XOR_0/AND_2_1/a_9_10#" "m1_102_n360#" 37.34
cap "m1_34_n284#" "5_input_AND_1/w_n1_n4#" 30.235
cap "5_input_AND_1/a_4_n29#" "m1_34_n284#" 163.679
cap "4_input_OR_0/w_227_n2#" "m1_n45_n288#" 14.274
cap "XNOR_3/XOR_0/AND_2_1/a_61_n33#" "m1_2_n284#" 164.186
cap "m1_34_n284#" "5_input_AND_1/a_n12_n35#" 15.216
cap "5_input_AND_1/a_4_n29#" "5_input_AND_1/w_n1_n4#" 1.42109e-14
cap "XNOR_3/XOR_0/AND_2_1/a_61_n33#" "m1_102_n360#" 98.695
cap "m1_2_n284#" "5_input_AND_1/a_n12_n35#" 0.984
cap "5_input_AND_1/a_57_n29#" "m1_341_n42#" 25.499
cap "5_input_AND_1/a_80_n35#" "m1_34_n284#" 24.816
cap "5_input_AND_1/a_35_n35#" "m1_2_n284#" 13.284
cap "m1_2_n284#" "5_input_AND_1/a_n12_n35#" 0.984
cap "m1_2_n284#" "5_input_AND_1/a_14_n29#" 11.172
cap "5_input_AND_1/a_4_n29#" "m1_341_n42#" 26.809
cap "m1_341_n42#" "5_input_AND_1/w_42_n4#" 23.93
cap "5_input_AND_1/w_n1_n4#" "m1_2_n284#" 7.38
cap "m1_34_n284#" "5_input_AND_1/a_6_18#" 92.253
cap "XNOR_3/XOR_0/m1_63_n86#" "m1_2_n284#" 7.056
cap "5_input_AND_1/a_4_n29#" "m1_2_n284#" 8.232
cap "5_input_AND_1/a_35_n35#" "m1_34_n284#" 12.256
cap "XNOR_3/XOR_0/m1_63_n86#" "5_input_AND_1/a_6_18#" 72.5591
cap "5_input_AND_1/a_101_n29#" "m1_34_n284#" 49.322
cap "m1_34_n284#" "5_input_AND_1/w_n1_n4#" -3.663
cap "5_input_AND_1/w_86_n4#" "m1_34_n284#" 56.115
cap "5_input_AND_1/a_6_18#" "m1_341_n42#" 47.259
cap "5_input_AND_1/a_35_n35#" "m1_341_n42#" 12.768
cap "5_input_AND_1/a_4_n29#" "m1_34_n284#" 404.277
cap "m1_2_n284#" "5_input_AND_1/a_6_18#" 12.936
cap "m1_34_n284#" "5_input_AND_1/w_42_n4#" 30.235
cap "XNOR_3/XOR_0/m1_63_n86#" "m1_102_n360#" 12.936
subcap "m1_722_n201#" -398.234
subcap "m1_724_n168#" -951.906
cap "m1_341_142#" "5_input_AND_1/a_6_18#" 44.69
cap "m1_341_142#" "5_input_AND_1/a_101_n29#" 2.667
cap "m1_341_142#" "5_input_AND_1/a_125_n35#" 13.392
cap "m1_341_142#" "5_input_AND_1/a_4_n29#" 42.084
cap "m1_341_142#" "5_input_AND_1/a_145_n29#" 12.763
cap "m1_341_142#" "5_input_AND_1/w_130_n4#" 8.715
cap "CMOS_in_7/a_n5_n24#" "B1" 8.272
cap "5_input_AND_1/a_224_n29#" "5_input_AND_1/a_234_n29#" 49.2316
cap "CMOS_in_7/a_8_n33#" "B1" 23.099
cap "CMOS_in_7/a_n5_n24#" "m1_102_n360#" 2.46
cap "CMOS_in_7/a_n5_n24#" "CMOS_in_7/a_8_n33#" 10.72
cap "CMOS_in_7/a_n5_n24#" "B1" 0.616
cap "CMOS_in_7/a_8_n33#" "B1" -10.034
subcap "m1_n54_n105#" -751.008
subcap "m1_n72_n157#" -1103.73
subcap "B2" -144.092
subcap "m1_n70_n71#" -1628.94
cap "B3" "XNOR_1/XOR_0/m1_n144_n74#" 3.584
cap "CMOS_in_2/a_n5_n24#" "CMOS_in_2/a_8_n33#" 36.368
cap "CMOS_in_2/a_n5_n24#" "m1_n83_113#" 2.596
cap "B3" "CMOS_in_2/w_0_0#" 1.924
cap "A3" "CMOS_in_2/a_n5_n24#" 7.2
cap "CMOS_in_3/a_8_20#" "CMOS_in_2/a_8_n20#" 3.859
cap "XNOR_1/XOR_0/m1_n144_n74#" "CMOS_in_3/a_8_n20#" 17.388
cap "XNOR_1/XOR_0/m1_n144_21#" "CMOS_in_2/a_8_n20#" 230.87
cap "XNOR_1/XOR_0/m1_n144_n74#" "m1_n83_113#" 2.596
cap "XNOR_1/XOR_0/m1_n144_n74#" "CMOS_in_2/a_8_n33#" 42.896
cap "CMOS_in_2/a_8_n33#" "CMOS_in_2/w_0_0#" 2.084
cap "A3" "XNOR_1/XOR_0/m1_n144_n74#" 7.28
cap "B3" "CMOS_in_2/a_8_n20#" 32.054
cap "CMOS_in_3/a_8_20#" "CMOS_in_3/w_0_0#" 2.035
cap "B3" "CMOS_in_3/a_8_20#" 36.509
cap "CMOS_in_2/a_n5_n24#" "CMOS_in_3/a_8_20#" 8.272
cap "B3" "CMOS_in_3/w_0_0#" 13.468
cap "CMOS_in_2/a_8_n33#" "CMOS_in_2/a_8_n20#" 46.174
cap "XNOR_1/XOR_0/m1_n144_n74#" "CMOS_in_2/a_8_n20#" 415.566
cap "CMOS_in_3/a_8_20#" "CMOS_in_2/a_8_n33#" 384.807
cap "XNOR_1/XOR_0/m1_n144_21#" "CMOS_in_2/a_8_n33#" 20.424
cap "B3" "CMOS_in_2/a_n5_n24#" 9.344
cap "CMOS_in_3/a_8_20#" "CMOS_in_2/w_0_0#" 2.084
cap "B3" "CMOS_in_3/a_8_n20#" 38.313
cap "CMOS_in_2/a_8_n33#" "CMOS_in_3/w_0_0#" 33.344
cap "B3" "CMOS_in_2/a_8_n33#" 24.893
cap "XNOR_1/XOR_0/m1_n144_n74#" "CMOS_in_3/w_0_0#" 5.214
cap "A3" "CMOS_in_3/w_0_0#" 63.8
cap "m1_2_n284#" "XNOR_1/XOR_0/AND_2_1/a_111_10#" 148.616
cap "m1_2_n284#" "XNOR_1/XOR_0/AND_2_1/w_50_1#" 11.348
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_1/a_9_26#" 6.556
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_1/a_50_n23#" 4.368
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_1/w_50_1#" 9.525
cap "m1_2_n284#" "XNOR_1/XOR_0/AND_2_1/a_10_n33#" 14.304
cap "m1_2_n284#" "XNOR_1/XOR_0/AND_2_1/w_101_1#" 19.982
cap "A0" "XNOR_1/XOR_0/AND_2_1/a_9_26#" 48.888
cap "XNOR_1/XOR_0/AND_2_1/a_50_n23#" "A0" 14.668
cap "XNOR_1/XOR_0/AND_2_1/w_50_1#" "A0" 10.651
cap "m1_2_n284#" "XNOR_1/XOR_0/AND_2_0/a_61_n33#" 74.864
cap "A0" "XNOR_1/XOR_0/AND_2_0/a_10_n33#" 27.284
cap "A0" "XNOR_1/XOR_0/AND_2_1/a_10_n33#" 10.516
cap "m1_2_n284#" "XNOR_1/XOR_0/AND_2_1/a_9_10#" 66.384
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_0/a_61_n33#" 140.632
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_0/a_50_n23#" 6.428
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_1/a_9_10#" 3.278
cap "XNOR_1/XOR_0/AND_2_0/a_50_n23#" "A0" 14.668
cap "A0" "XNOR_1/XOR_0/AND_2_1/a_9_10#" 24.798
cap "A0" "XNOR_1/XOR_0/AND_2_0/a_61_n33#" 41.188
cap "m1_2_n284#" "XNOR_1/XOR_0/OR_2_0/a_n1_n21#" 180.268
cap "m1_n45_n288#" "XNOR_1/XOR_0/OR_2_0/a_n35_n28#" 83.092
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n28#" "m1_127_n371#" 50.057
cap "m1_n45_n288#" "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" 19.512
cap "m1_2_n284#" "XNOR_1/XOR_0/OR_2_0/a_n35_n28#" 7.152
cap "m1_n45_n288#" "XNOR_1/XOR_0/OR_2_0/a_47_n16#" 39.156
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" "m1_127_n371#" 301.592
cap "m1_127_n371#" "XNOR_1/XOR_0/OR_2_0/w_n1_n2#" 14.952
cap "XNOR_1/XOR_0/OR_2_0/a_n35_19#" "m1_127_n371#" 50.057
cap "XNOR_1/XOR_0/OR_2_0/a_n1_n21#" "m1_127_n371#" 9.616
subcap "m1_328_n64#" -251.584
cap "XNOR_1/m1_44_23#" "XNOR_3/XOR_0/CMOS_in_1/a_n5_n24#" 200.087
cap "XNOR_3/XOR_0/CMOS_in_0/a_n5_n24#" "XNOR_1/m1_23_91#" 7.69567
cap "XNOR_1/CMOS_in_0/a_8_n20#" "XNOR_3/XOR_0/CMOS_in_1/a_n5_n24#" 220.783
cap "XNOR_1/CMOS_in_0/w_0_0#" "XNOR_1/CMOS_in_0/a_8_n20#" 44.38
cap "XNOR_1/CMOS_in_0/a_8_n20#" "XNOR_1/XOR_0/OR_2_0/a_47_n16#" 19.2
cap "XNOR_1/m1_23_91#" "XNOR_1/XOR_0/OR_2_0/w_40_n2#" -8.88178e-16
cap "XNOR_1/CMOS_in_0/a_8_n20#" "XNOR_1/m1_44_23#" 3.804
cap "XNOR_1/m1_23_91#" "m1_n45_n288#" 46.198
cap "XNOR_1/XOR_0/OR_2_0/a_47_n16#" "m1_n45_n288#" 92.53
cap "XNOR_1/m1_44_23#" "m1_n45_n288#" -19.465
cap "m1_n45_n288#" "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" 9.256
cap "XNOR_3/XOR_0/CMOS_in_0/a_n5_n24#" "XNOR_1/CMOS_in_0/a_8_n20#" 237.767
cap "m1_341_n42#" "XNOR_3/XOR_0/OR_2_0/a_n35_n16#" 31.635
cap "XNOR_3/m1_23_91#" "XNOR_3/XOR_0/OR_2_0/a_n35_n16#" -5.68434e-14
cap "m1_341_n42#" "XNOR_3/XOR_0/OR_2_0/a_n35_5#" 25.314
cap "m1_341_n42#" "XNOR_3/XOR_0/OR_2_0/w_n1_n2#" 11.01
cap "XNOR_3/m1_23_91#" "m1_341_n42#" 17.622
cap "m1_341_n42#" "XNOR_3/XOR_0/OR_2_0/a_n35_n28#" 16.353
cap "XNOR_3/XOR_0/OR_2_0/a_n1_n21#" "m1_341_n42#" 122.294
subcap "m1_724_n168#" -500.41
cap "XNOR_3/CMOS_in_0/a_8_n20#" "5_input_AND_2/a_145_n29#" -4.664
cap "m1_341_142#" "XNOR_3/XOR_0/OR_2_0/a_47_n16#" 41.626
cap "m1_341_142#" "XNOR_3/XOR_0/OR_2_0/a_n35_19#" 14.487
cap "XNOR_3/CMOS_in_0/a_8_n20#" "XNOR_3/CMOS_in_0/w_0_0#" 34.005
cap "XNOR_3/CMOS_in_0/a_8_n20#" "5_input_AND_2/a_4_n29#" -2.332
cap "5_input_AND_2/a_4_n29#" "XNOR_3/m1_44_23#" 16.08
cap "m1_341_142#" "XNOR_3/m1_44_23#" 14.487
cap "XNOR_3/XOR_0/OR_2_0/a_47_n16#" "XNOR_3/CMOS_in_0/a_8_n20#" 19.2
cap "m1_341_142#" "XNOR_3/CMOS_in_0/w_0_0#" 10.287
cap "5_input_AND_2/a_224_n29#" "XNOR_3/m1_44_23#" 65.2616
cap "XNOR_3/CMOS_in_0/a_8_n20#" "XNOR_3/m1_44_23#" 3.804
subcap "m1_875_n110#" -420.556
cap "CMOS_in_7/w_0_0#" "CMOS_in_7/a_8_n20#" 7.845
cap "CMOS_in_7/a_8_20#" "CMOS_in_6/a_n5_n24#" 5.616
cap "CMOS_in_7/w_0_0#" "CMOS_in_7/a_8_20#" 6.747
cap "CMOS_in_6/a_8_n33#" "CMOS_in_7/a_8_20#" 38.48
cap "CMOS_in_6/a_8_n33#" "CMOS_in_6/a_n5_n24#" 19.696
cap "CMOS_in_6/a_8_n33#" "CMOS_in_7/w_0_0#" 33.344
cap "CMOS_in_7/a_n5_n24#" "CMOS_in_6/a_8_n33#" 46.976
cap "5_input_AND_2/w_219_n4#" "5_input_AND_2/a_4_n29#" -2.84217e-14
subcap "m1_875_n110#" -474.261
cap "CMOS_in_6/a_n5_n24#" "CMOS_in_7/a_8_20#" 1.432
cap "CMOS_in_6/a_8_n33#" "CMOS_in_7/a_8_20#" -7.498
cap "CMOS_in_7/w_0_0#" "B1" 3.138
cap "CMOS_in_7/w_0_0#" "CMOS_in_7/a_8_20#" -2.301
subcap "m1_n70_n71#" -2259.55
subcap "B3" -588.249
cap "B3" "CMOS_in_2/a_8_20#" 25.696
cap "CMOS_in_2/w_0_0#" "XNOR_1/XOR_0/m1_n144_21#" 8.908
cap "CMOS_in_2/w_0_0#" "CMOS_in_2/a_8_20#" 36.294
cap "CMOS_in_1/a_8_n33#" "CMOS_in_1/w_0_0#" 2.084
cap "XNOR_0/XOR_0/CMOS_in_1/a_n5_n24#" "CMOS_in_1/a_8_n20#" 415.566
cap "CMOS_in_2/a_8_20#" "CMOS_in_1/a_n5_n24#" 8.272
cap "CMOS_in_1/a_8_n33#" "A3" 5.94
cap "B3" "CMOS_in_1/w_0_0#" 1.924
cap "XNOR_1/XOR_0/m1_n144_21#" "CMOS_in_2/a_8_20#" 34.84
cap "CMOS_in_1/a_8_n33#" "B3" 34.1
cap "A3" "CMOS_in_1/a_8_n20#" 2.84217e-14
cap "CMOS_in_1/a_8_n33#" "CMOS_in_1/a_8_n20#" 238.566
cap "CMOS_in_1/a_8_n33#" "CMOS_in_2/w_0_0#" 31.26
cap "A3" "CMOS_in_1/a_n5_n24#" 7.2
cap "B3" "CMOS_in_1/a_8_n20#" 32.054
cap "CMOS_in_1/a_8_n33#" "CMOS_in_1/a_n5_n24#" 36.368
cap "CMOS_in_2/a_8_20#" "CMOS_in_1/w_0_0#" 2.084
cap "CMOS_in_2/w_0_0#" "B3" 10.582
cap "B3" "CMOS_in_2/a_8_n20#" 24.145
cap "A3" "XNOR_1/XOR_0/m1_n144_21#" 7.2
cap "CMOS_in_1/a_8_n33#" "XNOR_1/XOR_0/m1_n144_21#" 21.328
cap "B3" "CMOS_in_1/a_n5_n24#" 9.344
cap "CMOS_in_1/a_8_n33#" "CMOS_in_2/a_8_20#" 46.198
cap "XNOR_1/XOR_0/m1_n144_21#" "B3" 9.344
cap "XNOR_0/XOR_0/CMOS_in_1/a_8_n33#" "XNOR_1/XOR_0/CMOS_in_0/a_8_20#" 627.966
cap "A0" "XNOR_0/XOR_0/AND_2_1/w_50_1#" 2.124
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_0/w_50_1#" 13.361
cap "XNOR_0/XOR_0/AND_2_1/a_61_n33#" "A0" 40.275
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_0/a_9_26#" 18.238
cap "XNOR_0/XOR_0/AND_2_1/a_61_n33#" "XNOR_1/XOR_0/AND_2_0/a_9_26#" 101.583
cap "XNOR_0/XOR_0/AND_2_1/a_9_10#" "m1_135_n284#" 6.556
cap "m1_135_n284#" "XNOR_0/XOR_0/AND_2_1/a_50_n23#" 5.398
cap "m1_135_n284#" "XNOR_0/XOR_0/AND_2_1/w_50_1#" 0.762
cap "A0" "XNOR_0/XOR_0/AND_2_1/a_10_n33#" 27.284
cap "XNOR_0/XOR_0/AND_2_1/a_61_n33#" "m1_135_n284#" 108.44
cap "A0" "XNOR_1/XOR_0/AND_2_0/a_9_10#" 44.994
cap "A0" "XNOR_1/XOR_0/AND_2_0/a_50_n23#" 14.668
cap "A0" "XNOR_1/XOR_0/AND_2_0/w_50_1#" 13.806
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_0/a_9_10#" 18.238
cap "A0" "XNOR_1/XOR_0/AND_2_0/a_9_26#" 48.888
cap "m1_135_n284#" "XNOR_1/XOR_0/AND_2_0/a_50_n23#" 5.398
cap "XNOR_0/XOR_0/AND_2_1/a_9_10#" "A0" 17.556
cap "A0" "XNOR_0/XOR_0/AND_2_1/a_50_n23#" 14.668
subcap "m1_341_n42#" -766.007
subcap "m1_328_n64#" -37.032
subcap "m1_329_n7#" -131.208
cap "m1_n45_n288#" "XNOR_2/XOR_0/CMOS_in_1/a_8_n20#" 16.518
cap "m1_2_n284#" "XNOR_1/m1_23_91#" 5.88
cap "m1_n45_n288#" "XNOR_2/XOR_0/CMOS_in_1/a_n5_n24#" 27.532
cap "XNOR_0/m1_44_23#" "XNOR_2/XOR_0/CMOS_in_1/a_n5_n24#" 246.261
cap "XNOR_3/XOR_0/CMOS_in_0/a_8_n20#" "XNOR_3/XOR_0/m1_n144_21#" 28.044
cap "XNOR_3/XOR_0/m1_n144_21#" "XNOR_3/XOR_0/CMOS_in_0/w_0_0#" 6.694
cap "XNOR_3/XOR_0/m1_n144_21#" "XNOR_1/m1_23_91#" 173.363
cap "m1_2_n284#" "XNOR_3/XOR_0/AND_2_0/w_n1_1#" 11.27
cap "XNOR_3/XOR_0/m1_n96_81#" "m1_341_n42#" -9.342
cap "XNOR_2/XOR_0/AND_2_1/a_50_n23#" "m1_n45_n288#" 6.006
cap "XNOR_2/XOR_0/CMOS_in_1/a_8_n20#" "m1_n45_n288#" 24.072
cap "XNOR_3/XOR_0/AND_2_0/w_50_1#" "m1_341_n42#" 3.582
cap "m1_341_n42#" "XNOR_3/XOR_0/CMOS_in_0/a_8_n20#" 10.434
cap "m1_341_n42#" "XNOR_3/XOR_0/AND_2_0/w_n1_1#" 11.542
cap "m1_341_n42#" "XNOR_3/XOR_0/CMOS_in_0/w_0_0#" 2.704
cap "XNOR_2/XOR_0/AND_2_1/a_10_n33#" "m1_n45_n288#" 38.139
cap "XNOR_3/XOR_0/m1_n96_81#" "XNOR_2/XOR_0/CMOS_in_1/a_8_n33#" 674.14
cap "XNOR_3/XOR_0/m1_n96_81#" "m1_2_n284#" 126.828
cap "XNOR_2/XOR_0/AND_2_1/a_9_10#" "m1_n45_n288#" 43.95
cap "XNOR_3/XOR_0/AND_2_0/a_9_10#" "m1_341_n42#" 83.76
cap "XNOR_3/XOR_0/AND_2_0/w_50_1#" "m1_2_n284#" 4.83
cap "XNOR_3/XOR_0/AND_2_0/a_n1_n23#" "m1_341_n42#" 6.78
cap "m1_341_n42#" "XNOR_3/XOR_0/CMOS_in_0/a_n5_n24#" -6.338
cap "m1_341_n42#" "XNOR_3/XOR_0/AND_2_0/a_50_n23#" 73.417
cap "XNOR_3/XOR_0/AND_2_0/w_50_1#" "m1_341_n42#" 5.746
cap "m1_341_n42#" "XNOR_3/XOR_0/AND_2_0/a_9_26#" 73.908
cap "m1_n45_n288#" "XNOR_2/XOR_0/AND_2_1/a_61_n33#" 74.864
cap "XNOR_3/XOR_0/AND_2_0/a_111_10#" "m1_341_n42#" 38.928
cap "m1_2_n284#" "XNOR_3/XOR_0/AND_2_0/w_101_1#" 8.694
cap "XNOR_3/XOR_0/AND_2_0/a_9_26#" "XNOR_2/XOR_0/AND_2_1/a_61_n33#" 55.4088
cap "m1_2_n284#" "XNOR_3/XOR_0/AND_2_0/w_50_1#" 4.226
cap "m1_2_n284#" "XNOR_3/XOR_0/AND_2_0/a_9_26#" 167.812
cap "XNOR_3/XOR_0/AND_2_0/a_9_10#" "m1_341_n42#" 61.092
cap "m1_n45_n288#" "XNOR_2/XOR_0/AND_2_1/a_111_10#" 43.95
cap "m1_n45_n288#" "XNOR_2/XOR_0/AND_2_1/a_9_10#" 10.536
cap "m1_341_n42#" "XNOR_3/XOR_0/AND_2_0/w_101_1#" 12.006
cap "m1_n45_n288#" "XNOR_2/XOR_0/AND_2_1/a_10_n33#" 18.027
cap "XNOR_2/XOR_0/m1_63_n86#" "m1_n45_n288#" 14.304
cap "5_input_AND_2/a_4_n29#" "5_input_AND_2/a_168_n35#" -2.332
cap "m1_341_n42#" "5_input_AND_2/a_168_n35#" 13.31
cap "m1_341_n42#" "5_input_AND_2/a_4_n29#" 5.628
cap "5_input_AND_2/a_145_n29#" "5_input_AND_2/a_168_n35#" -4.664
cap "5_input_AND_2/a_145_n29#" "m1_341_n42#" 12.936
cap "XNOR_3/CMOS_in_0/a_8_20#" "m1_341_n42#" 30
cap "XNOR_3/CMOS_in_0/a_8_20#" "m1_341_142#" 0.99
cap "CMOS_in_6/a_8_20#" "CMOS_in_6/w_0_0#" 29.166
cap "CMOS_in_6/a_n5_n24#" "CMOS_in_5/a_8_n33#" 38
cap "CMOS_in_6/a_n5_n24#" "5_input_AND_2/a_168_n35#" 8.314
cap "CMOS_in_5/a_8_n33#" "CMOS_in_6/w_0_0#" 33.344
cap "5_input_AND_2/w_130_n4#" "5_input_AND_2/a_125_n35#" -2.84217e-14
cap "CMOS_in_6/a_8_20#" "CMOS_in_5/a_n5_n24#" 5.616
cap "CMOS_in_6/a_n5_n24#" "5_input_AND_2/a_6_18#" 12.936
cap "CMOS_in_6/a_n5_n24#" "5_input_AND_2/a_4_n29#" 1.848
cap "CMOS_in_5/a_8_n33#" "CMOS_in_5/a_n5_n24#" 19.696
cap "CMOS_in_5/a_8_n33#" "CMOS_in_6/a_8_20#" 38.48
cap "CMOS_in_6/a_n5_n24#" "CMOS_in_6/a_8_20#" 5.616
cap "CMOS_in_5/a_n5_n24#" "CMOS_in_6/a_8_20#" 1.432
cap "CMOS_in_6/a_n5_n24#" "CMOS_in_6/a_8_20#" 1.432
cap "CMOS_in_6/w_0_0#" "CMOS_in_6/a_8_20#" 3.284
cap "CMOS_in_5/a_8_n33#" "CMOS_in_6/a_8_20#" -7.498
cap "A1" "CMOS_in_6/a_8_20#" -6.34
subcap "m1_n83_113#" -986.52
subcap "A3" -705.514
cap "CMOS_in_1/w_0_0#" "XNOR_0/XOR_0/m1_n144_n74#" 8.11
cap "XNOR_0/XOR_0/m1_n129_5#" "XNOR_0/XOR_0/m1_n144_21#" 81.59
cap "CMOS_in_1/a_8_20#" "XNOR_0/XOR_0/m1_n144_n74#" 8.272
cap "CMOS_in_0/a_8_n20#" "XNOR_0/XOR_0/m1_n144_21#" 35.14
cap "CMOS_in_1/a_8_20#" "XNOR_0/XOR_0/m1_n144_21#" 12.408
cap "XNOR_0/XOR_0/m1_n129_5#" "CMOS_in_1/w_0_0#" 31.26
cap "CMOS_in_1/a_8_n20#" "XNOR_0/XOR_0/m1_n144_n74#" 34.101
cap "CMOS_in_0/a_8_n20#" "CMOS_in_0/w_0_0#" 19.201
cap "CMOS_in_1/a_8_20#" "CMOS_in_0/w_0_0#" 16.672
cap "XNOR_0/XOR_0/m1_n129_5#" "CMOS_in_1/a_8_20#" 284.752
cap "XNOR_0/XOR_0/m1_n135_n10#" "XNOR_0/XOR_0/m1_n129_5#" 72.5591
cap "CMOS_in_1/a_8_20#" "CMOS_in_1/w_0_0#" 36.294
cap "XNOR_0/XOR_0/m1_n144_21#" "XNOR_0/XOR_0/m1_n144_n74#" 3.6
cap "CMOS_in_0/a_8_n20#" "CMOS_in_1/a_8_20#" 23.099
cap "XNOR_0/XOR_0/m1_n129_5#" "XNOR_0/XOR_0/m1_n144_n74#" 21.328
cap "XNOR_0/XOR_0/AND_2_1/a_9_10#" "m1_135_n284#" 32.994
cap "XNOR_0/XOR_0/AND_2_1/w_50_1#" "A0" 11.682
cap "XNOR_0/XOR_0/AND_2_1/a_50_n23#" "m1_135_n284#" 4.368
cap "XNOR_0/XOR_0/AND_2_0/a_111_10#" "m1_135_n284#" 20.277
cap "XNOR_0/XOR_0/AND_2_0/a_61_n33#" "A0" 41.188
cap "XNOR_0/XOR_0/AND_2_1/w_50_1#" "m1_135_n284#" 6.096
cap "XNOR_0/XOR_0/AND_2_0/w_50_1#" "A0" 5.31
cap "XNOR_0/XOR_0/AND_2_1/a_9_26#" "A0" 48.888
cap "XNOR_0/XOR_0/AND_2_0/a_10_n33#" "A0" 27.284
cap "XNOR_0/XOR_0/AND_2_0/a_61_n33#" "m1_135_n284#" 59.46
cap "XNOR_0/XOR_0/AND_2_1/a_9_10#" "A0" 27.438
cap "XNOR_0/XOR_0/AND_2_1/a_50_n23#" "A0" 14.668
cap "XNOR_0/XOR_0/AND_2_0/a_9_10#" "A0" 39.93
cap "XNOR_0/XOR_0/AND_2_0/a_50_n23#" "A0" 14.668
cap "XNOR_0/XOR_0/AND_2_1/a_9_26#" "m1_135_n284#" 28.42
cap "XNOR_0/XOR_0/AND_2_1/w_101_1#" "m1_135_n284#" 11.039
cap "m1_135_n284#" "XNOR_0/m1_44_23#" 55.251
cap "m1_135_n284#" "XNOR_0/XOR_0/OR_2_0/a_n1_n21#" 67.732
cap "m1_135_n284#" "XNOR_0/XOR_0/OR_2_0/a_n42_n21#" 21.883
cap "m1_135_n284#" "XNOR_0/XOR_0/OR_2_0/a_n35_n16#" 21.792
subcap "m1_341_142#" -500.757
subcap "m1_328_119#" -128.18
cap "XNOR_0/CMOS_in_0/a_8_n20#" "XNOR_0/CMOS_in_0/w_0_0#" 9.414
cap "XNOR_0/XOR_0/OR_2_0/a_47_n16#" "XNOR_2/XOR_0/m1_n144_n74#" 20.402
cap "XNOR_2/XOR_0/CMOS_in_1/w_0_0#" "XNOR_2/XOR_0/m1_n144_n74#" 10.368
cap "XNOR_0/XOR_0/OR_2_0/a_47_n16#" "XNOR_0/CMOS_in_0/a_8_n20#" 9.6
cap "XNOR_2/XOR_0/m1_n144_21#" "XNOR_0/CMOS_in_0/a_8_n20#" 42.4583
cap "XNOR_0/m1_44_23#" "XNOR_2/XOR_0/m1_n144_n74#" 82.806
cap "XNOR_0/m1_44_23#" "XNOR_0/CMOS_in_0/a_8_n20#" 3.804
cap "XNOR_0/m1_23_91#" "XNOR_2/XOR_0/m1_n144_21#" 138.522
cap "XNOR_0/m1_23_91#" "XNOR_0/XOR_0/OR_2_0/w_40_n2#" -8.88178e-16
cap "XNOR_0/CMOS_in_0/a_8_n20#" "XNOR_2/XOR_0/m1_n144_n74#" 161.342
cap "XNOR_2/XOR_0/CMOS_in_1/a_8_20#" "XNOR_2/XOR_0/m1_n144_n74#" 45.585
cap "XNOR_0/XOR_0/OR_2_0/a_n35_n16#" "XNOR_2/XOR_0/m1_n144_n74#" 4.192
cap "XNOR_2/XOR_0/AND_2_1/a_50_n23#" "m1_135_n284#" 248.227
cap "m1_341_142#" "XNOR_2/XOR_0/CMOS_in_0/a_8_n20#" 6.78
cap "XNOR_2/XOR_0/AND_2_0/w_50_1#" "m1_341_142#" 4.266
cap "XNOR_2/XOR_0/CMOS_in_0/w_0_0#" "m1_341_142#" 8.138
cap "XNOR_2/XOR_0/AND_2_0/w_n1_1#" "m1_341_142#" 13.746
cap "XNOR_2/XOR_0/AND_2_1/w_50_1#" "m1_135_n284#" 3.747
cap "XNOR_2/XOR_0/AND_2_1/a_9_10#" "m1_135_n284#" -0.978
cap "XNOR_2/XOR_0/CMOS_in_1/w_0_0#" "m1_135_n284#" 6.705
cap "XNOR_2/XOR_0/CMOS_in_1/a_n5_n24#" "m1_135_n284#" 10.608
cap "m1_135_n284#" "XNOR_2/XOR_0/CMOS_in_1/a_8_20#" 85.877
cap "m1_135_n284#" "XNOR_2/XOR_0/AND_2_1/a_n1_n23#" 49.248
cap "m1_135_n284#" "XNOR_2/XOR_0/AND_2_0/a_50_n23#" 618.679
cap "m1_135_n284#" "XNOR_2/XOR_0/AND_2_1/w_n1_1#" 17.385
cap "XNOR_2/XOR_0/AND_2_0/a_9_10#" "m1_341_142#" 61.5
cap "XNOR_2/XOR_0/AND_2_1/a_50_n23#" "XNOR_2/XOR_0/AND_2_1/a_n1_n23#" -4.53
cap "m1_341_142#" "XNOR_2/XOR_0/AND_2_0/a_50_n23#" 73.417
cap "XNOR_2/XOR_0/AND_2_1/a_50_n23#" "XNOR_2/XOR_0/AND_2_1/w_n1_1#" -3.416
cap "m1_135_n284#" "XNOR_2/XOR_0/AND_2_1/w_101_1#" 19.68
cap "XNOR_2/XOR_0/AND_2_0/a_9_10#" "m1_341_142#" 44.82
cap "XNOR_2/XOR_0/AND_2_1/a_50_n23#" "m1_135_n284#" 14.704
cap "XNOR_2/XOR_0/OR_2_0/a_n35_19#" "m1_341_142#" 11.172
cap "XNOR_2/XOR_0/AND_2_0/a_111_10#" "m1_341_142#" 31.68
cap "m1_135_n284#" "XNOR_2/XOR_0/AND_2_1/a_9_10#" 33.456
cap "XNOR_2/XOR_0/AND_2_1/a_111_10#" "m1_135_n284#" 36.936
cap "XNOR_2/XOR_0/AND_2_0/a_61_n33#" "m1_135_n284#" 68.359
cap "XNOR_2/XOR_0/AND_2_1/a_9_26#" "m1_341_142#" 62.736
cap "m1_341_142#" "XNOR_2/XOR_0/AND_2_0/w_101_1#" 13.602
cap "m1_135_n284#" "XNOR_2/XOR_0/AND_2_1/w_50_1#" 12.458
cap "m1_341_142#" "XNOR_2/XOR_0/AND_2_0/w_50_1#" 7.266
cap "XNOR_2/XOR_0/AND_2_1/a_9_26#" "m1_135_n284#" 22.776
cap "VDD" "XNOR_2/XOR_0/OR_2_0/w_n1_n2#" 32.732
cap "XNOR_2/XOR_0/OR_2_0/a_n1_n21#" "m1_135_n284#" 68.359
cap "VDD" "XNOR_2/XOR_0/OR_2_0/a_n35_n28#" 50.057
cap "VDD" "XNOR_2/XOR_0/OR_2_0/a_n35_19#" 50.057
cap "XNOR_2/XOR_0/OR_2_0/a_n35_n28#" "m1_135_n284#" 12.936
cap "XNOR_2/XOR_0/OR_2_0/a_n35_n16#" "VDD" 178.45
cap "VDD" "XNOR_2/XOR_0/OR_2_0/a_n1_n21#" 24.176
cap "XNOR_2/XOR_0/OR_2_0/a_n35_19#" "m1_341_142#" 41.667
cap "m1_135_n284#" "5_input_AND_2/a_57_n29#" 22.824
cap "XNOR_2/XOR_0/OR_2_0/a_n35_n28#" "m1_341_142#" 12.507
cap "XNOR_2/XOR_0/OR_2_0/a_47_n16#" "m1_341_142#" 41.626
cap "XNOR_2/XOR_0/OR_2_0/a_47_n16#" "XNOR_2/CMOS_in_0/w_0_0#" 2.84217e-14
cap "m1_135_n284#" "XNOR_2/XOR_0/OR_2_0/a_n35_n28#" 28.176
cap "XNOR_2/CMOS_in_0/a_8_n20#" "XNOR_2/XOR_0/OR_2_0/a_n35_n28#" 26.958
cap "XNOR_2/CMOS_in_0/a_8_n20#" "XNOR_2/XOR_0/OR_2_0/a_47_n16#" 11.232
cap "XNOR_2/CMOS_in_0/w_0_0#" "m1_341_142#" 10.287
cap "m1_135_n284#" "5_input_AND_2/a_4_n29#" 5.628
cap "CMOS_in_5/a_n5_n24#" "5_input_AND_2/a_35_n35#" 7.54
cap "CMOS_in_5/a_n5_n24#" "5_input_AND_2/a_6_18#" 23.577
cap "5_input_AND_2/w_42_n4#" "CMOS_in_5/a_n5_n24#" 31.506
cap "CMOS_in_4/a_8_n33#" "CMOS_in_5/w_0_0#" 33.344
cap "CMOS_in_4/a_n5_n24#" "CMOS_in_5/a_8_20#" 5.616
cap "CMOS_in_4/a_8_n33#" "CMOS_in_5/a_8_20#" 297.054
cap "5_input_AND_2/w_n1_n4#" "5_input_AND_2/a_6_18#" 17.292
cap "CMOS_in_5/w_0_0#" "CMOS_in_5/a_8_20#" 31.141
cap "5_input_AND_2/a_4_n29#" "CMOS_in_5/a_n5_n24#" 12.138
cap "CMOS_in_5/a_n5_n24#" "CMOS_in_4/a_8_n33#" 38
cap "CMOS_in_5/a_n5_n24#" "CMOS_in_5/a_8_20#" 5.616
cap "5_input_AND_2/w_n1_n4#" "5_input_AND_2/a_n12_n35#" -2.84217e-14
cap "CMOS_in_4/w_0_0#" "CMOS_in_5/a_8_20#" 6.304
cap "CMOS_in_4/a_n5_n24#" "CMOS_in_5/a_8_20#" 1.432
cap "CMOS_in_5/a_8_20#" "CMOS_in_5/a_n5_n24#" 1.432
cap "CMOS_in_5/a_8_20#" "CMOS_in_4/a_8_n33#" 10.9716
cap "A0" "CMOS_in_5/a_8_20#" -2.536
cap "CMOS_in_5/w_0_0#" "CMOS_in_5/a_8_20#" 3.826
cap "CMOS_in_5/a_8_20#" "CMOS_in_4/w_0_0#" 0.811
cap "CMOS_in_5/a_8_20#" "B0" -5.072
subcap "m1_n72_155#" -373.235
cap "XNOR_0/XOR_0/m1_n143_81#" "CMOS_in_0/a_n5_n24#" 6.176
cap "CMOS_in_0/a_8_n20#" "m1_n83_113#" 2.035
cap "m1_n83_113#" "CMOS_in_0/a_n5_n24#" 22.528
cap "XNOR_0/XOR_0/m1_n143_81#" "XNOR_0/XOR_0/m1_n144_21#" 21
cap "CMOS_in_0/w_0_0#" "XNOR_0/XOR_0/m1_n144_21#" 12.052
cap "XNOR_0/XOR_0/m1_n143_81#" "CMOS_in_0/w_0_0#" 21.706
cap "CMOS_in_0/w_0_0#" "m1_n83_113#" 5.291
cap "XNOR_0/XOR_0/m1_n144_21#" "CMOS_in_0/a_n5_n24#" 7.2
cap "XNOR_0/XOR_0/AND_2_0/w_50_1#" "A0" 16.542
cap "A0" "XNOR_0/XOR_0/AND_2_0/a_9_26#" 115.045
cap "A0" "XNOR_0/XOR_0/AND_2_0/a_9_10#" 12.984
cap "A0" "XNOR_0/XOR_0/AND_2_0/w_101_1#" 19.928
cap "A0" "XNOR_0/XOR_0/AND_2_0/a_50_n23#" 14.668
subcap "m1_341_142#" -1027.26
cap "XNOR_2/XOR_0/m1_n144_21#" "XNOR_2/XOR_0/CMOS_in_0/w_0_0#" 5.008
cap "A0" "XNOR_2/XOR_0/CMOS_in_0/w_0_0#" 12.051
cap "XNOR_2/XOR_0/m1_n144_21#" "XNOR_2/XOR_0/m1_n143_81#" 50.6523
cap "A0" "XNOR_2/XOR_0/m1_n143_81#" 15.301
cap "XNOR_2/XOR_0/CMOS_in_0/a_n5_n24#" "XNOR_2/XOR_0/m1_n144_21#" 14.66
cap "XNOR_2/XOR_0/CMOS_in_0/w_0_0#" "m1_341_142#" 4.672
cap "XNOR_2/XOR_0/CMOS_in_0/w_0_0#" "A0" 8.622
cap "XNOR_2/XOR_0/m1_n96_81#" "m1_341_142#" -3.498
cap "A0" "XNOR_2/XOR_0/AND_2_0/w_n1_1#" 28.824
cap "A0" "XNOR_2/XOR_0/m1_n96_81#" 34.312
cap "XNOR_2/XOR_0/CMOS_in_0/a_n5_n24#" "m1_341_142#" 6.18
cap "XNOR_2/XOR_0/AND_2_0/w_50_1#" "A0" 13.525
subcap "VDD" -2477.11
cap "A0" "XNOR_2/XOR_0/AND_2_0/w_50_1#" 11.87
cap "A0" "XNOR_2/XOR_0/AND_2_0/w_101_1#" 19.928
cap "XNOR_2/XOR_0/m1_60_n6#" "A0" 91.042
cap "A0" "CMOS_in_4/w_0_0#" 16.042
cap "CMOS_in_4/a_n5_n24#" "CMOS_in_4/a_8_20#" 5.616
cap "CMOS_in_4/w_0_0#" "CMOS_in_4/a_8_20#" 22.862
cap "A0" "CMOS_in_4/a_8_20#" 21.79
cap "CMOS_in_4/a_n5_n24#" "VDD" 1.432
cap "CMOS_in_4/w_0_0#" "A0" -3.429
cap "CMOS_in_4/w_0_0#" "VDD" 1.252
merge "CMOS_in_4/a_8_20#" "XNOR_2/XOR_0/m1_60_n6#" -506.318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -126 -128 -556 -282 0 0 0 0 0 0 0 0
merge "XNOR_2/XOR_0/m1_60_n6#" "5_input_AND_2/a_6_18#"
merge "5_input_AND_2/a_6_18#" "5_input_AND_1/a_6_18#"
merge "5_input_AND_1/a_6_18#" "4_input_OR_0/a_14_17#"
merge "4_input_OR_0/a_14_17#" "5_input_AND_0/a_6_18#"
merge "5_input_AND_0/a_6_18#" "4_input_AND_1/a_n57_n1#"
merge "4_input_AND_1/a_n57_n1#" "4_input_OR_1/a_14_17#"
merge "4_input_OR_1/a_14_17#" "4_input_AND_0/a_n57_n1#"
merge "4_input_AND_0/a_n57_n1#" "m1_n54_n204#"
merge "m1_n54_n204#" "3_input_AND_1/a_n38_10#"
merge "3_input_AND_1/a_n38_10#" "AND_2_1/a_9_26#"
merge "AND_2_1/a_9_26#" "AND_2_0/a_9_26#"
merge "AND_2_0/a_9_26#" "3_input_AND_0/a_n38_10#"
merge "3_input_AND_0/a_n38_10#" "m1_157_n388#"
merge "m1_157_n388#" "m1_149_n301#"
merge "m1_149_n301#" "m1_326_n377#"
merge "m1_326_n377#" "m1_575_n377#"
merge "m1_575_n377#" "m1_482_n301#"
merge "m1_482_n301#" "m1_152_n201#"
merge "m1_152_n201#" "m1_486_n216#"
merge "m1_486_n216#" "m1_722_n201#"
merge "m1_722_n201#" "XNOR_3/m1_23_91#"
merge "XNOR_3/m1_23_91#" "VDD"
merge "VDD" "CMOS_in_5/a_8_20#"
merge "CMOS_in_5/a_8_20#" "CMOS_in_6/a_8_20#"
merge "CMOS_in_6/a_8_20#" "CMOS_in_7/a_8_20#"
merge "CMOS_in_7/a_8_20#" "m1_875_n110#"
merge "5_input_AND_2/a_125_n35#" "XNOR_1/CMOS_in_0/a_8_n20#" -1762.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -81 -131 -948 -285 -9130 -2602 0 0 0 0 0 0
merge "XNOR_1/CMOS_in_0/a_8_n20#" "5_input_AND_1/a_35_n35#"
merge "5_input_AND_1/a_35_n35#" "5_input_AND_0/a_35_n35#"
merge "5_input_AND_0/a_35_n35#" "4_input_AND_1/a_n28_n41#"
merge "4_input_AND_1/a_n28_n41#" "4_input_AND_0/a_n28_n41#"
merge "4_input_AND_0/a_n28_n41#" "m1_2_n284#"
merge "CMOS_in_0/a_8_20#" "XNOR_0/XOR_0/m1_n143_81#" -279.63 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75 -80 0 0 0 0 0 0 0 0 0 0
merge "XNOR_0/XOR_0/m1_n143_81#" "CMOS_in_1/a_8_20#"
merge "CMOS_in_1/a_8_20#" "CMOS_in_2/a_8_20#"
merge "CMOS_in_2/a_8_20#" "CMOS_in_3/a_8_20#"
merge "CMOS_in_3/a_8_20#" "m1_n72_155#"
merge "CMOS_in_4/a_8_n33#" "CMOS_in_5/a_8_n33#" -400.013 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -97 -126 0 0 0 0 0 0 0 0 0 0
merge "CMOS_in_5/a_8_n33#" "CMOS_in_6/a_8_n33#"
merge "CMOS_in_6/a_8_n33#" "5_input_AND_2/a_189_n29#"
merge "5_input_AND_2/a_189_n29#" "5_input_AND_2/a_234_n29#"
merge "5_input_AND_2/a_234_n29#" "XNOR_3/m1_44_23#"
merge "XNOR_3/m1_44_23#" "CMOS_in_7/a_8_n33#"
merge "CMOS_in_7/a_8_n33#" "m1_724_n168#"
merge "CMOS_in_0/a_8_n20#" "AND_2_0/a_n1_n23#" -504.892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -44 -172 -130 -24 -20 -1902 -553 0 0 0 0
merge "AND_2_0/a_n1_n23#" "m1_n83_113#"
merge "5_input_AND_1/a_224_n29#" "4_input_OR_1/a_176_n24#" -424.492 0 0 0 0 0 0 0 0 0 0 4 -12 0 0 -24 -20 -885 -364 -605 -274 0 0 0 0 0 0
merge "4_input_OR_1/a_176_n24#" "a_442_n358#"
merge "4_input_OR_1/a_243_n20#" "Gth" -37.504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30 -22 0 0 0 0 0 0 0 0 0 0
merge "CMOS_in_0/a_8_n33#" "CMOS_in_1/a_8_n33#" -124.305 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -50 0 0 0 0 0 0 0 0 0 0
merge "CMOS_in_1/a_8_n33#" "CMOS_in_2/a_8_n33#"
merge "CMOS_in_2/a_8_n33#" "CMOS_in_3/a_8_n33#"
merge "CMOS_in_3/a_8_n33#" "m1_n96_n189#"
merge "m1_n96_n189#" "XNOR_0/XOR_0/m1_n129_5#"
merge "XNOR_0/XOR_0/m1_n129_5#" "m1_n72_79#"
merge "4_input_OR_0/a_61_n24#" "4_input_AND_0/a_84_n49#" -23.182 0 0 0 0 0 0 0 0 0 0 0 0 0 0 454 -38 -196 -77 -504 -151 0 0 0 0 0 0
merge "4_input_AND_0/a_84_n49#" "m1_166_n331#"
merge "5_input_AND_2/a_224_n29#" "Eql" -32.792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -20 0 0 0 0 0 0 0 0 0 0
merge "5_input_AND_2/a_168_n35#" "XNOR_3/CMOS_in_0/a_8_n20#" -1436.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -72 -84 -4215 -1003 -2547 -575 0 0 0 0 0 0
merge "XNOR_3/CMOS_in_0/a_8_n20#" "5_input_AND_1/a_80_n35#"
merge "5_input_AND_1/a_80_n35#" "5_input_AND_0/a_80_n35#"
merge "5_input_AND_0/a_80_n35#" "m1_34_n284#"
merge "5_input_AND_1/a_234_n29#" "5_input_AND_1/a_189_n29#" -221.105 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -159 -130 0 0 0 0 0 0 0 0 0 0
merge "5_input_AND_1/a_189_n29#" "4_input_AND_1/a_49_n38#"
merge "4_input_AND_1/a_49_n38#" "3_input_AND_1/a_34_n35#"
merge "3_input_AND_1/a_34_n35#" "AND_2_1/a_61_n33#"
merge "AND_2_1/a_61_n33#" "m1_567_n457#"
merge "m1_567_n457#" "m1_722_n379#"
merge "XNOR_0/CMOS_in_0/a_8_n20#" "5_input_AND_2/a_80_n35#" -2013.79 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -148 -152 -2667 -577 -9214 -2121 0 0 0 0 0 0
merge "5_input_AND_2/a_80_n35#" "5_input_AND_1/a_n12_n35#"
merge "5_input_AND_1/a_n12_n35#" "5_input_AND_0/a_n12_n35#"
merge "5_input_AND_0/a_n12_n35#" "3_input_AND_1/a_n45_n28#"
merge "3_input_AND_1/a_n45_n28#" "4_input_AND_1/a_n64_n41#"
merge "4_input_AND_1/a_n64_n41#" "4_input_AND_0/a_n64_n41#"
merge "4_input_AND_0/a_n64_n41#" "3_input_AND_0/a_n45_n28#"
merge "3_input_AND_0/a_n45_n28#" "m1_n45_n288#"
merge "3_input_AND_1/a_71_n23#" "4_input_OR_1/a_61_n24#" -466.349 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22 -42 -393 -104 -3223 -597 0 0 0 0 0 0
merge "4_input_OR_1/a_61_n24#" "m1_293_n361#"
merge "XNOR_2/XOR_0/CMOS_in_1/a_8_n33#" "XNOR_0/m1_44_23#" -1061.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -282 -314 -2131 -400 0 0 0 0 0 0 0 0
merge "XNOR_0/m1_44_23#" "m1_329_n7#"
merge "m1_329_n7#" "XNOR_1/XOR_0/m1_63_n86#"
merge "XNOR_1/XOR_0/m1_63_n86#" "5_input_AND_0/a_234_n29#"
merge "5_input_AND_0/a_234_n29#" "4_input_OR_0/a_14_n32#"
merge "4_input_OR_0/a_14_n32#" "5_input_AND_0/a_189_n29#"
merge "5_input_AND_0/a_189_n29#" "4_input_OR_1/a_14_n32#"
merge "4_input_OR_1/a_14_n32#" "AND_2_0/a_61_n33#"
merge "AND_2_0/a_61_n33#" "4_input_AND_0/a_49_n38#"
merge "4_input_AND_0/a_49_n38#" "3_input_AND_0/a_34_n35#"
merge "3_input_AND_0/a_34_n35#" "m1_127_n371#"
merge "m1_127_n371#" "m1_132_n461#"
merge "CMOS_in_7/a_n5_n24#" "XNOR_3/XOR_0/m1_n144_n74#" -473.297 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 -66 64 0 773 -1170 -758 -290 0 0 0 0
merge "XNOR_3/XOR_0/m1_n144_n74#" "4_input_AND_0/a_42_n41#"
merge "4_input_AND_0/a_42_n41#" "m1_102_n360#"
merge "CMOS_in_0/a_n5_n24#" "XNOR_0/XOR_0/m1_n144_21#" -550.389 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -50 -66 -30 -22 -335 -139 -35 -24 -2207 -690 0 0
merge "XNOR_0/XOR_0/m1_n144_21#" "AND_2_1/a_50_n23#"
merge "AND_2_1/a_50_n23#" "A3"
merge "5_input_AND_2/a_n12_n35#" "En" -37.504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30 -22 0 0 0 0 0 0 0 0 0 0
merge "XNOR_0/XOR_0/m1_n144_n74#" "CMOS_in_1/a_n5_n24#" -566.292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -76 -68 -36 -24 0 0 -2400 -600 0 0 0 0
merge "CMOS_in_1/a_n5_n24#" "AND_2_0/a_50_n23#"
merge "AND_2_0/a_50_n23#" "B3"
merge "CMOS_in_5/a_8_n20#" "5_input_AND_1/a_168_n35#" -134.501 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -67 0 0 0 0 -222 -80 0 0 0 0
merge "5_input_AND_1/a_168_n35#" "B0"
merge "4_input_OR_0/a_176_n24#" "3_input_AND_0/a_71_n23#" -383.649 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1 -48 -488 -153 -1178 -367 0 0 0 0 0 0
merge "3_input_AND_0/a_71_n23#" "m1_158_n413#"
merge "XNOR_3/XOR_0/m1_n144_21#" "CMOS_in_6/a_n5_n24#" -808.584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -58 -66 0 0 -2358 -820 -2484 -428 0 0 0 0
merge "CMOS_in_6/a_n5_n24#" "4_input_AND_1/a_7_n41#"
merge "4_input_AND_1/a_7_n41#" "m1_341_n42#"
merge "XNOR_1/XOR_0/m1_n144_21#" "3_input_AND_1/a_n9_n28#" -88.622 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -42 0 0 0 0 0 0 0 0 0 0
merge "3_input_AND_1/a_n9_n28#" "m1_n54_n105#"
merge "m1_n54_n105#" "CMOS_in_2/a_n5_n24#"
merge "CMOS_in_2/a_n5_n24#" "A2"
merge "CMOS_in_2/a_8_n20#" "3_input_AND_0/a_n9_n28#" -425.636 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -210 -297 176 0 0 0 0 0 0 0 0 0
merge "3_input_AND_0/a_n9_n28#" "m1_n70_n71#"
merge "XNOR_2/XOR_0/m1_n144_n74#" "CMOS_in_5/a_n5_n24#" -1207.86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -46 -46 -784 -247 -1862 -639 -4680 -972 0 0 0 0
merge "CMOS_in_5/a_n5_n24#" "5_input_AND_0/a_168_n35#"
merge "5_input_AND_0/a_168_n35#" "m1_135_n284#"
merge "5_input_AND_2/a_35_n35#" "XNOR_2/CMOS_in_0/a_8_n20#" -77.023 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -40 0 0 0 0 0 0 0 0 0 0
merge "XNOR_2/CMOS_in_0/a_8_n20#" "m1_724_77#"
merge "CMOS_in_4/a_n5_n24#" "XNOR_2/XOR_0/m1_n144_21#" -685.64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 -72 22 -26 172 -921 -2688 -791 0 0 0 0
merge "XNOR_2/XOR_0/m1_n144_21#" "5_input_AND_1/a_125_n35#"
merge "5_input_AND_1/a_125_n35#" "m1_341_142#"
merge "5_input_AND_0/a_224_n29#" "4_input_OR_0/a_3_n24#" -104.424 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23 -40 0 0 0 0 0 0 0 0 0 0
merge "4_input_OR_0/a_3_n24#" "m1_208_n247#"
merge "4_input_AND_1/a_84_n49#" "4_input_OR_1/a_119_n24#" -655.666 0 0 0 0 0 0 0 0 0 0 8 -16 0 0 -28 -22 -2646 -597 0 0 0 0 0 0 0 0
merge "4_input_OR_1/a_119_n24#" "a_384_n389#"
merge "CMOS_in_3/a_8_n20#" "3_input_AND_1/a_27_n28#" -110.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35 -36 0 0 0 0 0 0 0 0 0 0
merge "3_input_AND_1/a_27_n28#" "m1_n72_n157#"
merge "XNOR_3/XOR_0/m1_n96_81#" "XNOR_3/XOR_0/m1_n143_81#" -137.806 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -101 -84 0 0 0 0 0 0 0 0 0 0
merge "XNOR_3/XOR_0/m1_n143_81#" "XNOR_1/m1_23_91#"
merge "XNOR_1/m1_23_91#" "m1_328_n64#"
merge "CMOS_in_4/a_8_n20#" "5_input_AND_0/a_125_n35#" -1353.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -193 -117 -30 -22 0 0 -7741 -2356 0 0 0 0
merge "5_input_AND_0/a_125_n35#" "A0"
merge "4_input_OR_0/a_243_n20#" "Lth" -37.504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30 -22 0 0 0 0 0 0 0 0 0 0
merge "XNOR_2/XOR_0/m1_n96_81#" "XNOR_2/XOR_0/m1_n143_81#" -151.082 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -111 -92 0 0 0 0 0 0 0 0 0 0
merge "XNOR_2/XOR_0/m1_n143_81#" "XNOR_0/m1_23_91#"
merge "XNOR_0/m1_23_91#" "m1_328_119#"
merge "XNOR_1/XOR_0/m1_n144_n74#" "CMOS_in_3/a_n5_n24#" -193.428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -60 -36 -24 -910 -267 0 0 0 0 0 0
merge "CMOS_in_3/a_n5_n24#" "3_input_AND_0/a_27_n28#"
merge "3_input_AND_0/a_27_n28#" "B2"
merge "CMOS_in_1/a_8_n20#" "AND_2_1/a_n1_n23#" -298.486 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21 -44 -600 -400 0 0 0 0 0 0 0 0
merge "AND_2_1/a_n1_n23#" "m1_n121_n17#"
merge "XNOR_1/m1_44_23#" "XNOR_3/XOR_0/CMOS_in_1/a_8_n33#" -172.254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -135 -102 0 0 0 0 0 0 0 0 0 0
merge "XNOR_3/XOR_0/CMOS_in_1/a_8_n33#" "m1_329_n190#"
merge "CMOS_in_7/a_8_n20#" "4_input_AND_1/a_42_n41#" -274.507 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -66 -558 -153 40 0 64 0 0 0 0 0
merge "4_input_AND_1/a_42_n41#" "B1"
merge "CMOS_in_6/a_8_n20#" "4_input_AND_0/a_7_n41#" -253.863 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23 -67 -133 -272 0 0 42 -1195 0 0 0 0
merge "4_input_AND_0/a_7_n41#" "A1"
merge "AND_2_1/a_111_10#" "4_input_OR_1/a_3_n24#" -852.219 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -286 -88 -982 -217 -2627 -519 0 0 0 0 0 0
merge "4_input_OR_1/a_3_n24#" "m1_237_n357#"
merge "4_input_OR_0/a_119_n24#" "AND_2_0/a_111_10#" -114.865 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11 -34 0 0 0 0 0 0 0 0 0 0
merge "AND_2_0/a_111_10#" "m1_329_n420#"
