{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537904769887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537904769890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 22:46:09 2018 " "Processing started: Tue Sep 25 22:46:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537904769890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904769890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904769890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1537904770100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behv " "Found design unit 1: main-behv" {  } { { "main.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537904778272 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537904778272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-behv " "Found design unit 1: spi_slave-behv" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537904778273 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537904778273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheeldecoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file wheeldecoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WheelDecoder-Arch " "Found design unit 1: WheelDecoder-Arch" {  } { { "WheelDecoder.vhdl" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/WheelDecoder.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537904778274 ""} { "Info" "ISGN_ENTITY_NAME" "1 WheelDecoder " "Found entity 1: WheelDecoder" {  } { { "WheelDecoder.vhdl" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/WheelDecoder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537904778274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537904778349 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led1 main.vhd(8) " "VHDL Signal Declaration warning at main.vhd(8): used implicit default value for signal \"led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537904778356 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp main.vhd(77) " "Verilog HDL or VHDL warning at main.vhd(77): object \"temp\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537904778357 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hall_new main.vhd(81) " "Verilog HDL or VHDL warning at main.vhd(81): object \"hall_new\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537904778357 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WheelDecoder WheelDecoder:IC1 " "Elaborating entity \"WheelDecoder\" for hierarchy \"WheelDecoder:IC1\"" {  } { { "main.vhd" "IC1" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537904778382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:IC2 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:IC2\"" {  } { { "main.vhd" "IC2" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537904778396 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led1 spi_slave.vhd(18) " "VHDL Signal Declaration warning at spi_slave.vhd(18): used implicit default value for signal \"led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537904778410 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_encoder spi_slave.vhd(30) " "Verilog HDL or VHDL warning at spi_slave.vhd(30): object \"wr_encoder\" assigned a value but never read" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537904778410 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_counter spi_slave.vhd(58) " "VHDL Process Statement warning at spi_slave.vhd(58): signal \"rx_bit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537904778410 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_counter_up_value spi_slave.vhd(58) " "VHDL Process Statement warning at spi_slave.vhd(58): signal \"rx_bit_counter_up_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf spi_slave.vhd(59) " "VHDL Process Statement warning at spi_slave.vhd(59): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf spi_slave.vhd(64) " "VHDL Process Statement warning at spi_slave.vhd(64): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_bit_counter_up_value spi_slave.vhd(33) " "VHDL Process Statement warning at spi_slave.vhd(33): inferring latch(es) for signal or variable \"rx_bit_counter_up_value\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_encoder spi_slave.vhd(33) " "VHDL Process Statement warning at spi_slave.vhd(33): inferring latch(es) for signal or variable \"rd_encoder\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_dacs spi_slave.vhd(33) " "VHDL Process Statement warning at spi_slave.vhd(33): inferring latch(es) for signal or variable \"wr_dacs\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_counter spi_slave.vhd(78) " "VHDL Process Statement warning at spi_slave.vhd(78): signal \"rx_bit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_counter_up_value spi_slave.vhd(78) " "VHDL Process Statement warning at spi_slave.vhd(78): signal \"rx_bit_counter_up_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_encoder1 spi_slave.vhd(80) " "VHDL Process Statement warning at spi_slave.vhd(80): signal \"reg_encoder1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_counter spi_slave.vhd(80) " "VHDL Process Statement warning at spi_slave.vhd(80): signal \"rx_bit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "miso spi_slave.vhd(73) " "VHDL Process Statement warning at spi_slave.vhd(73): inferring latch(es) for signal or variable \"miso\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "miso spi_slave.vhd(73) " "Inferred latch for \"miso\" at spi_slave.vhd(73)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dacs spi_slave.vhd(33) " "Inferred latch for \"wr_dacs\" at spi_slave.vhd(33)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_encoder spi_slave.vhd(33) " "Inferred latch for \"rd_encoder\" at spi_slave.vhd(33)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_bit_counter_up_value\[0\] spi_slave.vhd(33) " "Inferred latch for \"rx_bit_counter_up_value\[0\]\" at spi_slave.vhd(33)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_bit_counter_up_value\[1\] spi_slave.vhd(33) " "Inferred latch for \"rx_bit_counter_up_value\[1\]\" at spi_slave.vhd(33)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_bit_counter_up_value\[2\] spi_slave.vhd(33) " "Inferred latch for \"rx_bit_counter_up_value\[2\]\" at spi_slave.vhd(33)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778411 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_bit_counter_up_value\[3\] spi_slave.vhd(33) " "Inferred latch for \"rx_bit_counter_up_value\[3\]\" at spi_slave.vhd(33)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778412 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_bit_counter_up_value\[4\] spi_slave.vhd(33) " "Inferred latch for \"rx_bit_counter_up_value\[4\]\" at spi_slave.vhd(33)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778412 "|main|spi_slave:IC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_bit_counter_up_value\[5\] spi_slave.vhd(33) " "Inferred latch for \"rx_bit_counter_up_value\[5\]\" at spi_slave.vhd(33)" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904778412 "|main|spi_slave:IC2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1537904778785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_slave:IC2\|rx_bit_counter_up_value\[4\] " "Latch spi_slave:IC2\|rx_bit_counter_up_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:IC2\|rx_buf\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:IC2\|rx_buf\[0\]" {  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537904778833 ""}  } { { "spi_slave.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/spi_slave.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537904778833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537904778882 "|main|led1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1537904778882 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "encoder1_z " "No output dependent on input pin \"encoder1_z\"" {  } { { "main.vhd" "" { Text "D:/Developments/Elektronika/Motor Control/Projects/BLDC Servo/src/v.0.0.0/CPLD/main.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537904778979 "|main|encoder1_z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1537904778979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537904778980 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537904778980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537904778980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537904778980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537904779087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 25 22:46:19 2018 " "Processing ended: Tue Sep 25 22:46:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537904779087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537904779087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537904779087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537904779087 ""}
