\hypertarget{cpmu_8h}{}\section{C\+:/\+Users/b52932/\+Documents/\+Magni\+V\+\_\+\+A\+P\+I/\+Magni\+V\+\_\+\+A\+P\+I/\+Sources/\+Magni\+V\+\_\+\+A\+P\+I/\+C\+P\+M\+U/cpmu.h File Reference}
\label{cpmu_8h}\index{C\+:/\+Users/b52932/\+Documents/\+Magni\+V\+\_\+\+A\+P\+I/\+Magni\+V\+\_\+\+A\+P\+I/\+Sources/\+Magni\+V\+\_\+\+A\+P\+I/\+C\+P\+M\+U/cpmu.\+h@{C\+:/\+Users/b52932/\+Documents/\+Magni\+V\+\_\+\+A\+P\+I/\+Magni\+V\+\_\+\+A\+P\+I/\+Sources/\+Magni\+V\+\_\+\+A\+P\+I/\+C\+P\+M\+U/cpmu.\+h}}


Contains Clock and power management unit A\+P\+I routines for Magni\+V devices.  


{\ttfamily \#include \char`\"{}derivative.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}common.\+h\char`\"{}}\\*
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structclock__dividers}{clock\+\_\+dividers}
\begin{DoxyCompactList}\small\item\em A structure that holds the divider values for the clock configuration. \end{DoxyCompactList}\item 
union \hyperlink{unionu_c_p_m_u_s_y_n_r}{u\+C\+P\+M\+U\+S\+Y\+N\+R}
\begin{DoxyCompactList}\small\item\em C\+P\+M\+U Synthesizer Register. \end{DoxyCompactList}\item 
union \hyperlink{unionu_c_p_m_u_r_e_f_d_i_v}{u\+C\+P\+M\+U\+R\+E\+F\+D\+I\+V}
\begin{DoxyCompactList}\small\item\em C\+P\+M\+U Reference Divider Register. \end{DoxyCompactList}\item 
union \hyperlink{unionu_c_p_m_u_p_o_s_t_d_i_v}{u\+C\+P\+M\+U\+P\+O\+S\+T\+D\+I\+V}
\begin{DoxyCompactList}\small\item\em C\+P\+M\+U Post Divider Register. \end{DoxyCompactList}\item 
union \hyperlink{unionu_c_p_m_u_i_f_l_g}{u\+C\+P\+M\+U\+I\+F\+L\+G}
\begin{DoxyCompactList}\small\item\em C\+P\+M\+U Interrupt Flags Register. \end{DoxyCompactList}\item 
union \hyperlink{unionu_c_p_m_u_o_s_c}{u\+C\+P\+M\+U\+O\+S\+C}
\begin{DoxyCompactList}\small\item\em C\+P\+M\+U Oscillator register. \end{DoxyCompactList}\item 
struct \hyperlink{structt_c_p_m_u}{t\+C\+P\+M\+U}
\begin{DoxyCompactList}\small\item\em C\+P\+M\+U datastructure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group___c_p_m_u_ga3df87df601ded076d7ee57e7200f6ad2}{}\#define \hyperlink{group___c_p_m_u_ga3df87df601ded076d7ee57e7200f6ad2}{I\+R\+C}~1000000\label{group___c_p_m_u_ga3df87df601ded076d7ee57e7200f6ad2}

\begin{DoxyCompactList}\small\item\em Internal Reference Clock. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group___c_p_m_u_ga09fdb8f378f7177fe7efcb84ce56dc4f}{}typedef union \hyperlink{unionu_c_p_m_u_s_y_n_r}{u\+C\+P\+M\+U\+S\+Y\+N\+R} {\bfseries t\+C\+P\+M\+U\+S\+Y\+N\+R}\label{group___c_p_m_u_ga09fdb8f378f7177fe7efcb84ce56dc4f}

\item 
\hypertarget{group___c_p_m_u_ga0d59cf5c260adccf39a5a1a8411c6aaf}{}typedef union \hyperlink{unionu_c_p_m_u_r_e_f_d_i_v}{u\+C\+P\+M\+U\+R\+E\+F\+D\+I\+V} {\bfseries t\+C\+P\+M\+U\+R\+E\+F\+D\+I\+V}\label{group___c_p_m_u_ga0d59cf5c260adccf39a5a1a8411c6aaf}

\item 
\hypertarget{group___c_p_m_u_gab79188554bbbeddd0770fb3a3cd2d637}{}typedef union \hyperlink{unionu_c_p_m_u_p_o_s_t_d_i_v}{u\+C\+P\+M\+U\+P\+O\+S\+T\+D\+I\+V} {\bfseries t\+C\+P\+M\+U\+P\+O\+S\+T\+D\+I\+V}\label{group___c_p_m_u_gab79188554bbbeddd0770fb3a3cd2d637}

\item 
\hypertarget{group___c_p_m_u_ga19bfa68ca49953534f3b3efa1682c911}{}typedef union \hyperlink{unionu_c_p_m_u_i_f_l_g}{u\+C\+P\+M\+U\+I\+F\+L\+G} {\bfseries t\+C\+P\+M\+U\+I\+F\+L\+G}\label{group___c_p_m_u_ga19bfa68ca49953534f3b3efa1682c911}

\item 
\hypertarget{group___c_p_m_u_ga730dc475c6839ab6aad5ca55af407165}{}typedef union \hyperlink{unionu_c_p_m_u_o_s_c}{u\+C\+P\+M\+U\+O\+S\+C} {\bfseries t\+C\+P\+M\+U\+O\+S\+C}\label{group___c_p_m_u_ga730dc475c6839ab6aad5ca55af407165}

\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___c_p_m_u_gaad29837daff06258028589fec8d69f31}{clock\+\_\+init} (unsigned long Bus\+Clock)
\begin{DoxyCompactList}\small\item\em Initializes the Bus clock at the desired speed using the internal oscillator. \end{DoxyCompactList}\item 
void \hyperlink{group___c_p_m_u_ga6c78aff94957c5e31bca34b4fd427844}{clock\+\_\+init\+\_\+ext} (unsigned long Bus\+Clock, unsigned long Ext\+Freq)
\begin{DoxyCompactList}\small\item\em Initializes the Bus clock at the desired speed using an external oscillator. \end{DoxyCompactList}\item 
\hyperlink{structclock__dividers}{clock\+\_\+dividers} \hyperlink{group___c_p_m_u_gab1ca661150fc5676794ddf0cca50ce8d}{calc\+\_\+prs} (unsigned long F\+P\+L\+L, unsigned char Ext\+Clock, unsigned long Ext\+Freq)
\begin{DoxyCompactList}\small\item\em Calculate the prescaler values for the corresponding bus frequency. \end{DoxyCompactList}\item 
\hyperlink{structclock__dividers}{clock\+\_\+dividers} \hyperlink{group___c_p_m_u_gadfb20c94648c619f69d32ed3920faed0}{search\+\_\+prs} (unsigned long Fref, unsigned long F\+P\+L\+L)
\begin{DoxyCompactList}\small\item\em Searches through possible values to find the best match. \end{DoxyCompactList}\item 
void \hyperlink{group___c_p_m_u_ga97250687e8ce6c1f1c893c93766afe1c}{set\+\_\+clock} (\hyperlink{structclock__dividers}{clock\+\_\+dividers} Clock\+Config, unsigned char Ext\+Clock)
\begin{DoxyCompactList}\small\item\em Set the clock registers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Contains Clock and power management unit A\+P\+I routines for Magni\+V devices. 

\begin{DoxyAuthor}{Author}
Manuel Rodriguez 
\end{DoxyAuthor}
