;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMP @872, #202
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @20
	DJN -1, @20
	SUB 270, 1
	ADD 130, 9
	DJN -1, @-20
	SLT 0, @0
	SLT 0, @0
	SLT @130, 9
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SPL 123, 100
	SPL 123, 100
	SUB 1, <-401
	SUB #0, -2
	SUB #0, -2
	SUB #0, -2
	MOV -77, <-20
	JMN -1, @-20
	SUB 270, 1
	SUB @121, 103
	JMN -1, @-20
	SUB @121, 108
	MOV #53, 402
	MOV -7, <-420
	SUB @121, 103
	MOV #53, 402
	SUB #0, -2
	SPL 0, -2
	SPL 0, <-22
	CMP 10, 210
	DJN -1, @-20
	SPL 0, <-22
	SLT @-1, -1
	SLT 0, @0
	MOV #0, -2
	ADD 3, <56
	ADD 130, 9
	DJN -1, @20
	SUB @121, 103
	SPL <127, 106
	ADD -210, 30
	JMN -1, @-20
	DJN -1, @-20
	SUB 1, <-1
	SPL <127, 106
	MOV -7, <-20
