#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May  3 19:00:47 2020
# Process ID: 32452
# Current directory: /home/silvio/PosDoc/Ultra96/GrayScale
# Command line: vivado
# Log file: /home/silvio/PosDoc/Ultra96/GrayScale/vivado.log
# Journal file: /home/silvio/PosDoc/Ultra96/GrayScale/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'resizer.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
resizer_GrayScale_Accel_0_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 6405.797 ; gain = 91.500 ; free physical = 2673 ; free virtual = 10603
update_compile_order -fileset sources_1
open_bd_design {/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- user.org:user:GrayScale_Accel:1.0 - GrayScale_Accel_0
Successfully read diagram <resizer> from BD file </home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6567.707 ; gain = 0.000 ; free physical = 2560 ; free virtual = 10506
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name GrayScale_Accel_v1_0_project -directory /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.tmp/GrayScale_Accel_v1_0_project /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0/src/axis_fifo_v1_0.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0/hdl/GrayScale_Accel_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6567.707 ; gain = 0.000 ; free physical = 2423 ; free virtual = 10386
update_compile_order -fileset sources_1
close_project
upgrade_ip -vlnv user.org:user:GrayScale_Accel:1.0 [get_ips  resizer_GrayScale_Accel_0_0] -log ip_upgrade.log
Upgrading '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd'
INFO: [IP_Flow 19-3422] Upgraded resizer_GrayScale_Accel_0_0 (GrayScale_Accel_v1.0 1.0) from revision 6 to revision 7
Wrote  : </home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd> 
Wrote  : </home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ui/bd_9716589e.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips resizer_GrayScale_Accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
Wrote  : </home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/synth/resizer.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/sim/resizer.v
VHDL Output written to : /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/hdl/resizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GrayScale_Accel_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ip/resizer_auto_us_0/resizer_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ip/resizer_auto_us_1/resizer_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ip/resizer_auto_ds_0/resizer_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ip/resizer_auto_pc_0/resizer_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/hw_handoff/resizer.hwh
Generated Block Design Tcl file /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/hw_handoff/resizer_bd.tcl
Generated Hardware Definition File /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/synth/resizer.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6724.832 ; gain = 0.000 ; free physical = 2252 ; free virtual = 10201
catch { config_ip_cache -export [get_ips -all resizer_GrayScale_Accel_0_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP resizer_auto_us_0, cache-ID = 90e01a699f071929; cache size = 19.436 MB.
catch { config_ip_cache -export [get_ips -all resizer_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP resizer_auto_us_1, cache-ID = b83ee42a5b572fe6; cache size = 19.436 MB.
catch { config_ip_cache -export [get_ips -all resizer_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP resizer_auto_ds_0, cache-ID = ca8f071eaf6d2418; cache size = 19.436 MB.
catch { config_ip_cache -export [get_ips -all resizer_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP resizer_auto_pc_0, cache-ID = dc6ef21bff7973e7; cache size = 19.436 MB.
export_ip_user_files -of_objects [get_files /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd]
launch_runs -jobs 2 resizer_GrayScale_Accel_0_0_synth_1
[Sun May  3 19:04:17 2020] Launched resizer_GrayScale_Accel_0_0_synth_1...
Run output will be captured here: /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.runs/resizer_GrayScale_Accel_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:10 . Memory (MB): peak = 6724.832 ; gain = 0.000 ; free physical = 2047 ; free virtual = 10029
export_simulation -of_objects [get_files /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd] -directory /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.ip_user_files/sim_scripts -ip_user_files_dir /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.ip_user_files -ipstatic_source_dir /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/modelsim} {questa=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/questa} {ies=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/ies} {xcelium=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/xcelium} {vcs=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/vcs} {riviera=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6850.051 ; gain = 0.000 ; free physical = 1882 ; free virtual = 9883
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'resizer.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/synth/resizer.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/sim/resizer.v
VHDL Output written to : /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/hdl/resizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GrayScale_Accel_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ip/resizer_auto_us_0/resizer_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ip/resizer_auto_us_1/resizer_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ip/resizer_auto_ds_0/resizer_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/ip/resizer_auto_pc_0/resizer_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/hw_handoff/resizer.hwh
Generated Block Design Tcl file /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/hw_handoff/resizer_bd.tcl
Generated Hardware Definition File /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/synth/resizer.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP resizer_auto_pc_0, cache-ID = dc6ef21bff7973e7; cache size = 19.436 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP resizer_auto_ds_0, cache-ID = ca8f071eaf6d2418; cache size = 19.436 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP resizer_auto_us_0, cache-ID = 90e01a699f071929; cache size = 19.436 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP resizer_auto_us_1, cache-ID = b83ee42a5b572fe6; cache size = 19.436 MB.
[Sun May  3 19:05:14 2020] Launched resizer_GrayScale_Accel_0_0_synth_1, synth_1...
Run output will be captured here:
resizer_GrayScale_Accel_0_0_synth_1: /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.runs/resizer_GrayScale_Accel_0_0_synth_1/runme.log
synth_1: /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.runs/synth_1/runme.log
[Sun May  3 19:05:14 2020] Launched impl_1...
Run output will be captured here: /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 6939.273 ; gain = 81.219 ; free physical = 1968 ; free virtual = 9967
write_bd_tcl -force /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/resizer.tcl
INFO: [BD 5-148] Tcl file written out </home/silvio/PosDoc/Ultra96/Pynq/GrayScale/resizer.tcl>.

file copy -force /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.runs/impl_1/resizer_wrapper.bit /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/resizer.bit
close_project
open_project /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_GrayScale_Accel_0_0

open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6939.273 ; gain = 0.000 ; free physical = 2424 ; free virtual = 10071
open_bd_design {/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- user.org:user:GrayScale_Accel:1.0 - GrayScale_Accel_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Successfully read diagram <design_1> from BD file </home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:GrayScale_Accel:1.0 [get_ips  design_1_GrayScale_Accel_0_0] -log ip_upgrade.log
Upgrading '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_GrayScale_Accel_0_0 from GrayScale_Accel_v1.0 1.0 to GrayScale_Accel_v1.0 1.0
Wrote  : </home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/silvio/PosDoc/Ultra96/GrayScale/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_GrayScale_Accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
Wrote  : </home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block GrayScale_Accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_pc .
Exporting to file /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7021.824 ; gain = 0.000 ; free physical = 2010 ; free virtual = 9664
catch { config_ip_cache -export [get_ips -all design_1_GrayScale_Accel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 90e01a699f071929; cache size = 17,254 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = b83ee42a5b572fe6; cache size = 17,254 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = ca8f071eaf6d2418; cache size = 17,254 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dc6ef21bff7973e7; cache size = 17,254 MB.
export_ip_user_files -of_objects [get_files /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_GrayScale_Accel_0_0_synth_1
[Sun May  3 19:20:47 2020] Launched design_1_GrayScale_Accel_0_0_synth_1...
Run output will be captured here: /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/design_1_GrayScale_Accel_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00,74 ; elapsed = 00:00:10 . Memory (MB): peak = 7021.824 ; gain = 0.000 ; free physical = 1952 ; free virtual = 9635
export_simulation -of_objects [get_files /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files/sim_scripts -ip_user_files_dir /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files -ipstatic_source_dir /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/modelsim} {questa=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/questa} {ies=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/ies} {xcelium=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/xcelium} {vcs=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/vcs} {riviera=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name GrayScale_Accel_v1_0_project -directory /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.tmp/GrayScale_Accel_v1_0_project /home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/src/axis_fifo_v1_0.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/hdl/GrayScale_Accel_v1_0.v:]
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May  3 19:24:45 2020] Launched synth_1...
Run output will be captured here: /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/synth_1/runme.log
[Sun May  3 19:24:46 2020] Launched impl_1...
Run output will be captured here: /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00,58 ; elapsed = 00:00:10 . Memory (MB): peak = 7069.590 ; gain = 0.000 ; free physical = 1886 ; free virtual = 9783
write_bd_tcl -force /home/silvio/PosDoc/Ultra96/GrayScale/design_1.tcl
INFO: [BD 5-148] Tcl file written out </home/silvio/PosDoc/Ultra96/GrayScale/design_1.tcl>.

file copy -force /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/impl_1/design_1_wrapper.bit /home/silvio/PosDoc/Ultra96/GrayScale/design_1.bit
ipx::edit_ip_in_project -upgrade true -name GrayScale_Accel_v1_0_project -directory /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.tmp/GrayScale_Accel_v1_0_project /home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7069.590 ; gain = 0.000 ; free physical = 2543 ; free virtual = 9980
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/src/axis_fifo_v1_0.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/hdl/GrayScale_Accel_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7069.590 ; gain = 0.000 ; free physical = 2552 ; free virtual = 9988
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/component.xml' ignored by IP packager.
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/silvio/PosDoc/Ultra96/GrayScale/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:GrayScale_Accel:1.0 [get_ips  design_1_GrayScale_Accel_0_0] -log ip_upgrade.log
Upgrading '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_GrayScale_Accel_0_0 (GrayScale_Accel_v1.0 1.0) from revision 7 to revision 8
Wrote  : </home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/silvio/PosDoc/Ultra96/GrayScale/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_GrayScale_Accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
Wrote  : </home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block GrayScale_Accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_pc .
Exporting to file /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7120.520 ; gain = 50.930 ; free physical = 2341 ; free virtual = 9823
catch { config_ip_cache -export [get_ips -all design_1_GrayScale_Accel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 90e01a699f071929; cache size = 18,647 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = b83ee42a5b572fe6; cache size = 18,647 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = ca8f071eaf6d2418; cache size = 18,647 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dc6ef21bff7973e7; cache size = 18,647 MB.
export_ip_user_files -of_objects [get_files /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_GrayScale_Accel_0_0_synth_1
[Sun May  3 19:38:56 2020] Launched design_1_GrayScale_Accel_0_0_synth_1...
Run output will be captured here: /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/design_1_GrayScale_Accel_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00,60 ; elapsed = 00:00:10 . Memory (MB): peak = 7120.520 ; gain = 0.000 ; free physical = 2191 ; free virtual = 9709
export_simulation -of_objects [get_files /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files/sim_scripts -ip_user_files_dir /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files -ipstatic_source_dir /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/modelsim} {questa=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/questa} {ies=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/ies} {xcelium=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/xcelium} {vcs=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/vcs} {riviera=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May  3 19:39:27 2020] Launched design_1_GrayScale_Accel_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_GrayScale_Accel_0_0_synth_1: /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/design_1_GrayScale_Accel_0_0_synth_1/runme.log
synth_1: /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/synth_1/runme.log
[Sun May  3 19:39:27 2020] Launched impl_1...
Run output will be captured here: /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 7188.559 ; gain = 0.000 ; free physical = 2059 ; free virtual = 9625
write_bd_tcl -force /home/silvio/PosDoc/Ultra96/GrayScale/design_1.tcl
INFO: [BD 5-148] Tcl file written out </home/silvio/PosDoc/Ultra96/GrayScale/design_1.tcl>.

file copy -force /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/impl_1/design_1_wrapper.bit /home/silvio/PosDoc/Ultra96/GrayScale/design_1.bit
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  3 20:03:17 2020...
