
AVRASM ver. 2.1.0  main.asm Thu Mar 04 20:33:38 2010

main.asm(940): Including file 'main.vec'
main.asm(941): Including file 'main.inc'
main.inc(1): warning: Register r2 already defined by the .DEF directive
main.asm(941): 'main.inc' included form here
main.inc(2): warning: Register r3 already defined by the .DEF directive
main.asm(941): 'main.inc' included form here
main.inc(3): warning: Register r4 already defined by the .DEF directive
main.asm(941): 'main.inc' included form here
main.inc(4): warning: Register r5 already defined by the .DEF directive
main.asm(941): 'main.inc' included form here
main.inc(5): warning: Register r7 already defined by the .DEF directive
main.asm(941): 'main.inc' included form here
main.inc(8): warning: Register r9 already defined by the .DEF directive
main.asm(941): 'main.inc' included form here
main.inc(9): warning: Register r11 already defined by the .DEF directive
main.asm(941): 'main.inc' included form here
                 
                 
                 ;(C) Copyright 1998-2005 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega168
                 ;Program type           : Application
                 ;Clock frequency        : 20.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega168
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 	.EQU GPIOR1=0x2A
                 	.EQU GPIOR2=0x2B
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R24,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "main.vec"
                 
                 ;INTERRUPT VECTORS
000000 940c 00d1 	JMP  __RESET
000002 940c 033b 	JMP  _ext_int0_isr
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 033c 	JMP  _timer0_compa_isr
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 010d 	JMP  _usart_rx_isr
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
                 
                 	.INCLUDE "main.inc"
                 
                 	.DEF _rx_rd_index0=R3
                 	.DEF _rx_counter0=R4
                 	.DEF _i=R5
                 	.DEF _j=R7
                 _31:
000034 3d76
000035 0000      	.DB  0x76,0x3D,0x0,0x0
                 	.DEF _PWMout1=R9
                 	.DEF _PWMout2=R11
                 _32:
000036 0200      	.DB  0x0,0x2
                 _tbl10_G2:
000037 2710
000038 03e8
000039 0064
00003a 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00003b 0001      	.DB  0x1,0x0
                 _tbl16_G2:
00003c 1000
00003d 0100
00003e 0010
00003f 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 _0:
000040 3144
000041 203a
000042 704f
000043 6e65      	.DB  0x44,0x31,0x3A,0x20,0x4F,0x70,0x65,0x6E
000044 2f20
000045 4420
000046 3a32
000047 4f20      	.DB  0x20,0x2F,0x20,0x44,0x32,0x3A,0x20,0x4F
000048 6570
000049 006e
00004a 3144
00004b 203a      	.DB  0x70,0x65,0x6E,0x0,0x44,0x31,0x3A,0x20
00004c 704f
00004d 6e65
00004e 2f20
00004f 4420      	.DB  0x4F,0x70,0x65,0x6E,0x20,0x2F,0x20,0x44
000050 3a32
000051 5320
000052 6f68
000053 7472      	.DB  0x32,0x3A,0x20,0x53,0x68,0x6F,0x72,0x74
000054 6465
000055 4400
000056 3a31
000057 5320      	.DB  0x65,0x64,0x0,0x44,0x31,0x3A,0x20,0x53
000058 6f68
000059 7472
00005a 6465
00005b 2f20      	.DB  0x68,0x6F,0x72,0x74,0x65,0x64,0x20,0x2F
00005c 4420
00005d 3a32
00005e 4f20
00005f 6570      	.DB  0x20,0x44,0x32,0x3A,0x20,0x4F,0x70,0x65
000060 006e
000061 3144
000062 203a
000063 6853      	.DB  0x6E,0x0,0x44,0x31,0x3A,0x20,0x53,0x68
000064 726f
000065 6574
000066 2064
000067 202f      	.DB  0x6F,0x72,0x74,0x65,0x64,0x20,0x2F,0x20
000068 3244
000069 203a
00006a 6853
00006b 726f      	.DB  0x44,0x32,0x3A,0x20,0x53,0x68,0x6F,0x72
00006c 6574
00006d 0064
00006e 0d0a
00006f 4400      	.DB  0x74,0x65,0x64,0x0,0xA,0xD,0x0,0x44
000070 5049
000071 5753
000072 5449
000073 4843      	.DB  0x49,0x50,0x53,0x57,0x49,0x54,0x43,0x48
000074 5345
000075 203a
000076 3030
000077 3030      	.DB  0x45,0x53,0x3A,0x20,0x30,0x30,0x30,0x30
000078 2030
000079 0020
00007a 4944
00007b 5350      	.DB  0x30,0x20,0x20,0x0,0x44,0x49,0x50,0x53
00007c 4957
00007d 4354
00007e 4548
00007f 3a53      	.DB  0x57,0x49,0x54,0x43,0x48,0x45,0x53,0x3A
000080 3120
000081 3030
000082 3030
000083 2020      	.DB  0x20,0x31,0x30,0x30,0x30,0x30,0x20,0x20
000084 4400
000085 5049
000086 5753
000087 5449      	.DB  0x0,0x44,0x49,0x50,0x53,0x57,0x49,0x54
000088 4843
000089 5345
00008a 203a
00008b 3130      	.DB  0x43,0x48,0x45,0x53,0x3A,0x20,0x30,0x31
00008c 3030
00008d 2030
00008e 0020
00008f 4944      	.DB  0x30,0x30,0x30,0x20,0x20,0x0,0x44,0x49
000090 5350
000091 4957
000092 4354
000093 4548      	.DB  0x50,0x53,0x57,0x49,0x54,0x43,0x48,0x45
000094 3a53
000095 3020
000096 3130
000097 3030      	.DB  0x53,0x3A,0x20,0x30,0x30,0x31,0x30,0x30
000098 2020
000099 4400
00009a 5049
00009b 5753      	.DB  0x20,0x20,0x0,0x44,0x49,0x50,0x53,0x57
00009c 5449
00009d 4843
00009e 5345
00009f 203a      	.DB  0x49,0x54,0x43,0x48,0x45,0x53,0x3A,0x20
0000a0 3030
0000a1 3130
0000a2 2030
0000a3 0020      	.DB  0x30,0x30,0x30,0x31,0x30,0x20,0x20,0x0
0000a4 4944
0000a5 5350
0000a6 4957
0000a7 4354      	.DB  0x44,0x49,0x50,0x53,0x57,0x49,0x54,0x43
0000a8 4548
0000a9 3a53
0000aa 3020
0000ab 3030      	.DB  0x48,0x45,0x53,0x3A,0x20,0x30,0x30,0x30
0000ac 3130
0000ad 2020
0000ae 4400
0000af 5049      	.DB  0x30,0x31,0x20,0x20,0x0,0x44,0x49,0x50
0000b0 5753
0000b1 5449
0000b2 4843
0000b3 5345      	.DB  0x53,0x57,0x49,0x54,0x43,0x48,0x45,0x53
0000b4 203a
0000b5 4e49
0000b6 4156
0000b7 494c      	.DB  0x3A,0x20,0x49,0x4E,0x56,0x41,0x4C,0x49
0000b8 2044
0000b9 0020
0000ba 4e41
0000bb 2f31      	.DB  0x44,0x20,0x20,0x0,0x41,0x4E,0x31,0x2F
0000bc 4e41
0000bd 2f32
0000be 4e41
0000bf 2f33      	.DB  0x41,0x4E,0x32,0x2F,0x41,0x4E,0x33,0x2F
0000c0 4e41
0000c1 3a34
0000c2 2520
0000c3 2f64      	.DB  0x41,0x4E,0x34,0x3A,0x20,0x25,0x64,0x2F
0000c4 6425
0000c5 252f
0000c6 2f64
0000c7 6425      	.DB  0x25,0x64,0x2F,0x25,0x64,0x2F,0x25,0x64
0000c8 2020
0000c9 0020      	.DB  0x20,0x20,0x20,0x0
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
                 	.EQU  __GPIOR0_INIT=0x00
                 	.EQU  __GPIOR1_INIT=0x00
                 	.EQU  __GPIOR2_INIT=0x00
                 
                 __GLOBAL_INI_TBL:
0000ca 0004      	.DW  0x04
0000cb 0234      	.DW  _pwmfreq
0000cc 0068      	.DW  _31*2
                 
0000cd 0002      	.DW  0x02
0000ce 000b      	.DW  0x0B
0000cf 006c      	.DW  _32*2
                 
0000d0 0000      	.DW  0
                 _0xA8:
                 
                 __RESET:
0000d1 94f8      	CLI
0000d2 27ee      	CLR  R30
0000d3 bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
0000d4 e0f1      	LDI  R31,1
0000d5 bff5      	OUT  MCUCR,R31
0000d6 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
0000d7 e1f8      	LDI  R31,0x18
0000d8 95a8      	WDR
0000d9 b7a4      	IN   R26,MCUSR
0000da 7fa7      	CBR  R26,8
0000db bfa4      	OUT  MCUSR,R26
0000dc 93f0 0060 	STS  WDTCSR,R31
0000de 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
0000e0 e08d      	LDI  R24,13
0000e1 e0a2      	LDI  R26,2
0000e2 27bb      	CLR  R27
                 __CLEAR_REG:
0000e3 93ed      	ST   X+,R30
0000e4 958a      	DEC  R24
0000e5 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
0000e6 e080      	LDI  R24,LOW(0x400)
0000e7 e094      	LDI  R25,HIGH(0x400)
0000e8 e0a0      	LDI  R26,LOW(0x100)
0000e9 e0b1      	LDI  R27,HIGH(0x100)
                 __CLEAR_SRAM:
0000ea 93ed      	ST   X+,R30
0000eb 9701      	SBIW R24,1
0000ec f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
0000ed e9e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
0000ee e0f1      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
0000ef 9185      	LPM  R24,Z+
0000f0 9195      	LPM  R25,Z+
0000f1 9700      	SBIW R24,0
0000f2 f061      	BREQ __GLOBAL_INI_END
0000f3 91a5      	LPM  R26,Z+
0000f4 91b5      	LPM  R27,Z+
0000f5 9005      	LPM  R0,Z+
0000f6 9015      	LPM  R1,Z+
0000f7 01bf      	MOVW R22,R30
0000f8 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000f9 9005      	LPM  R0,Z+
0000fa 920d      	ST   X+,R0
0000fb 9701      	SBIW R24,1
0000fc f7e1      	BRNE __GLOBAL_INI_LOOP
0000fd 01fb      	MOVW R30,R22
0000fe cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
0000ff e0e0      	LDI  R30,__GPIOR0_INIT
000100 bbee      	OUT  GPIOR0,R30
000101 e0e0      	LDI  R30,__GPIOR1_INIT
000102 bdea      	OUT  GPIOR1,R30
000103 e0e0      	LDI  R30,__GPIOR2_INIT
000104 bdeb      	OUT  GPIOR2,R30
                 
                 ;STACK POINTER INITIALIZATION
000105 efef      	LDI  R30,LOW(0x4FF)
000106 bfed      	OUT  SPL,R30
000107 e0e4      	LDI  R30,HIGH(0x4FF)
000108 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000109 e0c0      	LDI  R28,LOW(0x200)
00010a e0d2      	LDI  R29,HIGH(0x200)
                 
00010b 940c 020e 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x200
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V1.24.7d Standard
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2005 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 e-mail:office@hpinfotech.com
                 ;       8 
                 ;       9 Project : Movieboard
                 ;      10 Version : 
                 ;      11 Date    : 2/18/2008
                 ;      12 Author  : Randy Gamage
                 ;      13 Company : Gamatronix
                 ;      14 Comments: 
                 ;      15 For MovieStuff - Roger Evans
                 ;      16 
                 ;      17 
                 ;      18 Chip type           : ATmega168
                 ;      19 Program type        : Application
                 ;      20 Clock frequency     : 20.000000 MHz
                 ;      21 Memory model        : Small
                 ;      22 External SRAM size  : 0
                 ;      23 Data Stack size     : 256
                 ;      24 
                 ;      25 Revision History:
                 ;      26 3/7/2008 11:30AM Got working for light flashing use with Rev B board,
                 ;      27                 saved as rev 2.
                 ;      28 3/9/2008 12:40PM Refactored to allow different config files depending
                 ;      29                 upon PCB board revision.  Saved as rev 3
                 ;      30 3/15/2008 11:12AM Started reworking motor control to be scaled to time, so no matter
                 ;      31                 what the PID update rate is, the gains should remain the same.   
                 ;      32 3/16/2008 4:44PM Saved as version 4 - working well, just need to add bias values
                 ;      33                 for each speed, maybe some auto-save feature to save bias to eeprom
                 ;      34                 when the error stabilizes to zero.         
                 ;      35 3/18/2008 8:53PM Fixed some problems with light flasher logic.  Light now is on when motor idle,
                 ;      36                 dimming resolution is improved, and debounce has been reduced that should allow
                 ;      37                 running at higher speeds.
                 ;      38                 Got analog smoothing working, cleaned up light on/off logic
                 ;      39                 To Do: Investigate 5V supply glitches and missing Light control pulses.
                 ;      40                 Scope on the pot wiper and ground, set to 500mV sensitivity.
                 ;      41                 Negative spikes are regular, at ~1.95kHz, asynchronous with LED output pulsing ???
                 ;      42 3/20/2008 9:35PM Fixed the 5V spike issue- was caused by reading an ADC channel while that channel
                 ;      43                 was configured as an output.  Apparently it's a bad thing to do.
                 ;      44                 New problem: Motor control is missing timing pulses periodically. Need to find & fix.
                 ;      45 3/22/2008 10:30AM Fixed it! Sensor pulse was lower voltage because it was connected to an unpowered
                 ;      46                 Gamoto board, and that was dragging it down.     
                 ;      47 3/26/2008 7:42PM Changed this code to the test code, for board verification by the contract manufacturer
                 ;      48 /               Changed config reference to config_c                           
                 ;      49 *****************************************************/
                 ;      50 
                 ;      51 #include <mega168.h>
                 ;      52 #include <delay.h>
                 ;      53 
                 ;      54 #define TMR1FREQ _MCU_CLOCK_FREQUENCY_
                 ;      55 #define TMR0FREQ _MCU_CLOCK_FREQUENCY_/8
                 ;      56 #define PWMFREQ 15734
                 ;      57 #define PWMRESOLUTION 1000
                 ;      58 #define ADCRESOLUTION 1024
                 ;      59 #define SYSTICKFREQ 10000  //10000 = 0.1ms ticks      
                 ;      60 #define high 1
                 ;      61 #define low 0
                 ;      62 #define true 1
                 ;      63 #define false 0    
                 ;      64 #define intsoff #asm("cli")   //turn off interrupts
                 ;      65 #define intson  #asm("sei")   //turn on interrupts
                 ;      66 //#define REV_A_BOARD 1
                 ;      67 //#define REV_B_BOARD 1
                 ;      68 #define REV_C_BOARD 1
                 ;      69 
                 ;      70 //Fuses: Need to turn on 4V undervoltage fuse to protect FETS from under-voltage operation
                 ;      71 
                 ;      72 // Standard Input/Output functions
                 ;      73 #include <stdio.h>
                 ;      74 #include "serial.c"
                 ;      75 //serial port routines
                 ;      76 
                 ;      77 #define RXB8 1
                 ;      78 #define TXB8 0
                 ;      79 #define UPE 2
                 ;      80 #define OVR 3
                 ;      81 #define FE 4
                 ;      82 #define UDRE 5
                 ;      83 #define RXC 7
                 ;      84 
                 ;      85 #define FRAMING_ERROR (1<<FE)
                 ;      86 #define PARITY_ERROR (1<<UPE)
                 ;      87 #define DATA_OVERRUN (1<<OVR)
                 ;      88 #define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;      89 #define RX_COMPLETE (1<<RXC)
                 ;      90 
                 ;      91 // USART Receiver buffer
                 ;      92 #define RX_BUFFER_SIZE0 8
                 ;      93 char rx_buffer0[RX_BUFFER_SIZE0];
                 _rx_buffer0:
000200           	.BYTE 0x8
                 ;      94 
                 ;      95 #if RX_BUFFER_SIZE0<256
                 ;      96 unsigned char rx_wr_index0,rx_rd_index0,rx_counter0;
                 ;      97 #else
                 ;      98 unsigned int rx_wr_index0,rx_rd_index0,rx_counter0;
                 ;      99 #endif
                 ;     100 
                 ;     101 // This flag is set on USART Receiver buffer overflow
                 ;     102 bit rx_buffer_overflow0;
                 ;     103 
                 ;     104 // USART Receiver interrupt service routine
                 ;     105 interrupt [USART_RXC] void usart_rx_isr(void)
                 ;     106 {
                 
                 	.CSEG
                 _usart_rx_isr:
00010d 93aa      	ST   -Y,R26
00010e 93ba      	ST   -Y,R27
00010f 93ea      	ST   -Y,R30
000110 b7ef      	IN   R30,SREG
000111 93ea      	ST   -Y,R30
                 ;     107 char status,data;
                 ;     108 status=UCSR0A;
000112 931a      	ST   -Y,R17
000113 930a      	ST   -Y,R16
                 ;	status -> R16
                 ;	data -> R17
000114 9100 00c0 	LDS  R16,192
                 ;     109 data=UDR0;
000116 9110 00c6 	LDS  R17,198
                 ;     110 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000118 2fe0      	MOV  R30,R16
000119 71ec      	ANDI R30,LOW(0x1C)
00011a f481      	BRNE _0x3
                 ;     111    {
                 ;     112    rx_buffer0[rx_wr_index0]=data;
00011b 2da2      	MOV  R26,R2
00011c e0b0      	LDI  R27,0
00011d 50a0      	SUBI R26,LOW(-_rx_buffer0)
00011e 4fbe      	SBCI R27,HIGH(-_rx_buffer0)
00011f 931c      	ST   X,R17
                 ;     113    if (++rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
000120 9423      	INC  R2
000121 e0e8      	LDI  R30,LOW(8)
000122 15e2      	CP   R30,R2
000123 f409      	BRNE _0x4
000124 2422      	CLR  R2
                 ;     114    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x4:
000125 9443      	INC  R4
000126 e0e8      	LDI  R30,LOW(8)
000127 15e4      	CP   R30,R4
000128 f411      	BRNE _0x5
                 ;     115       {
                 ;     116       rx_counter0=0;
000129 2444      	CLR  R4
                 ;     117       rx_buffer_overflow0=1;
00012a 9af0      	SBI  0x1E,0
                 ;     118       };
                 _0x5:
                 ;     119    };
                 _0x3:
                 ;     120 }
00012b 9109      	LD   R16,Y+
00012c 9119      	LD   R17,Y+
00012d 91e9      	LD   R30,Y+
00012e bfef      	OUT  SREG,R30
00012f 91e9      	LD   R30,Y+
000130 91b9      	LD   R27,Y+
000131 91a9      	LD   R26,Y+
000132 9518      	RETI
                 ;     121 
                 ;     122 #ifndef _DEBUG_TERMINAL_IO_
                 ;     123 // Get a character from the USART Receiver buffer
                 ;     124 #define _ALTERNATE_GETCHAR_
                 ;     125 #pragma used+
                 ;     126 char getchar(void)
                 ;     127 {
                 _getchar:
                 ;     128 char data;
                 ;     129 while (rx_counter0==0);
000133 930a      	ST   -Y,R16
                 ;	data -> R16
                 _0x6:
000134 2044      	TST  R4
000135 f3f1      	BREQ _0x6
                 ;     130 data=rx_buffer0[rx_rd_index0];
000136 2de3      	MOV  R30,R3
000137 e0f0      	LDI  R31,0
000138 50e0      	SUBI R30,LOW(-_rx_buffer0)
000139 4ffe      	SBCI R31,HIGH(-_rx_buffer0)
00013a 8100      	LD   R16,Z
                 ;     131 if (++rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
00013b 9433      	INC  R3
00013c e0e8      	LDI  R30,LOW(8)
00013d 15e3      	CP   R30,R3
00013e f409      	BRNE _0x9
00013f 2433      	CLR  R3
                 ;     132 #asm("cli")
                 _0x9:
000140 94f8      	cli
                 ;     133 --rx_counter0;
000141 944a      	DEC  R4
                 ;     134 #asm("sei")
000142 9478      	sei
                 ;     135 return data;
000143 2fe0      	MOV  R30,R16
000144 9109      	LD   R16,Y+
000145 9508      	RET
                 ;     136 }
                 ;     137 #pragma used-
                 ;     138 #endif
                 ;     139 #include "gamoto.c"
                 ;     140 /*
                 ;     141 Gamoto Class, to provide serial access to the Gamoto PID Motor Controller
                 ;     142 More info on the Gamoto here: http://www.gamatronix.com
                 ;     143 Written by: Randy Gamage
                 ;     144 16-June-2005
                 ;     145 Written in C++ using MS Visual Studio .NET 7.1
                 ;     146 
                 ;     147 DriveMode Set this property to the desired drive mode. Accepts a value of enum 
                 ;     148 Gamoto.DriveModes  
                 ;     149 
                 ;     150 DriveModePower Set the Gamoto for power mode. Cancels any currently executing trajectories
                 ;     151 or sets velocity mode to false if it is enabled.  
                 ;     152 
                 ;     153 */
                 ;     154 #include "gamoto.h"
                 
                 	.DSEG
                 _wBuffer:
000208           	.BYTE 0x14
                 _rBuffer:
00021c           	.BYTE 0x14
                 ;     155 
                 ;     156 int Reset(){
                 
                 	.CSEG
                 ;     157 	return WriteReg(gxReset,1,0);
                 ;     158 }
                 ;     159 int FactoryReset(){
                 ;     160 	return WriteReg(gxFactoryReset,1,0);
                 ;     161 }
                 ;     162 int SaveParams(){
                 ;     163 	return WriteReg(gxSaveParams,1,0);
                 ;     164 }
                 ;     165 int SetHome(){
                 ;     166 	return WriteReg(gxSetHome,1,0);
                 ;     167 }
                 ;     168 int setKp(int kp){
                 ;     169    return WriteReg(gxKp,2,kp);
                 ;     170 }
                 ;     171 int setKi(int ki){
                 ;     172    return WriteReg(gxKi,2,ki);
                 ;     173 }
                 ;     174 int setKd(int kd){
                 ;     175    return WriteReg(gxKd,2,kd);
                 ;     176 }
                 ;     177 int setdS(int ds){
                 ;     178    return WriteReg(gxdS,2,ds);
                 ;     179 }
                 ;     180 int setiL(int il){
                 ;     181    return WriteReg(gxiL,2,il);
                 ;     182 }
                 ;     183 int setMode(int newMode){
                 ;     184    /* set drive mode of Gamoto */
                 ;     185    return WriteReg(gxMode,1,newMode);
                 ;     186 }
                 ;     187 int setsetPosition(int pos){
                 ;     188 /* Writes to the set position of the motor. This value is used by the PID in absolute
                 ;     189 mode to drive the motor to a particular absolute position. The set position is also updated
                 ;     190 by some internal functions of the Gamoto board, see Gamoto documentation for full details.  */
                 ;     191    return WriteReg(gxsetPosition,3,pos);
                 ;     192 }
                 ;     193 int setTrajectory(int traj){
                 ;     194    return WriteReg(gxTrajectory,1,traj);
                 ;     195 }
                 ;     196 int setpwrLimit(int pl){
                 ;     197    return WriteReg(gxpwrLimit,1,pl);
                 ;     198 }
                 ;     199 int setmPosition(int mp){
                 ;     200    return WriteReg(gxmPosition,3,mp);
                 ;     201 }
                 ;     202 int setsetVelocity(int sv){
                 ;     203    return WriteReg(gxsetVelocity,2,sv);
                 ;     204 }
                 ;     205 int setmPower(int mp){
                 _setmPower:
                 ;     206    return WriteReg(gxmPower,1,mp);
000146 e3ec      	LDI  R30,LOW(60)
000147 e0f0      	LDI  R31,HIGH(60)
000148 93fa      	ST   -Y,R31
000149 93ea      	ST   -Y,R30
00014a e0e1      	LDI  R30,LOW(1)
00014b e0f0      	LDI  R31,HIGH(1)
00014c 93fa      	ST   -Y,R31
00014d 93ea      	ST   -Y,R30
00014e 81ec      	LDD  R30,Y+4
00014f 81fd      	LDD  R31,Y+4+1
000150 93fa      	ST   -Y,R31
000151 93ea      	ST   -Y,R30
000152 d002      	RCALL _WriteReg
000153 9622      	ADIW R28,2
000154 9508      	RET
                 ;     207 }
                 ;     208 int setTrajx(int tx,int profile){
                 ;     209    return WriteReg(gxTrajx+7*profile,3,tx);
                 ;     210 }
                 ;     211 int setTrajv(int tv,int profile){
                 ;     212    return WriteReg(gxTrajv+7*profile,2,tv);
                 ;     213 }
                 ;     214 int setTraja(int ta,int profile){
                 ;     215    return WriteReg(gxTraja+7*profile,2,ta);
                 ;     216 }
                 ;     217 int getKp(){
                 ;     218    return ReadReg(gxKp,2);
                 ;     219 }
                 ;     220 int getKi(){
                 ;     221    return ReadReg(gxKi,2);
                 ;     222 }
                 ;     223 int getKd(){
                 ;     224    return ReadReg(gxKd,2);
                 ;     225 }
                 ;     226 int getiL(){
                 ;     227    return ReadReg(gxiL,2);
                 ;     228 }
                 ;     229 int getdS(){
                 ;     230    return ReadReg(gxdS,1);
                 ;     231 }
                 ;     232 int getMode(){
                 ;     233    return ReadReg(gxMode,1);
                 ;     234 }
                 ;     235 int getpwrLimit(){
                 ;     236    return ReadReg(gxpwrLimit,1);
                 ;     237 }
                 ;     238 int getsetPosition(){
                 ;     239    /* Reads the current value of the setPosition register in the Gamoto  */
                 ;     240    return ReadReg(gxsetPosition,3);
                 ;     241 }
                 ;     242 int getmPosition(){
                 ;     243    return ReadReg(gxmPosition,3);
                 ;     244 }
                 ;     245 int getsetVelocity(){
                 ;     246    return ReadReg(gxsetVelocity,2);
                 ;     247 }
                 ;     248 int getmVelocity(){
                 ;     249    return ReadReg(gxmVelocity,2);
                 ;     250 }
                 ;     251 int getTrajectory(){
                 ;     252    return ReadReg(gxTrajectory,1);
                 ;     253 }
                 ;     254 int getmPower(){
                 ;     255    return ReadReg(gxmPower,1);
                 ;     256 }
                 ;     257 int getVersion(){
                 ;     258    return ReadReg(gxVersion,1);
                 ;     259 }
                 ;     260 int getmCurrent(){
                 ;     261    return ReadReg(gxAnalog0,2);
                 ;     262 }
                 ;     263 int getAnalog0(){
                 ;     264    return ReadReg(gxAnalog0,2);
                 ;     265 }
                 ;     266 int getAnalog1(){
                 ;     267    return ReadReg(gxAnalog1,2);
                 ;     268 }
                 ;     269 int getAnalog2(){
                 ;     270    return ReadReg(gxAnalog2,2);
                 ;     271 }
                 ;     272 int getAnalog3(){
                 ;     273    return ReadReg(gxAnalog3,2);
                 ;     274 }
                 ;     275 int getAnalog4(){
                 ;     276    return ReadReg(gxAnalog4,2);
                 ;     277 }
                 ;     278 
                 ;     279 /**************************************************************/
                 ;     280 /* Lower level register access routines  */
                 ;     281 
                 ;     282 int WriteReg(int RegAdr,int RegLen,int Regvalue)
                 ;     283 {
                 _WriteReg:
                 ;     284 	// Write to a Gamoto Register, given the register, length, and
                 ;     285 	// data to write.  Check for an ACK response when done.
                 ;     286 	// Returns 1 if ACK received,
                 ;     287 	// Returns 0 if no ACK (timeout) or invalid ACK
                 ;     288 
                 ;     289    int bytes_read;
                 ;     290    int i;
                 ;     291 	// Build the message
                 ;     292 	wBuffer[0]= gxHEADER;
000155 940e 0561 	CALL __SAVELOCR4
                 ;	RegAdr -> Y+8
                 ;	RegLen -> Y+6
                 ;	Regvalue -> Y+4
                 ;	bytes_read -> R16,R17
                 ;	i -> R18,R19
000157 eaea      	LDI  R30,LOW(170)
000158 93e0 0208 	STS  _wBuffer,R30
                 ;     293     wBuffer[1]= RegLen+1;
00015a 81ee      	LDD  R30,Y+6
00015b 81ff      	LDD  R31,Y+6+1
00015c 9631      	ADIW R30,1
00015d 93e0 0209 	__PUTB1MN _wBuffer,1
                 ;     294 	wBuffer[2]= RegAdr;
00015f 85e8      	LDD  R30,Y+8
000160 93e0 020a 	__PUTB1MN _wBuffer,2
                 ;     295 	for (i=0;i<RegLen;i++) {
000162 e020
000163 e030      	__GETWRN 18,19,0
                 _0xB:
000164 81ee      	LDD  R30,Y+6
000165 81ff      	LDD  R31,Y+6+1
000166 172e      	CP   R18,R30
000167 073f      	CPC  R19,R31
000168 f4ac      	BRGE _0xC
                 ;     296 		wBuffer[3+i] = Regvalue % 256;
000169 01f9      	MOVW R30,R18
00016a 5fe5
00016b 4ffd      	__ADDW1MN _wBuffer,3
00016c 01bf      	MOVW R22,R30
00016d 81ac      	LDD  R26,Y+4
00016e 81bd      	LDD  R27,Y+4+1
00016f e0e0      	LDI  R30,LOW(256)
000170 e0f1      	LDI  R31,HIGH(256)
000171 940e 0544 	CALL __MODW21
000173 01db      	MOVW R26,R22
000174 93ec      	ST   X,R30
                 ;     297 		Regvalue = Regvalue >> 8;
000175 81ec      	LDD  R30,Y+4
000176 81fd      	LDD  R31,Y+4+1
000177 940e 052c 	CALL __ASRW8
000179 83ec      	STD  Y+4,R30
00017a 83fd      	STD  Y+4+1,R31
                 ;     298 	}
00017b 5f2f
00017c 4f3f      	__ADDWRN 18,19,1
00017d cfe6      	RJMP _0xB
                 _0xC:
                 ;     299 	// Add the checksum as the last byte
                 ;     300 	wBuffer[3+RegLen]= CheckSum(wBuffer,3+RegLen);
00017e 81ee      	LDD  R30,Y+6
00017f 81ff      	LDD  R31,Y+6+1
000180 5fe5
000181 4ffd      	__ADDW1MN _wBuffer,3
000182 93ff      	PUSH R31
000183 93ef      	PUSH R30
000184 d34d      	RCALL SUBOPT_0x0
000185 9633      	ADIW R30,3
000186 93fa      	ST   -Y,R31
000187 93ea      	ST   -Y,R30
000188 d02c      	RCALL _CheckSum
000189 91af      	POP  R26
00018a 91bf      	POP  R27
00018b 93ec      	ST   X,R30
                 ;     301 	// Send the command
                 ;     302 	WriteBytes(wBuffer,RegLen+4);
00018c d345      	RCALL SUBOPT_0x0
00018d 9634      	ADIW R30,4
00018e 93fa      	ST   -Y,R31
00018f 93ea      	ST   -Y,R30
000190 d03e      	RCALL _WriteBytes
                 ;     303 	// Receive the ACK response
                 ;     304 	ReadBytes(rBuffer,&bytes_read,2);
000191 e1ec      	LDI  R30,LOW(_rBuffer)
000192 e0f2      	LDI  R31,HIGH(_rBuffer)
000193 93fa      	ST   -Y,R31
000194 93ea      	ST   -Y,R30
000195 b7ed      	IN   R30,SPL
000196 b7fe      	IN   R31,SPH
000197 9731      	SBIW R30,1
000198 93fa      	ST   -Y,R31
000199 93ea      	ST   -Y,R30
00019a 931f      	PUSH R17
00019b 930f      	PUSH R16
00019c e0e2      	LDI  R30,LOW(2)
00019d e0f0      	LDI  R31,HIGH(2)
00019e 93fa      	ST   -Y,R31
00019f 93ea      	ST   -Y,R30
0001a0 d046      	RCALL _ReadBytes
0001a1 910f      	POP  R16
0001a2 911f      	POP  R17
                 ;     305 
                 ;     306 	if (rBuffer[0]==ACK && rBuffer[1]==ACK)
0001a3 91a0 021c 	LDS  R26,_rBuffer
0001a5 34a1      	CPI  R26,LOW(0x41)
0001a6 f421      	BRNE _0xE
0001a7 91e0 021d 	__GETB1MN _rBuffer,1
0001a9 34e1      	CPI  R30,LOW(0x41)
0001aa f009      	BREQ _0xF
                 _0xE:
0001ab c003      	RJMP _0xD
                 _0xF:
                 ;     307 		return 1;
0001ac e0e1      	LDI  R30,LOW(1)
0001ad e0f0      	LDI  R31,HIGH(1)
0001ae c002      	RJMP _0xA5
                 ;     308 	else
                 _0xD:
                 ;     309 		return 0;
0001af e0e0      	LDI  R30,LOW(0)
0001b0 e0f0      	LDI  R31,HIGH(0)
                 ;     310 }
                 _0xA5:
0001b1 940e 0568 	CALL __LOADLOCR4
0001b3 962a      	ADIW R28,10
0001b4 9508      	RET
                 ;     311 int ReadReg(int RegAdr, int RegLen) {
                 ;     312 	// Reads a value from a Gamoto Register
                 ;     313     int Regvalue=0;
                 ;     314     int bytes_read;
                 ;     315     int i;
                 ;     316 	// Build the command
                 ;     317 	wBuffer[0]= gxHEADER;
                 ;	RegAdr -> Y+8
                 ;	RegLen -> Y+6
                 ;	Regvalue -> R16,R17
                 ;	bytes_read -> R18,R19
                 ;	i -> R20,R21
                 ;     318     wBuffer[1]= gxWRITE;
                 ;     319 	wBuffer[2]= RegAdr;
                 ;     320 	wBuffer[3]= RegLen;
                 ;     321 	wBuffer[4]= CheckSum(wBuffer,4);
                 ;     322 	// Send the command
                 ;     323 	WriteBytes(wBuffer,5);
                 ;     324 	// Get the response
                 ;     325 	ReadBytes(rBuffer,&bytes_read,RegLen+2);
                 ;     326 	if (bytes_read>0){
                 ;     327 		// We got a response - now parse the result
                 ;     328 		for (i=0;i<RegLen;i++) {
                 ;     329 			Regvalue += rBuffer[i+1] * (1<<(8*i));
                 ;     330 		}
                 ;     331 		// Handle negative case
                 ;     332 		if (Regvalue >= (1<<(8*RegLen))/2)
                 ;     333 			Regvalue -= 1<<(8*RegLen);
                 ;     334 	}
                 ;     335 	return Regvalue;
                 ;     336 }
                 ;     337 
                 ;     338 byte CheckSum(byte* Buffer,int Len) {
                 _CheckSum:
                 ;     339 	// Calculate the checksum of a read or write buffer
                 ;     340 	byte sum=0;
                 ;     341 	int i;
                 ;     342 	for (i=1;i<Len;i++)
0001b5 940e 0562 	CALL __SAVELOCR3
                 ;	*Buffer -> Y+5
                 ;	Len -> Y+3
                 ;	sum -> R16
                 ;	i -> R17,R18
0001b7 e000      	LDI  R16,0
0001b8 e011
0001b9 e020      	__GETWRN 17,18,1
                 _0x17:
0001ba 81eb      	LDD  R30,Y+3
0001bb 81fc      	LDD  R31,Y+3+1
0001bc 171e      	CP   R17,R30
0001bd 072f      	CPC  R18,R31
0001be f45c      	BRGE _0x18
                 ;     343 		sum += Buffer[i];
0001bf 2fe1
0001c0 2ff2      	__GETW1R 17,18
0001c1 81ad      	LDD  R26,Y+5
0001c2 81be      	LDD  R27,Y+5+1
0001c3 0fae      	ADD  R26,R30
0001c4 1fbf      	ADC  R27,R31
0001c5 91ec      	LD   R30,X
0001c6 0f0e      	ADD  R16,R30
                 ;     344 	return sum;
0001c7 5f1f
0001c8 4f2f      	__ADDWRN 17,18,1
0001c9 cff0      	RJMP _0x17
                 _0x18:
0001ca 2fe0      	MOV  R30,R16
0001cb 940e 0569 	CALL __LOADLOCR3
0001cd 9627      	ADIW R28,7
0001ce 9508      	RET
                 ;     345 }
                 ;     346 
                 ;     347 void WriteBytes(char* buffer, int len)
                 ;     348 {
                 _WriteBytes:
                 ;     349     int i;
                 ;     350     for (i=0; i<len; i++)
0001cf 931a      	ST   -Y,R17
0001d0 930a      	ST   -Y,R16
                 ;	*buffer -> Y+4
                 ;	len -> Y+2
                 ;	i -> R16,R17
0001d1 e000
0001d2 e010      	__GETWRN 16,17,0
                 _0x1A:
0001d3 81ea      	LDD  R30,Y+2
0001d4 81fb      	LDD  R31,Y+2+1
0001d5 170e      	CP   R16,R30
0001d6 071f      	CPC  R17,R31
0001d7 f45c      	BRGE _0x1B
                 ;     351     {
                 ;     352         putchar(buffer[i]);
0001d8 01f8      	MOVW R30,R16
0001d9 81ac      	LDD  R26,Y+4
0001da 81bd      	LDD  R27,Y+4+1
0001db 0fae      	ADD  R26,R30
0001dc 1fbf      	ADC  R27,R31
0001dd 91ec      	LD   R30,X
0001de 93ea      	ST   -Y,R30
0001df d194      	RCALL _putchar
                 ;     353     }
0001e0 5f0f
0001e1 4f1f      	__ADDWRN 16,17,1
0001e2 cff0      	RJMP _0x1A
                 _0x1B:
                 ;     354 }
0001e3 8119      	LDD  R17,Y+1
0001e4 8108      	LDD  R16,Y+0
0001e5 9626      	ADIW R28,6
0001e6 9508      	RET
                 ;     355 
                 ;     356 void ReadBytes(char* buffer, int* bytes_read, int len)
                 ;     357 {
                 _ReadBytes:
                 ;     358     int i;
                 ;     359     *bytes_read=0;
0001e7 931a      	ST   -Y,R17
0001e8 930a      	ST   -Y,R16
                 ;	*buffer -> Y+6
                 ;	*bytes_read -> Y+4
                 ;	len -> Y+2
                 ;	i -> R16,R17
0001e9 81ac      	LDD  R26,Y+4
0001ea 81bd      	LDD  R27,Y+4+1
0001eb e0e0      	LDI  R30,LOW(0)
0001ec e0f0      	LDI  R31,HIGH(0)
0001ed 93ed      	ST   X+,R30
0001ee 93fc      	ST   X,R31
                 ;     360     for (i=0; i<len; i++)
0001ef e000
0001f0 e010      	__GETWRN 16,17,0
                 _0x1D:
0001f1 81ea      	LDD  R30,Y+2
0001f2 81fb      	LDD  R31,Y+2+1
0001f3 170e      	CP   R16,R30
0001f4 071f      	CPC  R17,R31
0001f5 f4a4      	BRGE _0x1E
                 ;     361     {
                 ;     362         buffer[i] = getchar();
0001f6 01f8      	MOVW R30,R16
0001f7 81ae      	LDD  R26,Y+6
0001f8 81bf      	LDD  R27,Y+6+1
0001f9 0fea      	ADD  R30,R26
0001fa 1ffb      	ADC  R31,R27
0001fb 93ff      	PUSH R31
0001fc 93ef      	PUSH R30
0001fd df35      	RCALL _getchar
0001fe 91af      	POP  R26
0001ff 91bf      	POP  R27
000200 93ec      	ST   X,R30
                 ;     363         *bytes_read++;
000201 81ac      	LDD  R26,Y+4
000202 81bd      	LDD  R27,Y+4+1
000203 91ed      	LD   R30,X+
000204 91fd      	LD   R31,X+
000205 83ac      	STD  Y+4,R26
000206 83bd      	STD  Y+4+1,R27
                 ;     364     }
000207 5f0f
000208 4f1f      	__ADDWRN 16,17,1
000209 cfe7      	RJMP _0x1D
                 _0x1E:
                 ;     365 }
00020a 8119      	LDD  R17,Y+1
00020b 8108      	LDD  R16,Y+0
00020c 9628      	ADIW R28,8
00020d 9508      	RET
                 ;     366 
                 ;     367 // Global variables here          
                 ;     368     unsigned long SysTicks=0;           //Master timer counter, in units of 0.1ms    
                 
                 	.DSEG
                 _SysTicks:
000230           	.BYTE 0x4
                 ;     369     int i,j;
                 ;     370     long pwmfreq = PWMFREQ;
                 _pwmfreq:
000234           	.BYTE 0x4
                 ;     371     int PWMout1=0;
                 ;     372     int PWMout2=512;
                 ;     373     
                 ;     374 //function prototypes    
                 ;     375 void PWM1setduty(int duty);
                 ;     376 void PWMinit();
                 ;     377 unsigned int read_adc(unsigned char adc_input);
                 ;     378 void PWMinit();
                 ;     379 void PWM1setduty(int duty);
                 ;     380 void PrintAnalogs();
                 ;     381 void PrintDips();
                 ;     382 void PrintD1D2();
                 ;     383 
                 ;     384 void main(void)
                 ;     385 {
                 
                 	.CSEG
                 _main:
                 ;     386 // Declare your local variables here
                 ;     387 #ifdef REV_A_BOARD
                 ;     388     #include <config_revA.c>
                 ;     389 #endif
                 ;     390 #ifdef REV_B_BOARD                                      
                 ;     391     #include <config_revB.c>
                 ;     392 #endif
                 ;     393 #ifdef REV_C_BOARD
                 ;     394     #include <config_revC.c>
                 ;     395 //Hardware configuration for Rev A boards
                 ;     396 
                 ;     397 // Crystal Oscillator division factor: 1
                 ;     398 #pragma optsize-
                 ;     399 CLKPR=0x80;
00020e e8e0      	LDI  R30,LOW(128)
00020f 93e0 0061 	STS  97,R30
                 ;     400 CLKPR=0x00;
000211 e0e0      	LDI  R30,LOW(0)
000212 93e0 0061 	STS  97,R30
                 ;     401 #ifdef _OPTIMIZE_SIZE_
                 ;     402 #pragma optsize+
                 ;     403 #endif
                 ;     404 
                 ;     405 #define OUT 1
                 ;     406 #define PULLUP 1
                 ;     407 #define ALL_INPUTS 0
                 ;     408 
                 ;     409 // Input/Output Ports initialization
                 ;     410 // Port B initialization
                 ;     411 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=Out Func0=In 
                 ;     412 // State7=T State6=T State5=T State4=T State3=T State2=0 State1=0 State0=T 
                 ;     413 #define D2 PINB.0
                 ;     414 #define PWM1_PIN PORTB.1
                 ;     415 #define PWM2_PIN PORTB.2
                 ;     416 PORTB = PULLUP<<0;
000214 e0e1      	LDI  R30,LOW(1)
000215 b9e5      	OUT  0x5,R30
                 ;     417 DDRB =  OUT<<1 | OUT<<2;
000216 e0e6      	LDI  R30,LOW(6)
000217 b9e4      	OUT  0x4,R30
                 ;     418 
                 ;     419 // Port C initialization
                 ;     420 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=Out 
                 ;     421 // State6=T State5=T State4=P State3=T State2=T State1=T State0=T 
                 ;     422 #define OUT1 PORTC.3
                 ;     423 #define DIP1 PINC.4
                 ;     424 #define DIP2 PINC.5
                 ;     425 PORTC = PULLUP<<4 | PULLUP<<5;
000218 e3e0      	LDI  R30,LOW(48)
000219 b9e8      	OUT  0x8,R30
                 ;     426 DDRC = OUT<<3;
00021a e0e8      	LDI  R30,LOW(8)
00021b b9e7      	OUT  0x7,R30
                 ;     427 
                 ;     428 // Port D initialization
                 ;     429 // Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=In Func1=In Func0=In 
                 ;     430 // State7=P State6=T State5=P State4=P State3=0 State2=T State1=T State0=T 
                 ;     431 #define SHUTTERPIN PIND.2
                 ;     432 #define D1 PIND.2
                 ;     433 #define DIP3 PIND.4
                 ;     434 #define DIP4 PIND.5
                 ;     435 #define OUT2 PORTD.6
                 ;     436 #define DIP5 PIND.7
                 ;     437 PORTD = PULLUP << 0 | PULLUP<<4 | PULLUP<<5 | PULLUP<<7;
00021c ebe1      	LDI  R30,LOW(177)
00021d b9eb      	OUT  0xB,R30
                 ;     438 DDRD = OUT<<6;
00021e e4e0      	LDI  R30,LOW(64)
00021f b9ea      	OUT  0xA,R30
                 ;     439 
                 ;     440 // Timer/Counter 0 initialization
                 ;     441 // Clock source: System Clock
                 ;     442 // Clock value: 2500.000 kHz
                 ;     443 // Mode: CTC top=OCR0A
                 ;     444 // OC0A output: Disconnected
                 ;     445 // OC0B output: Disconnected
                 ;     446 TCCR0A=0x02;
000220 e0e2      	LDI  R30,LOW(2)
000221 bde4      	OUT  0x24,R30
                 ;     447 TCCR0B=0x02;
000222 bde5      	OUT  0x25,R30
                 ;     448 TCNT0=0x00;
000223 e0e0      	LDI  R30,LOW(0)
000224 bde6      	OUT  0x26,R30
                 ;     449 OCR0A=0xF9;  //2,500,000 / 0xF9 = 10kHz
000225 efe9      	LDI  R30,LOW(249)
000226 bde7      	OUT  0x27,R30
                 ;     450 OCR0B=0x00;
000227 e0e0      	LDI  R30,LOW(0)
000228 bde8      	OUT  0x28,R30
                 ;     451 
                 ;     452 // Timer/Counter 1 initialization
                 ;     453 // Clock source: System Clock
                 ;     454 // Clock value: 20000.000 kHz
                 ;     455 // Mode: Fast PWM top=ICR1
                 ;     456 // OC1A output: Non-Inv.
                 ;     457 // OC1B output: Non-Inv.
                 ;     458 // Noise Canceler: Off
                 ;     459 // Input Capture on Falling Edge
                 ;     460 // Timer 1 Overflow Interrupt: Off
                 ;     461 // Input Capture Interrupt: Off
                 ;     462 // Compare A Match Interrupt: Off
                 ;     463 // Compare B Match Interrupt: Off
                 ;     464 TCCR1A=0xA2;
000229 eae2      	LDI  R30,LOW(162)
00022a 93e0 0080 	STS  128,R30
                 ;     465 TCCR1B=0x19;
00022c e1e9      	LDI  R30,LOW(25)
00022d 93e0 0081 	STS  129,R30
                 ;     466 TCNT1H=0x00;
00022f e0e0      	LDI  R30,LOW(0)
000230 93e0 0085 	STS  133,R30
                 ;     467 TCNT1L=0x00;
000232 93e0 0084 	STS  132,R30
                 ;     468 ICR1H=0x00;
000234 93e0 0087 	STS  135,R30
                 ;     469 ICR1L=0x00;
000236 93e0 0086 	STS  134,R30
                 ;     470 OCR1AH=0x00;
000238 93e0 0089 	STS  137,R30
                 ;     471 OCR1AL=0x00;
00023a 93e0 0088 	STS  136,R30
                 ;     472 OCR1BH=0x00;
00023c 93e0 008b 	STS  139,R30
                 ;     473 OCR1BL=0x00;
00023e 93e0 008a 	STS  138,R30
                 ;     474 
                 ;     475 // Timer/Counter 2 initialization
                 ;     476 // Clock source: System Clock
                 ;     477 // Clock value: Timer 2 Stopped
                 ;     478 // Mode: Normal top=FFh
                 ;     479 // OC2A output: Disconnected
                 ;     480 // OC2B output: Disconnected
                 ;     481 ASSR=0x00;
000240 93e0 00b6 	STS  182,R30
                 ;     482 TCCR2A=0x00;
000242 93e0 00b0 	STS  176,R30
                 ;     483 TCCR2B=0x00;
000244 93e0 00b1 	STS  177,R30
                 ;     484 TCNT2=0x00;
000246 93e0 00b2 	STS  178,R30
                 ;     485 OCR2A=0x00;
000248 93e0 00b3 	STS  179,R30
                 ;     486 OCR2B=0x00;
00024a 93e0 00b4 	STS  180,R30
                 ;     487 
                 ;     488 // External Interrupt(s) initialization
                 ;     489 // INT0: On
                 ;     490 // INT0 Mode: Any change
                 ;     491 // INT1: Off
                 ;     492 // Interrupt on any change on pins PCINT0-7: Off
                 ;     493 // Interrupt on any change on pins PCINT8-14: Off
                 ;     494 // Interrupt on any change on pins PCINT16-23: Off
                 ;     495 EICRA=0x01;
00024c e0e1      	LDI  R30,LOW(1)
00024d 93e0 0069 	STS  105,R30
                 ;     496 EIMSK=0x01;
00024f bbed      	OUT  0x1D,R30
                 ;     497 EIFR=0x01;
000250 bbec      	OUT  0x1C,R30
                 ;     498 PCICR=0x00;
000251 e0e0      	LDI  R30,LOW(0)
000252 93e0 0068 	STS  104,R30
                 ;     499 
                 ;     500 
                 ;     501 // Timer/Counter 0 Interrupt(s) initialization
                 ;     502 TIMSK0=0x02;
000254 e0e2      	LDI  R30,LOW(2)
000255 93e0 006e 	STS  110,R30
                 ;     503 // Timer/Counter 1 Interrupt(s) initialization
                 ;     504 TIMSK1=0x00;
000257 e0e0      	LDI  R30,LOW(0)
000258 93e0 006f 	STS  111,R30
                 ;     505 // Timer/Counter 2 Interrupt(s) initialization
                 ;     506 TIMSK2=0x00;
00025a 93e0 0070 	STS  112,R30
                 ;     507 
                 ;     508 // USART initialization
                 ;     509 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ;     510 // USART Receiver: On
                 ;     511 // USART Transmitter: On
                 ;     512 // USART0 Mode: Asynchronous
                 ;     513 // USART Baud rate: 19200
                 ;     514 //for 20Mhz:
                 ;     515 UCSR0A=0x00;
00025c 93e0 00c0 	STS  192,R30
                 ;     516 UCSR0B=0x98;
00025e e9e8      	LDI  R30,LOW(152)
00025f 93e0 00c1 	STS  193,R30
                 ;     517 UCSR0C=0x06;
000261 e0e6      	LDI  R30,LOW(6)
000262 93e0 00c2 	STS  194,R30
                 ;     518 UBRR0H=0x00;
000264 e0e0      	LDI  R30,LOW(0)
000265 93e0 00c5 	STS  197,R30
                 ;     519 //UBRR0L=0x40; //19200 baud
                 ;     520 UBRR0L=0x0A; //115200 baud
000267 e0ea      	LDI  R30,LOW(10)
000268 93e0 00c4 	STS  196,R30
                 ;     521 //for 8Mhz:
                 ;     522 //UCSR0A=0x00;
                 ;     523 //UCSR0B=0x98;
                 ;     524 //UCSR0C=0x06;
                 ;     525 //UBRR0H=0x00;
                 ;     526 //UBRR0L=0x19;
                 ;     527 
                 ;     528 // Analog Comparator initialization
                 ;     529 // Analog Comparator: Off
                 ;     530 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     531 ACSR=0x80;
00026a e8e0      	LDI  R30,LOW(128)
00026b bfe0      	OUT  0x30,R30
                 ;     532 ADCSRB=0x00;
00026c e0e0      	LDI  R30,LOW(0)
00026d 93e0 007b 	STS  123,R30
                 ;     533 
                 ;     534 // ADC initialization
                 ;     535 // ADC Clock frequency: 156.250 kHz
                 ;     536 // ADC Voltage Reference: AVCC pin
                 ;     537 // ADC Auto Trigger Source: None
                 ;     538 // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, ADC3: On
                 ;     539 // ADC4: On, ADC5: On
                 ;     540 #define ADC_VREF_TYPE 0x40
                 ;     541 DIDR0=0x00;
00026f 93e0 007e 	STS  126,R30
                 ;     542 ADMUX=ADC_VREF_TYPE;
000271 e4e0      	LDI  R30,LOW(64)
000272 93e0 007c 	STS  124,R30
                 ;     543 ADCSRA=0x87;
000274 e8e7      	LDI  R30,LOW(135)
000275 93e0 007a 	STS  122,R30
                 ;     544 #define ADC_DIMMER 0       //adc channel used to set light brightness
                 ;     545 #define ADC_PHASEDELAY 1   //adc channel used to set phase delay
                 ;     546 //Define analog channels according to analog pin labeling on PCB
                 ;     547 #define ANALOG1 0
                 ;     548 #define ANALOG2 1
                 ;     549 #define ANALOG3 2
                 ;     550 #define ANALOG4 7
                 ;     551 #endif
                 ;     552     i=0;
000277 2455      	CLR  R5
000278 2466      	CLR  R6
                 ;     553     j=0;
000279 2477      	CLR  R7
00027a 2488      	CLR  R8
                 ;     554 
                 ;     555     TCCR1A=0;
00027b e0e0      	LDI  R30,LOW(0)
00027c 93e0 0080 	STS  128,R30
                 ;     556     
                 ;     557 // Global enable interrupts
                 ;     558 #asm("sei")
00027e 9478      	sei
                 ;     559 
                 ;     560 //simulator code 
                 ;     561 #define PULSE_OUT PORTC.4
                 ;     562 DDRC |= OUT<<4;  //make it an output pin
00027f 9a3c      	SBI  0x7,4
                 ;     563 TCCR0A=0;
000280 e0e0      	LDI  R30,LOW(0)
000281 bde4      	OUT  0x24,R30
                 ;     564 TCCR0B=0;
000282 bde5      	OUT  0x25,R30
                 ;     565 TIMSK0=0;
000283 93e0 006e 	STS  110,R30
                 ;     566 
                 ;     567 while (0) {
                 ;     568     PULSE_OUT=low;
                 ;     569     delay_us(5);
                 ;     570     PULSE_OUT=high;
                 ;     571     delay_us(59);
                 ;     572 }
                 ;     573 //end simulator code
                 ;     574 while (1) {
                 _0x24:
                 ;     575     //gamoto client test
                 ;     576 //     setKp(456);
                 ;     577 //     i = getMode();
                 ;     578      OUT1 = low;
000285 9843      	CBI  0x8,3
                 ;     579      OUT2 = high;
000286 9a5e      	SBI  0xB,6
                 ;     580      setmPower(500);
000287 efe4      	LDI  R30,LOW(500)
000288 e0f1      	LDI  R31,HIGH(500)
000289 93fa      	ST   -Y,R31
00028a 93ea      	ST   -Y,R30
00028b deba      	RCALL _setmPower
                 ;     581      OUT1 = high;
00028c 9a43      	SBI  0x8,3
                 ;     582      OUT2 = low;
00028d 985e      	CBI  0xB,6
                 ;     583      setmPower(700);
00028e ebec      	LDI  R30,LOW(700)
00028f e0f2      	LDI  R31,HIGH(700)
000290 93fa      	ST   -Y,R31
000291 93ea      	ST   -Y,R30
000292 deb3      	RCALL _setmPower
                 ;     584 //     delay_ms(500);
                 ;     585 //     i = getMode();
                 ;     586 //     setmPower(500);
                 ;     587 //     setmPower(700);
                 ;     588 //     delay_ms(500);
                 ;     589 }
000293 cff1      	RJMP _0x24
                 ;     590 //board test mode
                 ;     591 while (0) {
                 ;     592     
                 ;     593      //flash SSR LEDs alternately
                 ;     594      delay_ms(500);
                 ;     595      OUT1 = low;
                 ;     596      OUT2 = high;
                 ;     597      PWM1_PIN = low;
                 ;     598      PWM2_PIN = low;
                 ;     599      PrintAnalogs();
                 ;     600      PrintDips();
                 ;     601      PrintD1D2();
                 ;     602      delay_ms(500);
                 ;     603      OUT1 = high;
                 ;     604      OUT2 = low;
                 ;     605      PWM1_PIN = low;
                 ;     606      PWM2_PIN = low;
                 ;     607      PrintAnalogs();
                 ;     608      PrintDips();
                 ;     609      PrintD1D2();
                 ;     610      delay_ms(500);
                 ;     611      PWM1_PIN = high;
                 ;     612      PWM2_PIN = low;
                 ;     613      OUT1 = high;
                 ;     614      OUT2 = high;
                 ;     615      PrintAnalogs();
                 ;     616      PrintDips();
                 ;     617      PrintD1D2();
                 ;     618      delay_ms(500);
                 ;     619      PWM2_PIN = high;     
                 ;     620      PWM1_PIN = low;     
                 ;     621      OUT1 = high;
                 ;     622      OUT2 = high;
                 ;     623      PrintAnalogs();
                 ;     624      PrintDips();
                 ;     625      PrintD1D2();
                 ;     626      }          
                 ;     627 }
                 _0x2A:
000294 cfff      	RJMP _0x2A
                 ;     628 void PrintD1D2(){
                 _PrintD1D2:
                 ;     629     unsigned char d;
                 ;     630     d = (D1 << 1) | D2;
000295 930a      	ST   -Y,R16
                 ;	d -> R16
000296 e0e0      	LDI  R30,0
000297 994a      	SBIC 0x9,2
000298 e0e1      	LDI  R30,1
000299 0fee      	LSL  R30
00029a 2fae      	MOV  R26,R30
00029b e0e0      	LDI  R30,0
00029c 9918      	SBIC 0x3,0
00029d e0e1      	LDI  R30,1
00029e d23a      	RCALL SUBOPT_0x1
                 ;     631     switch (d){
                 ;     632         case 0b11:
00029f 30e3      	CPI  R30,LOW(0x3)
0002a0 f441      	BRNE _0x2E
                 ;     633             printf("D1: Open / D2: Open");
0002a1 e8e0
0002a2 e0f0      	__POINTW1FN _0,0
0002a3 93fa      	ST   -Y,R31
0002a4 93ea      	ST   -Y,R30
0002a5 e080      	LDI  R24,0
0002a6 d20b      	RCALL _printf
0002a7 9622      	ADIW R28,2
                 ;     634             break;
0002a8 c01d      	RJMP _0x2D
                 ;     635         case 0b10:
                 _0x2E:
0002a9 30e2      	CPI  R30,LOW(0x2)
0002aa f441      	BRNE _0x2F
                 ;     636             printf("D1: Open / D2: Shorted");
0002ab e9e4
0002ac e0f0      	__POINTW1FN _0,20
0002ad 93fa      	ST   -Y,R31
0002ae 93ea      	ST   -Y,R30
0002af e080      	LDI  R24,0
0002b0 d201      	RCALL _printf
0002b1 9622      	ADIW R28,2
                 ;     637             break;
0002b2 c013      	RJMP _0x2D
                 ;     638         case 0b01:
                 _0x2F:
0002b3 30e1      	CPI  R30,LOW(0x1)
0002b4 f441      	BRNE _0x30
                 ;     639             printf("D1: Shorted / D2: Open");
0002b5 eaeb
0002b6 e0f0      	__POINTW1FN _0,43
0002b7 93fa      	ST   -Y,R31
0002b8 93ea      	ST   -Y,R30
0002b9 e080      	LDI  R24,0
0002ba d1f7      	RCALL _printf
0002bb 9622      	ADIW R28,2
                 ;     640             break;
0002bc c009      	RJMP _0x2D
                 ;     641         case 0b00:
                 _0x30:
0002bd 30e0      	CPI  R30,0
0002be f439      	BRNE _0x32
                 ;     642             printf("D1: Shorted / D2: Shorted");
0002bf ece2
0002c0 e0f0      	__POINTW1FN _0,66
0002c1 93fa      	ST   -Y,R31
0002c2 93ea      	ST   -Y,R30
0002c3 e080      	LDI  R24,0
0002c4 d1ed      	RCALL _printf
0002c5 9622      	ADIW R28,2
                 ;     643             break;
                 ;     644         default:
                 _0x32:
                 ;     645     }
                 _0x2D:
                 ;     646     printf("\n\r");
0002c6 edec
0002c7 e0f0      	__POINTW1FN _0,92
0002c8 93fa      	ST   -Y,R31
0002c9 93ea      	ST   -Y,R30
0002ca e080      	LDI  R24,0
0002cb d1e6      	RCALL _printf
0002cc 9622      	ADIW R28,2
                 ;     647 }
0002cd c05b      	RJMP _0xA4
                 ;     648 void PrintDips(){
                 _PrintDips:
                 ;     649     unsigned char dips;
                 ;     650     dips = DIP1<<4 | DIP2<<3 | DIP3<<2 | DIP4<<1 | DIP5;
0002ce 930a      	ST   -Y,R16
                 ;	dips -> R16
0002cf e0e0      	LDI  R30,0
0002d0 9934      	SBIC 0x6,4
0002d1 e0e1      	LDI  R30,1
0002d2 95e2      	SWAP R30
0002d3 7fe0      	ANDI R30,0xF0
0002d4 2fae      	MOV  R26,R30
0002d5 e0e0      	LDI  R30,0
0002d6 9935      	SBIC 0x6,5
0002d7 e0e1      	LDI  R30,1
0002d8 0fee      	LSL  R30
0002d9 0fee      	LSL  R30
0002da 0fee      	LSL  R30
0002db 2bea      	OR   R30,R26
0002dc 2fae      	MOV  R26,R30
0002dd e0e0      	LDI  R30,0
0002de 994c      	SBIC 0x9,4
0002df e0e1      	LDI  R30,1
0002e0 0fee      	LSL  R30
0002e1 0fee      	LSL  R30
0002e2 2bea      	OR   R30,R26
0002e3 2fae      	MOV  R26,R30
0002e4 e0e0      	LDI  R30,0
0002e5 994d      	SBIC 0x9,5
0002e6 e0e1      	LDI  R30,1
0002e7 0fee      	LSL  R30
0002e8 2bea      	OR   R30,R26
0002e9 2fae      	MOV  R26,R30
0002ea e0e0      	LDI  R30,0
0002eb 994f      	SBIC 0x9,7
0002ec e0e1      	LDI  R30,1
0002ed d1eb      	RCALL SUBOPT_0x1
                 ;     651     dips = ~dips & 0b00011111; 
0002ee 95e0      	COM  R30
0002ef 71ef      	ANDI R30,LOW(0x1F)
0002f0 2f0e      	MOV  R16,R30
                 ;     652     switch (dips){
0002f1 2fe0      	MOV  R30,R16
                 ;     653         case 0b00000 : 
0002f2 30e0      	CPI  R30,0
0002f3 f431      	BRNE _0x36
                 ;     654             printf("DIPSWITCHES: 00000  ");
0002f4 edef
0002f5 e0f0      	__POINTW1FN _0,95
0002f6 93fa      	ST   -Y,R31
0002f7 93ea      	ST   -Y,R30
0002f8 e080      	LDI  R24,0
0002f9 c02d      	RJMP _0xA6
                 ;     655             break;
                 ;     656         case 0b10000 :
                 _0x36:
0002fa 31e0      	CPI  R30,LOW(0x10)
0002fb f431      	BRNE _0x37
                 ;     657             printf("DIPSWITCHES: 10000  ");
0002fc efe4
0002fd e0f0      	__POINTW1FN _0,116
0002fe 93fa      	ST   -Y,R31
0002ff 93ea      	ST   -Y,R30
000300 e080      	LDI  R24,0
000301 c025      	RJMP _0xA6
                 ;     658             break;
                 ;     659         case 0b01000 :
                 _0x37:
000302 30e8      	CPI  R30,LOW(0x8)
000303 f431      	BRNE _0x38
                 ;     660             printf("DIPSWITCHES: 01000  ");
000304 e0e9
000305 e0f1      	__POINTW1FN _0,137
000306 93fa      	ST   -Y,R31
000307 93ea      	ST   -Y,R30
000308 e080      	LDI  R24,0
000309 c01d      	RJMP _0xA6
                 ;     661             break;
                 ;     662         case 0b00100 :
                 _0x38:
00030a 30e4      	CPI  R30,LOW(0x4)
00030b f431      	BRNE _0x39
                 ;     663             printf("DIPSWITCHES: 00100  ");
00030c e1ee
00030d e0f1      	__POINTW1FN _0,158
00030e 93fa      	ST   -Y,R31
00030f 93ea      	ST   -Y,R30
000310 e080      	LDI  R24,0
000311 c015      	RJMP _0xA6
                 ;     664             break;
                 ;     665         case 0b00010 :
                 _0x39:
000312 30e2      	CPI  R30,LOW(0x2)
000313 f431      	BRNE _0x3A
                 ;     666             printf("DIPSWITCHES: 00010  ");
000314 e3e3
000315 e0f1      	__POINTW1FN _0,179
000316 93fa      	ST   -Y,R31
000317 93ea      	ST   -Y,R30
000318 e080      	LDI  R24,0
000319 c00d      	RJMP _0xA6
                 ;     667             break;
                 ;     668         case 0b00001 :
                 _0x3A:
00031a 30e1      	CPI  R30,LOW(0x1)
00031b f431      	BRNE _0x3C
                 ;     669             printf("DIPSWITCHES: 00001  ");
00031c e4e8
00031d e0f1      	__POINTW1FN _0,200
00031e 93fa      	ST   -Y,R31
00031f 93ea      	ST   -Y,R30
000320 e080      	LDI  R24,0
000321 c005      	RJMP _0xA6
                 ;     670             break;
                 ;     671         default :
                 _0x3C:
                 ;     672             printf("DIPSWITCHES: INVALID  ");
000322 e5ed
000323 e0f1      	__POINTW1FN _0,221
000324 93fa      	ST   -Y,R31
000325 93ea      	ST   -Y,R30
000326 e080      	LDI  R24,0
                 _0xA6:
000327 d18a      	RCALL _printf
000328 9622      	ADIW R28,2
                 ;     673     }
                 ;     674 }
                 _0xA4:
000329 9109      	LD   R16,Y+
00032a 9508      	RET
                 ;     675 
                 ;     676 void PrintAnalogs(){
                 _PrintAnalogs:
                 ;     677      //show analog readouts through serial port
                 ;     678      printf("AN1/AN2/AN3/AN4: %d/%d/%d/%d   ",read_adc(ANALOG1),read_adc(ANALOG2),read_adc(ANALOG3),read_adc(ANALOG4));
00032b e7e4
00032c e0f1      	__POINTW1FN _0,244
00032d 93fa      	ST   -Y,R31
00032e 93ea      	ST   -Y,R30
00032f e0e0      	LDI  R30,LOW(0)
000330 d1ac      	RCALL SUBOPT_0x2
000331 e0e1      	LDI  R30,LOW(1)
000332 d1aa      	RCALL SUBOPT_0x2
000333 e0e2      	LDI  R30,LOW(2)
000334 d1a8      	RCALL SUBOPT_0x2
000335 e0e7      	LDI  R30,LOW(7)
000336 d1a6      	RCALL SUBOPT_0x2
000337 e180      	LDI  R24,16
000338 d179      	RCALL _printf
000339 9662      	ADIW R28,18
                 ;     679      }
00033a 9508      	RET
                 ;     680 
                 ;     681 // External Interrupt 0 service routine
                 ;     682 interrupt [EXT_INT0] void ext_int0_isr(void) 
                 ;     683 {
                 _ext_int0_isr:
                 ;     684 
                 ;     685 }
00033b 9518      	RETI
                 ;     686 
                 ;     687 // Timer 0 output compare A interrupt service routine
                 ;     688 interrupt [TIM0_COMPA] void timer0_compa_isr(void)
                 ;     689 {
                 _timer0_compa_isr:
00033c 936a      	ST   -Y,R22
00033d 937a      	ST   -Y,R23
00033e 93ea      	ST   -Y,R30
00033f 93fa      	ST   -Y,R31
000340 b7ef      	IN   R30,SREG
000341 93ea      	ST   -Y,R30
                 ;     690     SysTicks++;
000342 91e0 0230 	LDS  R30,_SysTicks
000344 91f0 0231 	LDS  R31,_SysTicks+1
000346 9160 0232 	LDS  R22,_SysTicks+2
000348 9170 0233 	LDS  R23,_SysTicks+3
00034a 5fef
00034b 4fff
00034c 4f6f
00034d 4f7f      	__SUBD1N -1
00034e 93e0 0230 	STS  _SysTicks,R30
000350 93f0 0231 	STS  _SysTicks+1,R31
000352 9360 0232 	STS  _SysTicks+2,R22
000354 9370 0233 	STS  _SysTicks+3,R23
                 ;     691 }
000356 91e9      	LD   R30,Y+
000357 bfef      	OUT  SREG,R30
000358 91f9      	LD   R31,Y+
000359 91e9      	LD   R30,Y+
00035a 9179      	LD   R23,Y+
00035b 9169      	LD   R22,Y+
00035c 9518      	RETI
                 ;     692 
                 ;     693 // Read the AD conversion result
                 ;     694 unsigned int read_adc(unsigned char adc_input)
                 ;     695 {
                 _read_adc:
                 ;     696     ADMUX=adc_input|ADC_VREF_TYPE;
00035d 81e8      	LD   R30,Y
00035e 64e0      	ORI  R30,0x40
00035f 93e0 007c 	STS  124,R30
                 ;     697     // Start the AD conversion
                 ;     698     ADCSRA|=0x40;
000361 91e0 007a 	LDS  R30,122
000363 64e0      	ORI  R30,0x40
000364 93e0 007a 	STS  122,R30
                 ;     699     // Wait for the AD conversion to complete
                 ;     700     while ((ADCSRA & 0x10)==0);
                 _0x3D:
000366 91e0 007a 	LDS  R30,122
000368 71e0      	ANDI R30,LOW(0x10)
000369 f3e1      	BREQ _0x3D
                 ;     701     ADCSRA|=0x10;
00036a 91e0 007a 	LDS  R30,122
00036c 61e0      	ORI  R30,0x10
00036d 93e0 007a 	STS  122,R30
                 ;     702     return ADCW;
00036f 91e0 0078 	LDS  R30,120
000371 91f0 0079 	LDS  R31,120+1
000373 c007      	RJMP _0xA3
                 ;     703 }
                 ;     704 
                 ;     705 void PWMinit()
                 ;     706 {
                 ;     707     //Initialize hardware PWM
                 ;     708     int period;
                 ;     709     period = TMR1FREQ/pwmfreq-1;
                 ;	period -> R16,R17
                 ;     710     intsoff
                 ;     711     //set PWM base frequency
                 ;     712     ICR1H = period>>8;  
                 ;     713     ICR1L = period % 256;
                 ;     714     //set duty to 50%
                 ;     715     OCR1AH = (period/2)>>8;  //0x03
                 ;     716     OCR1AL = (period/2) % 256;   //0xE7
                 ;     717     intson
                 ;     718 }
                 ;     719 void PWM1setduty(int duty)
                 ;     720 {
                 ;     721     //set PWM duty cycle, from 0 to PWMRESOLUTION
                 ;     722     long period;
                 ;     723     if (duty>PWMRESOLUTION) duty=PWMRESOLUTION;
                 ;	duty -> Y+4
                 ;	period -> Y+0
                 ;     724     if (duty<0) duty = 0;
                 ;     725     period = TMR1FREQ/pwmfreq-1;
                 ;     726     period = (duty*period)/PWMRESOLUTION;
                 ;     727     intsoff
                 ;     728     OCR1AH = period>>8; 
                 ;     729     OCR1AL = period % 256;  
                 ;     730     intson
                 ;     731 }  
                 
                 _putchar:
                 _0x42:
000374 91e0 00c0 	LDS  R30,192
000376 72e0      	ANDI R30,LOW(0x20)
000377 f3e1      	BREQ _0x42
000378 81e8      	LD   R30,Y
000379 93e0 00c6 	STS  198,R30
                 _0xA3:
00037b 9621      	ADIW R28,1
00037c 9508      	RET
                 __put_G2:
00037d 81a8      	LD   R26,Y
00037e 81b9      	LDD  R27,Y+1
00037f 940e 0552 	CALL __GETW1P
000381 9730      	SBIW R30,0
000382 f049      	BREQ _0x45
000383 940e 0552 	CALL __GETW1P
000385 9631      	ADIW R30,1
000386 93ed      	ST   X+,R30
000387 93fc      	ST   X,R31
000388 9731      	SBIW R30,1
000389 81aa      	LDD  R26,Y+2
00038a 83a0      	STD  Z+0,R26
00038b c003      	RJMP _0x46
                 _0x45:
00038c 81ea      	LDD  R30,Y+2
00038d 93ea      	ST   -Y,R30
00038e dfe5      	RCALL _putchar
                 _0x46:
00038f 9623      	ADIW R28,3
000390 9508      	RET
                 __print_G2:
000391 9726      	SBIW R28,6
000392 940e 055f 	CALL __SAVELOCR6
000394 e000      	LDI  R16,0
                 _0x47:
000395 89e8      	LDD  R30,Y+16
000396 89f9      	LDD  R31,Y+16+1
000397 9631      	ADIW R30,1
000398 8be8      	STD  Y+16,R30
000399 8bf9      	STD  Y+16+1,R31
00039a 9731      	SBIW R30,1
00039b 91e4      	LPM  R30,Z
00039c 2f3e      	MOV  R19,R30
00039d 30e0      	CPI  R30,0
00039e f411      	BRNE PC+3
00039f 940c 04ae 	JMP _0x49
0003a1 2fe0      	MOV  R30,R16
0003a2 30e0      	CPI  R30,0
0003a3 f431      	BRNE _0x4D
0003a4 3235      	CPI  R19,37
0003a5 f411      	BRNE _0x4E
0003a6 e001      	LDI  R16,LOW(1)
0003a7 c001      	RJMP _0x4F
                 _0x4E:
0003a8 d13b      	RCALL SUBOPT_0x3
                 _0x4F:
0003a9 c103      	RJMP _0x4C
                 _0x4D:
0003aa 30e1      	CPI  R30,LOW(0x1)
0003ab f4a9      	BRNE _0x50
0003ac 3235      	CPI  R19,37
0003ad f419      	BRNE _0x51
0003ae d135      	RCALL SUBOPT_0x3
0003af e000      	LDI  R16,LOW(0)
0003b0 c0fc      	RJMP _0x4C
                 _0x51:
0003b1 e002      	LDI  R16,LOW(2)
0003b2 e050      	LDI  R21,LOW(0)
0003b3 e010      	LDI  R17,LOW(0)
0003b4 323d      	CPI  R19,45
0003b5 f411      	BRNE _0x52
0003b6 e011      	LDI  R17,LOW(1)
0003b7 c0f5      	RJMP _0x4C
                 _0x52:
0003b8 323b      	CPI  R19,43
0003b9 f411      	BRNE _0x53
0003ba e25b      	LDI  R21,LOW(43)
0003bb c0f1      	RJMP _0x4C
                 _0x53:
0003bc 3230      	CPI  R19,32
0003bd f411      	BRNE _0x54
0003be e250      	LDI  R21,LOW(32)
0003bf c0ed      	RJMP _0x4C
                 _0x54:
0003c0 c002      	RJMP _0x55
                 _0x50:
0003c1 30e2      	CPI  R30,LOW(0x2)
0003c2 f439      	BRNE _0x56
                 _0x55:
0003c3 e040      	LDI  R20,LOW(0)
0003c4 e003      	LDI  R16,LOW(3)
0003c5 3330      	CPI  R19,48
0003c6 f411      	BRNE _0x57
0003c7 6810      	ORI  R17,LOW(128)
0003c8 c0e4      	RJMP _0x4C
                 _0x57:
0003c9 c004      	RJMP _0x58
                 _0x56:
0003ca 30e3      	CPI  R30,LOW(0x3)
0003cb f011      	BREQ PC+3
0003cc 940c 04ad 	JMP _0x4C
                 _0x58:
0003ce 3330      	CPI  R19,48
0003cf f010      	BRLO _0x5B
0003d0 333a      	CPI  R19,58
0003d1 f008      	BRLO _0x5C
                 _0x5B:
0003d2 c009      	RJMP _0x5A
                 _0x5C:
0003d3 2fa4      	MOV  R26,R20
0003d4 e0ea      	LDI  R30,LOW(10)
0003d5 9fea      	MUL  R30,R26
0003d6 2de0      	MOV  R30,R0
0003d7 2f4e      	MOV  R20,R30
0003d8 2fe3      	MOV  R30,R19
0003d9 53e0      	SUBI R30,LOW(48)
0003da 0f4e      	ADD  R20,R30
0003db c0d1      	RJMP _0x4C
                 _0x5A:
0003dc 2fe3      	MOV  R30,R19
0003dd 36e3      	CPI  R30,LOW(0x63)
0003de f421      	BRNE _0x60
0003df d10a      	RCALL SUBOPT_0x4
0003e0 91ec      	LD   R30,X
0003e1 d10f      	RCALL SUBOPT_0x5
0003e2 c0c9      	RJMP _0x61
                 _0x60:
0003e3 37e3      	CPI  R30,LOW(0x73)
0003e4 f431      	BRNE _0x63
0003e5 d104      	RCALL SUBOPT_0x4
0003e6 d110      	RCALL SUBOPT_0x6
0003e7 940e 0503 	CALL _strlen
0003e9 2f0e      	MOV  R16,R30
0003ea c008      	RJMP _0x64
                 _0x63:
0003eb 37e0      	CPI  R30,LOW(0x70)
0003ec f451      	BRNE _0x66
0003ed d0fc      	RCALL SUBOPT_0x4
0003ee d108      	RCALL SUBOPT_0x6
0003ef 940e 050d 	CALL _strlenf
0003f1 2f0e      	MOV  R16,R30
0003f2 6018      	ORI  R17,LOW(8)
                 _0x64:
0003f3 6012      	ORI  R17,LOW(2)
0003f4 771f      	ANDI R17,LOW(127)
0003f5 e020      	LDI  R18,LOW(0)
0003f6 c036      	RJMP _0x67
                 _0x66:
0003f7 36e4      	CPI  R30,LOW(0x64)
0003f8 f011      	BREQ _0x6A
0003f9 36e9      	CPI  R30,LOW(0x69)
0003fa f411      	BRNE _0x6B
                 _0x6A:
0003fb 6014      	ORI  R17,LOW(4)
0003fc c002      	RJMP _0x6C
                 _0x6B:
0003fd 37e5      	CPI  R30,LOW(0x75)
0003fe f431      	BRNE _0x6D
                 _0x6C:
0003ff e6ee      	LDI  R30,LOW(_tbl10_G2*2)
000400 e0f0      	LDI  R31,HIGH(_tbl10_G2*2)
000401 83ee      	STD  Y+6,R30
000402 83ff      	STD  Y+6+1,R31
000403 e005      	LDI  R16,LOW(5)
000404 c00d      	RJMP _0x6E
                 _0x6D:
000405 35e8      	CPI  R30,LOW(0x58)
000406 f411      	BRNE _0x70
000407 6018      	ORI  R17,LOW(8)
000408 c004      	RJMP _0x71
                 _0x70:
000409 37e8      	CPI  R30,LOW(0x78)
00040a f011      	BREQ PC+3
00040b 940c 04ac 	JMP _0xA2
                 _0x71:
00040d e7e8      	LDI  R30,LOW(_tbl16_G2*2)
00040e e0f0      	LDI  R31,HIGH(_tbl16_G2*2)
00040f 83ee      	STD  Y+6,R30
000410 83ff      	STD  Y+6+1,R31
000411 e004      	LDI  R16,LOW(4)
                 _0x6E:
000412 ff12      	SBRS R17,2
000413 c014      	RJMP _0x73
000414 d0d5      	RCALL SUBOPT_0x4
000415 940e 0552 	CALL __GETW1P
000417 87ea      	STD  Y+10,R30
000418 87fb      	STD  Y+10+1,R31
000419 85aa      	LDD  R26,Y+10
00041a 85bb      	LDD  R27,Y+10+1
00041b 9710      	SBIW R26,0
00041c f42c      	BRGE _0x74
00041d 940e 0528 	CALL __ANEGW1
00041f 87ea      	STD  Y+10,R30
000420 87fb      	STD  Y+10+1,R31
000421 e25d      	LDI  R21,LOW(45)
                 _0x74:
000422 3050      	CPI  R21,0
000423 f011      	BREQ _0x75
000424 5f0f      	SUBI R16,-LOW(1)
000425 c001      	RJMP _0x76
                 _0x75:
000426 7f1b      	ANDI R17,LOW(251)
                 _0x76:
000427 c005      	RJMP _0x77
                 _0x73:
000428 d0c1      	RCALL SUBOPT_0x4
000429 940e 0552 	CALL __GETW1P
00042b 87ea      	STD  Y+10,R30
00042c 87fb      	STD  Y+10+1,R31
                 _0x77:
                 _0x67:
00042d fd10      	SBRC R17,0
00042e c010      	RJMP _0x78
                 _0x79:
00042f 1704      	CP   R16,R20
000430 f470      	BRSH _0x7B
000431 ff17      	SBRS R17,7
000432 c008      	RJMP _0x7C
000433 ff12      	SBRS R17,2
000434 c004      	RJMP _0x7D
000435 7f1b      	ANDI R17,LOW(251)
000436 2f35      	MOV  R19,R21
000437 5001      	SUBI R16,LOW(1)
000438 c001      	RJMP _0x7E
                 _0x7D:
000439 e330      	LDI  R19,LOW(48)
                 _0x7E:
00043a c001      	RJMP _0x7F
                 _0x7C:
00043b e230      	LDI  R19,LOW(32)
                 _0x7F:
00043c d0a7      	RCALL SUBOPT_0x3
00043d 5041      	SUBI R20,LOW(1)
00043e cff0      	RJMP _0x79
                 _0x7B:
                 _0x78:
00043f 2f20      	MOV  R18,R16
000440 ff11      	SBRS R17,1
000441 c019      	RJMP _0x80
                 _0x81:
000442 3020      	CPI  R18,0
000443 f0b1      	BREQ _0x83
000444 ff13      	SBRS R17,3
000445 c008      	RJMP _0x84
000446 81ee      	LDD  R30,Y+6
000447 81ff      	LDD  R31,Y+6+1
000448 9631      	ADIW R30,1
000449 83ee      	STD  Y+6,R30
00044a 83ff      	STD  Y+6+1,R31
00044b 9731      	SBIW R30,1
00044c 91e4      	LPM  R30,Z
00044d c005      	RJMP _0xA7
                 _0x84:
00044e 81ae      	LDD  R26,Y+6
00044f 81bf      	LDD  R27,Y+6+1
000450 91ed      	LD   R30,X+
000451 83ae      	STD  Y+6,R26
000452 83bf      	STD  Y+6+1,R27
                 _0xA7:
000453 93ea      	ST   -Y,R30
000454 d0a9      	RCALL SUBOPT_0x7
000455 3040      	CPI  R20,0
000456 f009      	BREQ _0x86
000457 5041      	SUBI R20,LOW(1)
                 _0x86:
000458 5021      	SUBI R18,LOW(1)
000459 cfe8      	RJMP _0x81
                 _0x83:
00045a c049      	RJMP _0x87
                 _0x80:
                 _0x89:
00045b e330      	LDI  R19,LOW(48)
00045c 81ee      	LDD  R30,Y+6
00045d 81ff      	LDD  R31,Y+6+1
00045e 9632      	ADIW R30,2
00045f 83ee      	STD  Y+6,R30
000460 83ff      	STD  Y+6+1,R31
000461 9732      	SBIW R30,2
000462 940e 0556 	CALL __GETW1PF
000464 87e8      	STD  Y+8,R30
000465 87f9      	STD  Y+8+1,R31
                 _0x8B:
000466 85e8      	LDD  R30,Y+8
000467 85f9      	LDD  R31,Y+8+1
000468 85aa      	LDD  R26,Y+10
000469 85bb      	LDD  R27,Y+10+1
00046a 17ae      	CP   R26,R30
00046b 07bf      	CPC  R27,R31
00046c f050      	BRLO _0x8D
00046d 5f3f      	SUBI R19,-LOW(1)
00046e 85a8      	LDD  R26,Y+8
00046f 85b9      	LDD  R27,Y+8+1
000470 85ea      	LDD  R30,Y+10
000471 85fb      	LDD  R31,Y+10+1
000472 1bea      	SUB  R30,R26
000473 0bfb      	SBC  R31,R27
000474 87ea      	STD  Y+10,R30
000475 87fb      	STD  Y+10+1,R31
000476 cfef      	RJMP _0x8B
                 _0x8D:
000477 333a      	CPI  R19,58
000478 f028      	BRLO _0x8E
000479 ff13      	SBRS R17,3
00047a c002      	RJMP _0x8F
00047b 5f39      	SUBI R19,-LOW(7)
00047c c001      	RJMP _0x90
                 _0x8F:
00047d 5d39      	SUBI R19,-LOW(39)
                 _0x90:
                 _0x8E:
00047e fd14      	SBRC R17,4
00047f c01a      	RJMP _0x92
000480 3331      	CPI  R19,49
000481 f420      	BRSH _0x94
000482 85a8      	LDD  R26,Y+8
000483 85b9      	LDD  R27,Y+8+1
000484 9711      	SBIW R26,1
000485 f411      	BRNE _0x93
                 _0x94:
000486 6110      	ORI  R17,LOW(16)
000487 c00a      	RJMP _0x96
                 _0x93:
000488 1742      	CP   R20,R18
000489 f010      	BRLO _0x98
00048a ff10      	SBRS R17,0
00048b c001      	RJMP _0x99
                 _0x98:
00048c c011      	RJMP _0x97
                 _0x99:
00048d e230      	LDI  R19,LOW(32)
00048e ff17      	SBRS R17,7
00048f c00a      	RJMP _0x9A
000490 e330      	LDI  R19,LOW(48)
000491 6110      	ORI  R17,LOW(16)
                 _0x96:
000492 ff12      	SBRS R17,2
000493 c006      	RJMP _0x9B
000494 7f1b      	ANDI R17,LOW(251)
000495 935a      	ST   -Y,R21
000496 d067      	RCALL SUBOPT_0x7
000497 3040      	CPI  R20,0
000498 f009      	BREQ _0x9C
000499 5041      	SUBI R20,LOW(1)
                 _0x9C:
                 _0x9B:
                 _0x9A:
                 _0x92:
00049a d049      	RCALL SUBOPT_0x3
00049b 3040      	CPI  R20,0
00049c f009      	BREQ _0x9D
00049d 5041      	SUBI R20,LOW(1)
                 _0x9D:
                 _0x97:
00049e 5021      	SUBI R18,LOW(1)
00049f 85a8      	LDD  R26,Y+8
0004a0 85b9      	LDD  R27,Y+8+1
0004a1 9712      	SBIW R26,2
0004a2 f008      	BRLO _0x8A
0004a3 cfb7      	RJMP _0x89
                 _0x8A:
                 _0x87:
0004a4 ff10      	SBRS R17,0
0004a5 c006      	RJMP _0x9E
                 _0x9F:
0004a6 3040      	CPI  R20,0
0004a7 f021      	BREQ _0xA1
0004a8 5041      	SUBI R20,LOW(1)
0004a9 e2e0      	LDI  R30,LOW(32)
0004aa d046      	RCALL SUBOPT_0x5
0004ab cffa      	RJMP _0x9F
                 _0xA1:
                 _0x9E:
                 _0xA2:
                 _0x61:
0004ac e000      	LDI  R16,LOW(0)
                 _0x4C:
0004ad cee7      	RJMP _0x47
                 _0x49:
0004ae 940e 0566 	CALL __LOADLOCR6
0004b0 9662      	ADIW R28,18
0004b1 9508      	RET
                 _printf:
0004b2 92ff      	PUSH R15
0004b3 2ef8      	MOV  R15,R24
0004b4 9722      	SBIW R28,2
0004b5 931a      	ST   -Y,R17
0004b6 930a      	ST   -Y,R16
0004b7 01de      	MOVW R26,R28
0004b8 940e 0524 	CALL __ADDW2R15
0004ba 018d      	MOVW R16,R26
0004bb e0e0      	LDI  R30,0
0004bc 83ea      	STD  Y+2,R30
0004bd 83eb      	STD  Y+2+1,R30
0004be 01de      	MOVW R26,R28
0004bf 9614      	ADIW R26,4
0004c0 940e 0524 	CALL __ADDW2R15
0004c2 940e 0552 	CALL __GETW1P
0004c4 93fa      	ST   -Y,R31
0004c5 93ea      	ST   -Y,R30
0004c6 931a      	ST   -Y,R17
0004c7 930a      	ST   -Y,R16
0004c8 01fe      	MOVW R30,R28
0004c9 9636      	ADIW R30,6
0004ca 93fa      	ST   -Y,R31
0004cb 93ea      	ST   -Y,R30
0004cc dec4      	RCALL __print_G2
0004cd 8119      	LDD  R17,Y+1
0004ce 8108      	LDD  R16,Y+0
0004cf 9624      	ADIW R28,4
0004d0 90ff      	POP  R15
0004d1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x0:
0004d2 e0e8      	LDI  R30,LOW(_wBuffer)
0004d3 e0f2      	LDI  R31,HIGH(_wBuffer)
0004d4 93fa      	ST   -Y,R31
0004d5 93ea      	ST   -Y,R30
0004d6 85e8      	LDD  R30,Y+8
0004d7 85f9      	LDD  R31,Y+8+1
0004d8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x1:
0004d9 2bea      	OR   R30,R26
0004da 2f0e      	MOV  R16,R30
0004db 2fe0      	MOV  R30,R16
0004dc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES
                 SUBOPT_0x2:
0004dd 93ea      	ST   -Y,R30
0004de de7e      	RCALL _read_adc
0004df 2766      	CLR  R22
0004e0 2777      	CLR  R23
0004e1 940e 055a 	CALL __PUTPARD1
0004e3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES
                 SUBOPT_0x3:
0004e4 933a      	ST   -Y,R19
0004e5 85ed      	LDD  R30,Y+13
0004e6 85fe      	LDD  R31,Y+13+1
0004e7 93fa      	ST   -Y,R31
0004e8 93ea      	ST   -Y,R30
0004e9 ce93      	RJMP __put_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES
                 SUBOPT_0x4:
0004ea 85ae      	LDD  R26,Y+14
0004eb 85bf      	LDD  R27,Y+14+1
0004ec 9714      	SBIW R26,4
0004ed 87ae      	STD  Y+14,R26
0004ee 87bf      	STD  Y+14+1,R27
0004ef 9614      	ADIW R26,4
0004f0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x5:
0004f1 93ea      	ST   -Y,R30
0004f2 85ed      	LDD  R30,Y+13
0004f3 85fe      	LDD  R31,Y+13+1
0004f4 93fa      	ST   -Y,R31
0004f5 93ea      	ST   -Y,R30
0004f6 ce86      	RJMP __put_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x6:
0004f7 940e 0552 	CALL __GETW1P
0004f9 83ee      	STD  Y+6,R30
0004fa 83ff      	STD  Y+6+1,R31
0004fb 93fa      	ST   -Y,R31
0004fc 93ea      	ST   -Y,R30
0004fd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x7:
0004fe 85ed      	LDD  R30,Y+13
0004ff 85fe      	LDD  R31,Y+13+1
000500 93fa      	ST   -Y,R31
000501 93ea      	ST   -Y,R30
000502 ce7a      	RJMP __put_G2
                 
                 _strlen:
000503 91a9      	ld   r26,y+
000504 91b9      	ld   r27,y+
000505 27ee      	clr  r30
000506 27ff      	clr  r31
                 __strlen0:
000507 916d      	ld   r22,x+
000508 2366      	tst  r22
000509 f011      	breq __strlen1
00050a 9631      	adiw r30,1
00050b cffb      	rjmp __strlen0
                 __strlen1:
00050c 9508      	ret
                 
                 _strlenf:
00050d 27aa      	clr  r26
00050e 27bb      	clr  r27
00050f 91e9      	ld   r30,y+
000510 91f9      	ld   r31,y+
                 __strlenf0:
000511 9005      	lpm  r0,z+
000512 2000      	tst  r0
000513 f011      	breq __strlenf1
000514 9611      	adiw r26,1
000515 cffb      	rjmp __strlenf0
                 __strlenf1:
000516 01fd      	movw r30,r26
000517 9508      	ret
                 
                 _delay_ms:
000518 91e9      	ld   r30,y+
000519 91f9      	ld   r31,y+
00051a 9630      	adiw r30,0
00051b f039      	breq __delay_ms1
                 __delay_ms0:
00051c e888
00051d e193
00051e 9701
00051f f7f1      	__DELAY_USW 0x1388
000520 95a8      	wdr
000521 9731      	sbiw r30,1
000522 f7c9      	brne __delay_ms0
                 __delay_ms1:
000523 9508      	ret
                 
                 __ADDW2R15:
000524 2400      	CLR  R0
000525 0daf      	ADD  R26,R15
000526 1db0      	ADC  R27,R0
000527 9508      	RET
                 
                 __ANEGW1:
000528 95e0      	COM  R30
000529 95f0      	COM  R31
00052a 9631      	ADIW R30,1
00052b 9508      	RET
                 
                 __ASRW8:
00052c 2fef      	MOV  R30,R31
00052d 27ff      	CLR  R31
00052e fde7      	SBRC R30,7
00052f efff      	SER  R31
000530 9508      	RET
                 
                 __DIVW21U:
000531 2400      	CLR  R0
000532 2411      	CLR  R1
000533 e190      	LDI  R25,16
                 __DIVW21U1:
000534 0faa      	LSL  R26
000535 1fbb      	ROL  R27
000536 1c00      	ROL  R0
000537 1c11      	ROL  R1
000538 1a0e      	SUB  R0,R30
000539 0a1f      	SBC  R1,R31
00053a f418      	BRCC __DIVW21U2
00053b 0e0e      	ADD  R0,R30
00053c 1e1f      	ADC  R1,R31
00053d c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00053e 60a1      	SBR  R26,1
                 __DIVW21U3:
00053f 959a      	DEC  R25
000540 f799      	BRNE __DIVW21U1
000541 01fd      	MOVW R30,R26
000542 01d0      	MOVW R26,R0
000543 9508      	RET
                 
                 __MODW21:
000544 94e8      	CLT
000545 ffb7      	SBRS R27,7
000546 c004      	RJMP __MODW211
000547 95a0      	COM  R26
000548 95b0      	COM  R27
000549 9611      	ADIW R26,1
00054a 9468      	SET
                 __MODW211:
00054b fdf7      	SBRC R31,7
00054c dfdb      	RCALL __ANEGW1
00054d dfe3      	RCALL __DIVW21U
00054e 01fd      	MOVW R30,R26
00054f f40e      	BRTC __MODW212
000550 dfd7      	RCALL __ANEGW1
                 __MODW212:
000551 9508      	RET
                 
                 __GETW1P:
000552 91ed      	LD   R30,X+
000553 91fc      	LD   R31,X
000554 9711      	SBIW R26,1
000555 9508      	RET
                 
                 __GETW1PF:
000556 9005      	LPM  R0,Z+
000557 91f4      	LPM  R31,Z
000558 2de0      	MOV  R30,R0
000559 9508      	RET
                 
                 __PUTPARD1:
00055a 937a      	ST   -Y,R23
00055b 936a      	ST   -Y,R22
00055c 93fa      	ST   -Y,R31
00055d 93ea      	ST   -Y,R30
00055e 9508      	RET
                 
                 __SAVELOCR6:
00055f 935a      	ST   -Y,R21
                 __SAVELOCR5:
000560 934a      	ST   -Y,R20
                 __SAVELOCR4:
000561 933a      	ST   -Y,R19
                 __SAVELOCR3:
000562 932a      	ST   -Y,R18
                 __SAVELOCR2:
000563 931a      	ST   -Y,R17
000564 930a      	ST   -Y,R16
000565 9508      	RET
                 
                 __LOADLOCR6:
000566 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000567 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000568 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000569 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00056a 8119      	LDD  R17,Y+1
00056b 8108      	LD   R16,Y
00056c 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega168 register use summary:
r0 :  16 r1 :   5 r2 :   4 r3 :   4 r4 :   5 r5 :   1 r6 :   1 r7 :   1 
r8 :   1 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  53 r17:  50 r18:  16 r19:  28 r20:  17 r21:   9 r22:  13 r23:   7 
r24:  23 r25:   5 r26:  72 r27:  37 r28:  22 r29:   1 r30: 386 r31: 129 
x  :  20 y  : 229 z  :  14 
Registers used: 29 out of 35 (82.9%)

ATmega168 instruction use summary:
adc   :   5 add   :   7 adiw  :  31 and   :   0 andi  :   9 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 
break :   0 breq  :  18 brge  :   5 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   6 brlt  :   0 brmi  :   0 brne  :  38 brpl  :   0 
brsh  :   2 brtc  :   1 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 call  :  21 cbi   :   2 cbr   :   1 clc   :   0 clh   :   0 
cli   :   2 cln   :   0 clr   :  19 cls   :   0 clt   :   1 clv   :   0 
clz   :   0 com   :   5 cp    :  10 cpc   :   5 cpi   :  41 cpse  :   0 
dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   5 inc   :   3 jmp   :  30 ld    :  33 ldd   :  75 
ldi   : 171 lds   :  14 lpm   :  12 lsl   :   8 lsr   :   0 mov   :  30 
movw  :  16 mul   :   1 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   4 ori   :  10 out   :  27 pop   :   7 push  :   7 rcall :  44 
ret   :  30 reti  :   3 rjmp  :  72 rol   :   3 ror   :   0 sbc   :   2 
sbci  :  11 sbi   :   4 sbic  :   7 sbis  :   0 sbiw  :  18 sbr   :   1 
sbrc  :   4 sbrs  :  11 sec   :   0 seh   :   0 sei   :   2 sen   :   0 
ser   :   1 ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    : 110 std   :  33 sts   :  47 sub   :   2 subi  :  22 
swap  :   1 tst   :   3 wdr   :   2 
Instructions used: 63 out of 111 (56.8%)

ATmega168 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000ada   2464    314   2778   16384  17.0%
[.dseg] 0x000100 0x000238      0     56     56    1024   5.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 7 warnings
