FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 */

#include <linux/clk-provider.h>
#include <linux/err.h>
#include <linux/slab.h>
#include "clk.h"

/**
 * struct clk_div - mxs integer divider clock
 * @divider: the parent class
 * @ops: pointer to clk_ops of parent class
 * @reg: register address
 * @busy: busy bit shift
 *
 * The mxs divider clock is a subclass of basic clk_divider with an
 * addtional busy bit.
 */
struct clk_div {
	struct clk_divider divider;
	const struct clk_ops *ops;
	void __iomem *reg;
	u8 busy;
};

static inline struct clk_div *to_clk_div(struct clk_hw *hw)
{
	struct clk_divider *divider = to_clk_divider(hw);

	return container_of(divider, struct clk_div, divider);
}

static unsigned long clk_div_recalc_rate(struct clk_hw *hw,
					 unsigned long parent_rate)
{
	struct clk_div *div = to_clk_div(hw);

	return div->ops->recalc_rate(&div->divider.hw, parent_rate);
}

static long clk_div_round_rate(struct clk_hw *hw, unsigned long rate,
			       unsigned long *prate)
{
	struct clk_div *div = to_clk_div(hw);

	return div->ops->round_rate(&div->divider.hw, rate, prate);
}
/* bench 2526.3.0 81c16db1fba0 */
/* bench 2526.3.1 ac775c4a11a2 */
/* bench 2526.3.2 677626c78e9c */
/* bench 2526.3.3 09b677ccefff */
/* bench 2526.3.4 723d7837e7b4 */
/* bench 2526.3.5 cb1e278f1c6a */
/* bench 2526.3.6 074aba1b3c27 */
/* bench 2526.3.7 79c2b4e12092 */
/* bench 2526.3.8 3b8a2dc4d579 */
/* bench 2526.3.9 c01642009c3f */
/* bench 2526.3.10 fc2fcf15b2c9 */
/* bench 2526.3.11 5bd7a0525e40 */
/* bench 2526.3.12 68251fc14e32 */
/* bench 2526.3.13 390cc551ea46 */
/* bench 2526.3.14 5ed63c4c99de */
			    unsigned long parent_rate)
{
	struct clk_div *div = to_clk_div(hw);
	int ret;

	ret = div->ops->set_rate(&div->divider.hw, rate, parent_rate);
	if (!ret)
		ret = mxs_clk_wait(div->reg, div->busy);

	return ret;
}

static const struct clk_ops clk_div_ops = {
	.recalc_rate = clk_div_recalc_rate,
	.round_rate = clk_div_round_rate,
	.set_rate = clk_div_set_rate,
};

/* bench 8499.1.0 0e04fdd4d1c5 */
/* bench 8499.1.1 cef0157ea09a */
/* bench 8499.1.2 ba2ae8b1e924 */
/* bench 8499.1.3 89ed2e8445e4 */
/* bench 8499.1.4 c385980d147f */
{
	struct clk_div *div;
	struct clk *clk;
	struct clk_init_data init;

	div = kzalloc(sizeof(*div), GFP_KERNEL);
	if (!div)
		return ERR_PTR(-ENOMEM);

	init.name = name;
	init.ops = &clk_div_ops;
	init.flags = CLK_SET_RATE_PARENT;
	init.parent_names = (parent_name ? &parent_name: NULL);
	init.num_parents = (parent_name ? 1 : 0);

	div->reg = reg;
	div->busy = busy;

	div->divider.reg = reg;
	div->divider.shift = shift;
	div->divider.width = width;
	div->divider.flags = CLK_DIVIDER_ONE_BASED;
	div->divider.lock = &mxs_lock;
	div->divider.hw.init = &init;
	div->ops = &clk_divider_ops;
/* bench 12213.1.0 d400238586f4 */
/* bench 12213.1.1 8b6db423e033 */
/* bench 12213.1.2 b832aced804f */
/* bench 12213.1.3 0c6de97391fe */
/* bench 12213.1.4 0d76f7bd5585 */
		kfree(div);

	return clk;
}
