ARM GAS  /tmp/ccRkp5ZI.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"inverter_broadcast.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/inverter_broadcast.c"
  19              		.section	.text.Parse_Internal_States,"ax",%progbits
  20              		.align	1
  21              		.global	Parse_Internal_States
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	Parse_Internal_States:
  27              	.LVL0:
  28              	.LFB0:
   1:Core/Src/inverter_broadcast.c **** #include "inverter_broadcast.h"
   2:Core/Src/inverter_broadcast.c **** #include <stdbool.h>
   3:Core/Src/inverter_broadcast.c **** #include <stddef.h>
   4:Core/Src/inverter_broadcast.c **** 
   5:Core/Src/inverter_broadcast.c **** struct Motor_Position_Information motor_position_information;
   6:Core/Src/inverter_broadcast.c **** struct Voltage_Information voltage_information;
   7:Core/Src/inverter_broadcast.c **** struct Internal_States internal_states;
   8:Core/Src/inverter_broadcast.c **** struct Fault_Codes fault_codes;
   9:Core/Src/inverter_broadcast.c **** 
  10:Core/Src/inverter_broadcast.c **** void Parse_Internal_States(uint8_t *arr) {
  29              		.loc 1 10 42 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 10 42 is_stmt 0 view .LVU1
  34 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 36
  37              		.cfi_offset 4, -36
  38              		.cfi_offset 5, -32
  39              		.cfi_offset 6, -28
  40              		.cfi_offset 7, -24
  41              		.cfi_offset 8, -20
  42              		.cfi_offset 9, -16
  43              		.cfi_offset 10, -12
  44              		.cfi_offset 11, -8
  45              		.cfi_offset 14, -4
  46 0004 89B0     		sub	sp, sp, #36
  47              	.LCFI1:
  48              		.cfi_def_cfa_offset 72
ARM GAS  /tmp/ccRkp5ZI.s 			page 2


  11:Core/Src/inverter_broadcast.c ****   enum VSM_STATE vsm_state = arr[0];
  49              		.loc 1 11 3 is_stmt 1 view .LVU2
  50              		.loc 1 11 18 is_stmt 0 view .LVU3
  51 0006 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
  52              	.LVL1:
  12:Core/Src/inverter_broadcast.c **** 
  13:Core/Src/inverter_broadcast.c ****   if (arr[0] == 14) {
  53              		.loc 1 13 3 is_stmt 1 view .LVU4
  54 000a BCF10E0F 		cmp	ip, #14
  55 000e 1CD0     		beq	.L11
  56 0010 15D8     		bhi	.L3
  57 0012 BCF1070F 		cmp	ip, #7
  58 0016 0FD8     		bhi	.L15
  59              	.LVL2:
  60              	.L2:
  14:Core/Src/inverter_broadcast.c ****     vsm_state = VSM_SHUTDOWN_IN_PROCESS;
  15:Core/Src/inverter_broadcast.c ****   } else if (arr[0] == 15) {
  16:Core/Src/inverter_broadcast.c ****     vsm_state = VSM_RECYCLE_POWER_STATE;
  17:Core/Src/inverter_broadcast.c ****   } else if (arr[0] > 7) {
  18:Core/Src/inverter_broadcast.c ****     vsm_state = VSM_UNKNOWN_STATE;
  19:Core/Src/inverter_broadcast.c ****   }
  20:Core/Src/inverter_broadcast.c **** 
  21:Core/Src/inverter_broadcast.c ****   uint8_t pwm_frequency = arr[1];
  61              		.loc 1 21 3 view .LVU5
  62              		.loc 1 21 11 is_stmt 0 view .LVU6
  63 0018 90F801B0 		ldrb	fp, [r0, #1]	@ zero_extendqisi2
  64              	.LVL3:
  22:Core/Src/inverter_broadcast.c **** 
  23:Core/Src/inverter_broadcast.c ****   enum INV_STATE inv_state = arr[2];
  65              		.loc 1 23 3 is_stmt 1 view .LVU7
  24:Core/Src/inverter_broadcast.c **** 
  25:Core/Src/inverter_broadcast.c ****   switch (arr[2]) {
  66              		.loc 1 25 3 view .LVU8
  67              		.loc 1 25 14 is_stmt 0 view .LVU9
  68 001c 90F802E0 		ldrb	lr, [r0, #2]	@ zero_extendqisi2
  69              		.loc 1 25 3 view .LVU10
  70 0020 BEF10C0F 		cmp	lr, #12
  71 0024 75D8     		bhi	.L4
  72 0026 DFE80EF0 		tbb	[pc, lr]
  73              	.L6:
  74 002a 18       		.byte	(.L10-.L6)/2
  75 002b 18       		.byte	(.L10-.L6)/2
  76 002c 18       		.byte	(.L10-.L6)/2
  77 002d 18       		.byte	(.L10-.L6)/2
  78 002e 18       		.byte	(.L10-.L6)/2
  79 002f 16       		.byte	(.L9-.L6)/2
  80 0030 16       		.byte	(.L9-.L6)/2
  81 0031 16       		.byte	(.L9-.L6)/2
  82 0032 6B       		.byte	(.L8-.L6)/2
  83 0033 6E       		.byte	(.L7-.L6)/2
  84 0034 71       		.byte	(.L5-.L6)/2
  85 0035 71       		.byte	(.L5-.L6)/2
  86 0036 71       		.byte	(.L5-.L6)/2
  87              	.LVL4:
  88 0037 00       		.p2align 1
  89              	.L15:
  11:Core/Src/inverter_broadcast.c **** 
ARM GAS  /tmp/ccRkp5ZI.s 			page 3


  90              		.loc 1 11 18 view .LVU11
  91 0038 4FF00A0C 		mov	ip, #10
  92              	.LVL5:
  11:Core/Src/inverter_broadcast.c **** 
  93              		.loc 1 11 18 view .LVU12
  94 003c ECE7     		b	.L2
  95              	.LVL6:
  96              	.L3:
  11:Core/Src/inverter_broadcast.c **** 
  97              		.loc 1 11 18 view .LVU13
  98 003e BCF10F0F 		cmp	ip, #15
  99 0042 05D1     		bne	.L12
 100 0044 4FF0090C 		mov	ip, #9
 101              	.LVL7:
  11:Core/Src/inverter_broadcast.c **** 
 102              		.loc 1 11 18 view .LVU14
 103 0048 E6E7     		b	.L2
 104              	.LVL8:
 105              	.L11:
  11:Core/Src/inverter_broadcast.c **** 
 106              		.loc 1 11 18 view .LVU15
 107 004a 4FF0080C 		mov	ip, #8
 108              	.LVL9:
  11:Core/Src/inverter_broadcast.c **** 
 109              		.loc 1 11 18 view .LVU16
 110 004e E3E7     		b	.L2
 111              	.LVL10:
 112              	.L12:
  11:Core/Src/inverter_broadcast.c **** 
 113              		.loc 1 11 18 view .LVU17
 114 0050 4FF00A0C 		mov	ip, #10
 115              	.LVL11:
  11:Core/Src/inverter_broadcast.c **** 
 116              		.loc 1 11 18 view .LVU18
 117 0054 E0E7     		b	.L2
 118              	.LVL12:
 119              	.L9:
  26:Core/Src/inverter_broadcast.c ****   case 0:
  27:Core/Src/inverter_broadcast.c ****     inv_state = INV_POWER_ON_STATE;
  28:Core/Src/inverter_broadcast.c ****     break;
  29:Core/Src/inverter_broadcast.c ****   case 1:
  30:Core/Src/inverter_broadcast.c ****     inv_state = INV_STOP_STATE;
  31:Core/Src/inverter_broadcast.c ****     break;
  32:Core/Src/inverter_broadcast.c ****   case 2:
  33:Core/Src/inverter_broadcast.c ****     inv_state = INV_OPEN_LOOP_STATE;
  34:Core/Src/inverter_broadcast.c ****     break;
  35:Core/Src/inverter_broadcast.c ****   case 3:
  36:Core/Src/inverter_broadcast.c ****     inv_state = INV_CLOSED_LOOP_STATE;
  37:Core/Src/inverter_broadcast.c ****     break;
  38:Core/Src/inverter_broadcast.c ****   case 4:
  39:Core/Src/inverter_broadcast.c ****     inv_state = INV_WAIT_STATE;
  40:Core/Src/inverter_broadcast.c ****     break;
  41:Core/Src/inverter_broadcast.c ****   case 5:
  42:Core/Src/inverter_broadcast.c ****   case 6:
  43:Core/Src/inverter_broadcast.c ****   case 7:
  44:Core/Src/inverter_broadcast.c ****     inv_state = INV_INTERNAL_STATES;
 120              		.loc 1 44 5 is_stmt 1 view .LVU19
ARM GAS  /tmp/ccRkp5ZI.s 			page 4


  45:Core/Src/inverter_broadcast.c ****     break;
 121              		.loc 1 45 5 view .LVU20
  44:Core/Src/inverter_broadcast.c ****     break;
 122              		.loc 1 44 15 is_stmt 0 view .LVU21
 123 0056 4FF0050E 		mov	lr, #5
 124              	.LVL13:
 125              	.L10:
  46:Core/Src/inverter_broadcast.c ****   case 8:
  47:Core/Src/inverter_broadcast.c ****     inv_state = INV_IDLE_RUN_STATE;
  48:Core/Src/inverter_broadcast.c ****     break;
  49:Core/Src/inverter_broadcast.c ****   case 9:
  50:Core/Src/inverter_broadcast.c ****     inv_state = INV_IDLE_STOP_STATE;
  51:Core/Src/inverter_broadcast.c ****     break;
  52:Core/Src/inverter_broadcast.c ****   case 10:
  53:Core/Src/inverter_broadcast.c ****   case 11:
  54:Core/Src/inverter_broadcast.c ****   case 12:
  55:Core/Src/inverter_broadcast.c ****     inv_state = INV_INTERNAL_STATES;
  56:Core/Src/inverter_broadcast.c ****     break;
  57:Core/Src/inverter_broadcast.c ****   default:
  58:Core/Src/inverter_broadcast.c ****     inv_state = INV_UNKNOWN_STATE;
  59:Core/Src/inverter_broadcast.c ****     break;
  60:Core/Src/inverter_broadcast.c ****   }
  61:Core/Src/inverter_broadcast.c **** 
  62:Core/Src/inverter_broadcast.c ****   uint8_t relay_state = arr[3];
 126              		.loc 1 62 3 is_stmt 1 view .LVU22
 127              		.loc 1 62 11 is_stmt 0 view .LVU23
 128 005a 90F803A0 		ldrb	r10, [r0, #3]	@ zero_extendqisi2
 129              	.LVL14:
  63:Core/Src/inverter_broadcast.c **** 
  64:Core/Src/inverter_broadcast.c ****   bool inverter_run_mode = arr[4] & (1 << 0);
 130              		.loc 1 64 3 is_stmt 1 view .LVU24
 131              		.loc 1 64 31 is_stmt 0 view .LVU25
 132 005e 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 133              		.loc 1 64 8 view .LVU26
 134 0060 01F00109 		and	r9, r1, #1
 135              	.LVL15:
  65:Core/Src/inverter_broadcast.c **** 
  66:Core/Src/inverter_broadcast.c ****   bool self_sensing_assist_enable = arr[4] & (1 << 1);
 136              		.loc 1 66 3 is_stmt 1 view .LVU27
 137              		.loc 1 66 8 is_stmt 0 view .LVU28
 138 0064 C1F34008 		ubfx	r8, r1, #1, #1
 139              	.LVL16:
  67:Core/Src/inverter_broadcast.c **** 
  68:Core/Src/inverter_broadcast.c ****   enum INV_ACTIVE_DISCHARGE_STATE active_discharge_state = (arr[4] >> 5);
 140              		.loc 1 68 3 is_stmt 1 view .LVU29
 141              		.loc 1 68 35 is_stmt 0 view .LVU30
 142 0068 4909     		lsrs	r1, r1, #5
 143              	.LVL17:
  69:Core/Src/inverter_broadcast.c **** 
  70:Core/Src/inverter_broadcast.c ****   bool command_mode = arr[5] & (1 << 0);
 144              		.loc 1 70 3 is_stmt 1 view .LVU31
 145              		.loc 1 70 26 is_stmt 0 view .LVU32
 146 006a 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 147              		.loc 1 70 8 view .LVU33
 148 006c 03F00102 		and	r2, r3, #1
 149 0070 0092     		str	r2, [sp]
 150              	.LVL18:
ARM GAS  /tmp/ccRkp5ZI.s 			page 5


  71:Core/Src/inverter_broadcast.c **** 
  72:Core/Src/inverter_broadcast.c ****   uint8_t rolling_counter_value = (arr[5] >> 4);
 151              		.loc 1 72 3 is_stmt 1 view .LVU34
 152              		.loc 1 72 11 is_stmt 0 view .LVU35
 153 0072 1B09     		lsrs	r3, r3, #4
 154 0074 0193     		str	r3, [sp, #4]
 155              	.LVL19:
  73:Core/Src/inverter_broadcast.c **** 
  74:Core/Src/inverter_broadcast.c ****   bool inverter_enable_state = (arr[6] & (1 << 0));
 156              		.loc 1 74 3 is_stmt 1 view .LVU36
 157              		.loc 1 74 36 is_stmt 0 view .LVU37
 158 0076 8379     		ldrb	r3, [r0, #6]	@ zero_extendqisi2
 159              		.loc 1 74 8 view .LVU38
 160 0078 03F00104 		and	r4, r3, #1
 161 007c 0294     		str	r4, [sp, #8]
 162              	.LVL20:
  75:Core/Src/inverter_broadcast.c **** 
  76:Core/Src/inverter_broadcast.c ****   bool burst_model_mode = (arr[6] & (1 << 1));
 163              		.loc 1 76 3 is_stmt 1 view .LVU39
 164              		.loc 1 76 8 is_stmt 0 view .LVU40
 165 007e C3F34005 		ubfx	r5, r3, #1, #1
 166 0082 0395     		str	r5, [sp, #12]
 167              	.LVL21:
  77:Core/Src/inverter_broadcast.c **** 
  78:Core/Src/inverter_broadcast.c ****   bool start_mode_active = (arr[6] & (1 << 6));
 168              		.loc 1 78 3 is_stmt 1 view .LVU41
 169              		.loc 1 78 8 is_stmt 0 view .LVU42
 170 0084 C3F38016 		ubfx	r6, r3, #6, #1
 171 0088 0496     		str	r6, [sp, #16]
 172              	.LVL22:
  79:Core/Src/inverter_broadcast.c **** 
  80:Core/Src/inverter_broadcast.c ****   bool inverter_enable_lockout = (arr[6] & (1 << 7));
 173              		.loc 1 80 3 is_stmt 1 view .LVU43
 174              		.loc 1 80 8 is_stmt 0 view .LVU44
 175 008a DF09     		lsrs	r7, r3, #7
 176 008c 0597     		str	r7, [sp, #20]
 177              	.LVL23:
  81:Core/Src/inverter_broadcast.c **** 
  82:Core/Src/inverter_broadcast.c ****   bool direction_command = (arr[7] & (1 << 0));
 178              		.loc 1 82 3 is_stmt 1 view .LVU45
 179              		.loc 1 82 32 is_stmt 0 view .LVU46
 180 008e C279     		ldrb	r2, [r0, #7]	@ zero_extendqisi2
 181              		.loc 1 82 8 view .LVU47
 182 0090 02F00100 		and	r0, r2, #1
 183              	.LVL24:
 184              		.loc 1 82 8 view .LVU48
 185 0094 0690     		str	r0, [sp, #24]
 186              	.LVL25:
  83:Core/Src/inverter_broadcast.c **** 
  84:Core/Src/inverter_broadcast.c ****   bool bms_active = (arr[7] & (1 << 1));
 187              		.loc 1 84 3 is_stmt 1 view .LVU49
 188              		.loc 1 84 8 is_stmt 0 view .LVU50
 189 0096 C2F34003 		ubfx	r3, r2, #1, #1
 190 009a 0793     		str	r3, [sp, #28]
 191              	.LVL26:
  85:Core/Src/inverter_broadcast.c **** 
  86:Core/Src/inverter_broadcast.c ****   bool bms_limiting_torque = (arr[7] & (1 << 2));
ARM GAS  /tmp/ccRkp5ZI.s 			page 6


 192              		.loc 1 86 3 is_stmt 1 view .LVU51
 193              		.loc 1 86 8 is_stmt 0 view .LVU52
 194 009c C2F38007 		ubfx	r7, r2, #2, #1
 195              	.LVL27:
  87:Core/Src/inverter_broadcast.c **** 
  88:Core/Src/inverter_broadcast.c ****   bool limit_max_speed = (arr[7] & (1 << 3));
 196              		.loc 1 88 3 is_stmt 1 view .LVU53
 197              		.loc 1 88 8 is_stmt 0 view .LVU54
 198 00a0 C2F3C006 		ubfx	r6, r2, #3, #1
 199              	.LVL28:
  89:Core/Src/inverter_broadcast.c **** 
  90:Core/Src/inverter_broadcast.c ****   bool limit_hot_spot = (arr[7] & (1 << 4));
 200              		.loc 1 90 3 is_stmt 1 view .LVU55
 201              		.loc 1 90 8 is_stmt 0 view .LVU56
 202 00a4 C2F30015 		ubfx	r5, r2, #4, #1
 203              	.LVL29:
  91:Core/Src/inverter_broadcast.c **** 
  92:Core/Src/inverter_broadcast.c ****   bool low_speed_limit = (arr[7] & (1 << 5));
 204              		.loc 1 92 3 is_stmt 1 view .LVU57
 205              		.loc 1 92 8 is_stmt 0 view .LVU58
 206 00a8 C2F34014 		ubfx	r4, r2, #5, #1
 207              	.LVL30:
  93:Core/Src/inverter_broadcast.c **** 
  94:Core/Src/inverter_broadcast.c ****   bool coolant_temp_limiting = (arr[7] & (1 << 6));
 208              		.loc 1 94 3 is_stmt 1 view .LVU59
 209              		.loc 1 94 8 is_stmt 0 view .LVU60
 210 00ac C2F38010 		ubfx	r0, r2, #6, #1
 211              	.LVL31:
  95:Core/Src/inverter_broadcast.c **** 
  96:Core/Src/inverter_broadcast.c ****   bool limit_stall_burst_model = (arr[7] & (1 << 7));
 212              		.loc 1 96 3 is_stmt 1 view .LVU61
 213              		.loc 1 96 8 is_stmt 0 view .LVU62
 214 00b0 D209     		lsrs	r2, r2, #7
 215              	.LVL32:
  97:Core/Src/inverter_broadcast.c **** 
  98:Core/Src/inverter_broadcast.c ****   internal_states = (struct Internal_States){
 216              		.loc 1 98 3 is_stmt 1 view .LVU63
 217              		.loc 1 98 19 is_stmt 0 view .LVU64
 218 00b2 194B     		ldr	r3, .L16
 219 00b4 83F800C0 		strb	ip, [r3]
 220 00b8 83F801B0 		strb	fp, [r3, #1]
 221 00bc 83F802E0 		strb	lr, [r3, #2]
 222 00c0 83F803A0 		strb	r10, [r3, #3]
 223 00c4 83F80490 		strb	r9, [r3, #4]
 224 00c8 83F80580 		strb	r8, [r3, #5]
 225 00cc 9971     		strb	r1, [r3, #6]
 226 00ce 0099     		ldr	r1, [sp]
 227              	.LVL33:
 228              		.loc 1 98 19 view .LVU65
 229 00d0 D971     		strb	r1, [r3, #7]
 230 00d2 0199     		ldr	r1, [sp, #4]
 231 00d4 1972     		strb	r1, [r3, #8]
 232 00d6 0299     		ldr	r1, [sp, #8]
 233 00d8 5972     		strb	r1, [r3, #9]
 234 00da 0399     		ldr	r1, [sp, #12]
 235 00dc 9972     		strb	r1, [r3, #10]
 236 00de 0499     		ldr	r1, [sp, #16]
ARM GAS  /tmp/ccRkp5ZI.s 			page 7


 237 00e0 D972     		strb	r1, [r3, #11]
 238 00e2 0599     		ldr	r1, [sp, #20]
 239 00e4 1973     		strb	r1, [r3, #12]
 240 00e6 0699     		ldr	r1, [sp, #24]
 241 00e8 5973     		strb	r1, [r3, #13]
 242 00ea 0799     		ldr	r1, [sp, #28]
 243 00ec 9973     		strb	r1, [r3, #14]
 244 00ee DF73     		strb	r7, [r3, #15]
 245 00f0 1E74     		strb	r6, [r3, #16]
 246 00f2 5D74     		strb	r5, [r3, #17]
 247 00f4 9C74     		strb	r4, [r3, #18]
 248 00f6 D874     		strb	r0, [r3, #19]
 249 00f8 1A75     		strb	r2, [r3, #20]
  99:Core/Src/inverter_broadcast.c ****       .vsm_state = vsm_state,
 100:Core/Src/inverter_broadcast.c ****       .pwm_frequency = pwm_frequency,
 101:Core/Src/inverter_broadcast.c ****       .inverter_state = inv_state,
 102:Core/Src/inverter_broadcast.c ****       .relay_state = relay_state,
 103:Core/Src/inverter_broadcast.c ****       .run_mode = inverter_run_mode,
 104:Core/Src/inverter_broadcast.c ****       .self_sensing_assist_enable = self_sensing_assist_enable,
 105:Core/Src/inverter_broadcast.c ****       .discharge_state = active_discharge_state,
 106:Core/Src/inverter_broadcast.c ****       .command_mode = command_mode,
 107:Core/Src/inverter_broadcast.c ****       .rolling_counter_value = rolling_counter_value,
 108:Core/Src/inverter_broadcast.c ****       .inverter_enable_state = inverter_enable_state,
 109:Core/Src/inverter_broadcast.c ****       .burst_model_mode = burst_model_mode,
 110:Core/Src/inverter_broadcast.c ****       .start_mode_active = start_mode_active,
 111:Core/Src/inverter_broadcast.c ****       .inverter_enable_lockout = inverter_enable_lockout,
 112:Core/Src/inverter_broadcast.c ****       .direction_command = direction_command,
 113:Core/Src/inverter_broadcast.c ****       .bms_active = bms_active,
 114:Core/Src/inverter_broadcast.c ****       .bms_limiting_torque = bms_limiting_torque,
 115:Core/Src/inverter_broadcast.c ****       .limit_max_speed = limit_max_speed,
 116:Core/Src/inverter_broadcast.c ****       .limit_hot_spot = limit_hot_spot,
 117:Core/Src/inverter_broadcast.c ****       .low_speed_limiting = low_speed_limit,
 118:Core/Src/inverter_broadcast.c ****       .coolant_temperature_limiting = coolant_temp_limiting,
 119:Core/Src/inverter_broadcast.c ****       .limit_stall_burst_model = limit_stall_burst_model,
 120:Core/Src/inverter_broadcast.c ****   };
 121:Core/Src/inverter_broadcast.c **** }
 250              		.loc 1 121 1 view .LVU66
 251 00fa 09B0     		add	sp, sp, #36
 252              	.LCFI2:
 253              		.cfi_remember_state
 254              		.cfi_def_cfa_offset 36
 255              	.LVL34:
 256              		.loc 1 121 1 view .LVU67
 257              		@ sp needed
 258 00fc BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 259              	.LVL35:
 260              	.L8:
 261              	.LCFI3:
 262              		.cfi_restore_state
  47:Core/Src/inverter_broadcast.c ****     break;
 263              		.loc 1 47 5 is_stmt 1 view .LVU68
  48:Core/Src/inverter_broadcast.c ****   case 9:
 264              		.loc 1 48 5 view .LVU69
  47:Core/Src/inverter_broadcast.c ****     break;
 265              		.loc 1 47 15 is_stmt 0 view .LVU70
 266 0100 4FF0060E 		mov	lr, #6
  48:Core/Src/inverter_broadcast.c ****   case 9:
ARM GAS  /tmp/ccRkp5ZI.s 			page 8


 267              		.loc 1 48 5 view .LVU71
 268 0104 A9E7     		b	.L10
 269              	.LVL36:
 270              	.L7:
  50:Core/Src/inverter_broadcast.c ****     break;
 271              		.loc 1 50 5 is_stmt 1 view .LVU72
  51:Core/Src/inverter_broadcast.c ****   case 10:
 272              		.loc 1 51 5 view .LVU73
  50:Core/Src/inverter_broadcast.c ****     break;
 273              		.loc 1 50 15 is_stmt 0 view .LVU74
 274 0106 4FF0070E 		mov	lr, #7
  51:Core/Src/inverter_broadcast.c ****   case 10:
 275              		.loc 1 51 5 view .LVU75
 276 010a A6E7     		b	.L10
 277              	.LVL37:
 278              	.L5:
  55:Core/Src/inverter_broadcast.c ****     break;
 279              		.loc 1 55 5 is_stmt 1 view .LVU76
  56:Core/Src/inverter_broadcast.c ****   default:
 280              		.loc 1 56 5 view .LVU77
  55:Core/Src/inverter_broadcast.c ****     break;
 281              		.loc 1 55 15 is_stmt 0 view .LVU78
 282 010c 4FF0050E 		mov	lr, #5
  56:Core/Src/inverter_broadcast.c ****   default:
 283              		.loc 1 56 5 view .LVU79
 284 0110 A3E7     		b	.L10
 285              	.LVL38:
 286              	.L4:
  58:Core/Src/inverter_broadcast.c ****     break;
 287              		.loc 1 58 5 is_stmt 1 view .LVU80
  59:Core/Src/inverter_broadcast.c ****   }
 288              		.loc 1 59 5 view .LVU81
  58:Core/Src/inverter_broadcast.c ****     break;
 289              		.loc 1 58 15 is_stmt 0 view .LVU82
 290 0112 4FF0080E 		mov	lr, #8
  59:Core/Src/inverter_broadcast.c ****   }
 291              		.loc 1 59 5 view .LVU83
 292 0116 A0E7     		b	.L10
 293              	.L17:
 294              		.align	2
 295              	.L16:
 296 0118 00000000 		.word	internal_states
 297              		.cfi_endproc
 298              	.LFE0:
 300              		.section	.text.Parse_Fault_Codes,"ax",%progbits
 301              		.align	1
 302              		.global	Parse_Fault_Codes
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 307              	Parse_Fault_Codes:
 308              	.LVL39:
 309              	.LFB1:
 122:Core/Src/inverter_broadcast.c **** 
 123:Core/Src/inverter_broadcast.c **** void Parse_Fault_Codes(uint8_t *arr) {
 310              		.loc 1 123 38 is_stmt 1 view -0
 311              		.cfi_startproc
ARM GAS  /tmp/ccRkp5ZI.s 			page 9


 312              		@ args = 0, pretend = 0, frame = 64
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 314              		.loc 1 123 38 is_stmt 0 view .LVU85
 315 0000 30B5     		push	{r4, r5, lr}
 316              	.LCFI4:
 317              		.cfi_def_cfa_offset 12
 318              		.cfi_offset 4, -12
 319              		.cfi_offset 5, -8
 320              		.cfi_offset 14, -4
 321 0002 91B0     		sub	sp, sp, #68
 322              	.LCFI5:
 323              		.cfi_def_cfa_offset 80
 324 0004 0546     		mov	r5, r0
 124:Core/Src/inverter_broadcast.c ****   uint64_t fault_codes_as_uint64[8] = {0};
 325              		.loc 1 124 3 is_stmt 1 view .LVU86
 326              		.loc 1 124 12 is_stmt 0 view .LVU87
 327 0006 4022     		movs	r2, #64
 328 0008 0021     		movs	r1, #0
 329 000a 6846     		mov	r0, sp
 330              	.LVL40:
 331              		.loc 1 124 12 view .LVU88
 332 000c FFF7FEFF 		bl	memset
 333              	.LVL41:
 125:Core/Src/inverter_broadcast.c **** 
 126:Core/Src/inverter_broadcast.c ****   // need to cast it into uint64_t in order to
 127:Core/Src/inverter_broadcast.c ****   // make the bit shifts with width >= 8
 128:Core/Src/inverter_broadcast.c ****   for (int i = 0; i < 8; i++) {
 334              		.loc 1 128 3 is_stmt 1 view .LVU89
 335              	.LBB2:
 336              		.loc 1 128 8 view .LVU90
 337              		.loc 1 128 12 is_stmt 0 view .LVU91
 338 0010 0023     		movs	r3, #0
 339              		.loc 1 128 3 view .LVU92
 340 0012 0AE0     		b	.L19
 341              	.LVL42:
 342              	.L20:
 129:Core/Src/inverter_broadcast.c ****     fault_codes_as_uint64[i] = arr[i];
 343              		.loc 1 129 5 is_stmt 1 view .LVU93
 344              		.loc 1 129 35 is_stmt 0 view .LVU94
 345 0014 EC5C     		ldrb	r4, [r5, r3]	@ zero_extendqisi2
 346              		.loc 1 129 30 view .LVU95
 347 0016 10AA     		add	r2, sp, #64
 348 0018 02EBC302 		add	r2, r2, r3, lsl #3
 349 001c A2F14001 		sub	r1, r2, #64
 350 0020 42F8404C 		str	r4, [r2, #-64]
 351 0024 0022     		movs	r2, #0
 352 0026 4A60     		str	r2, [r1, #4]
 128:Core/Src/inverter_broadcast.c ****     fault_codes_as_uint64[i] = arr[i];
 353              		.loc 1 128 27 is_stmt 1 discriminator 3 view .LVU96
 354 0028 0133     		adds	r3, r3, #1
 355              	.LVL43:
 356              	.L19:
 128:Core/Src/inverter_broadcast.c ****     fault_codes_as_uint64[i] = arr[i];
 357              		.loc 1 128 21 discriminator 1 view .LVU97
 358 002a 072B     		cmp	r3, #7
 359 002c F2DD     		ble	.L20
 360              	.LBE2:
ARM GAS  /tmp/ccRkp5ZI.s 			page 10


 130:Core/Src/inverter_broadcast.c ****   }
 131:Core/Src/inverter_broadcast.c **** 
 132:Core/Src/inverter_broadcast.c ****   uint64_t final_mask =
 361              		.loc 1 132 3 view .LVU98
 133:Core/Src/inverter_broadcast.c ****       (fault_codes_as_uint64[0] | (fault_codes_as_uint64[1] << 8) |
 362              		.loc 1 133 57 is_stmt 0 view .LVU99
 363 002e 029A     		ldr	r2, [sp, #8]
 364 0030 0399     		ldr	r1, [sp, #12]
 365              		.loc 1 133 61 view .LVU100
 366 0032 0902     		lsls	r1, r1, #8
 367 0034 41EA1261 		orr	r1, r1, r2, lsr #24
 368              		.loc 1 133 33 view .LVU101
 369 0038 009B     		ldr	r3, [sp]
 370              	.LVL44:
 371              		.loc 1 133 33 view .LVU102
 372 003a 43EA0222 		orr	r2, r3, r2, lsl #8
 373 003e 019B     		ldr	r3, [sp, #4]
 374 0040 0B43     		orrs	r3, r3, r1
 134:Core/Src/inverter_broadcast.c ****        (fault_codes_as_uint64[2] << 16) | (fault_codes_as_uint64[3] << 24) |
 375              		.loc 1 134 30 view .LVU103
 376 0042 0498     		ldr	r0, [sp, #16]
 377 0044 0599     		ldr	r1, [sp, #20]
 378              		.loc 1 134 34 view .LVU104
 379 0046 0904     		lsls	r1, r1, #16
 380 0048 41EA1041 		orr	r1, r1, r0, lsr #16
 133:Core/Src/inverter_broadcast.c ****       (fault_codes_as_uint64[0] | (fault_codes_as_uint64[1] << 8) |
 381              		.loc 1 133 67 view .LVU105
 382 004c 42EA0042 		orr	r2, r2, r0, lsl #16
 383 0050 0B43     		orrs	r3, r3, r1
 384              		.loc 1 134 65 view .LVU106
 385 0052 0698     		ldr	r0, [sp, #24]
 386 0054 0799     		ldr	r1, [sp, #28]
 387              		.loc 1 134 69 view .LVU107
 388 0056 0906     		lsls	r1, r1, #24
 389 0058 41EA1021 		orr	r1, r1, r0, lsr #8
 390              		.loc 1 134 41 view .LVU108
 391 005c 42EA0062 		orr	r2, r2, r0, lsl #24
 392 0060 0B43     		orrs	r3, r3, r1
 135:Core/Src/inverter_broadcast.c ****        (fault_codes_as_uint64[4] << 32) | (fault_codes_as_uint64[5] << 40) |
 393              		.loc 1 135 30 view .LVU109
 394 0062 0899     		ldr	r1, [sp, #32]
 134:Core/Src/inverter_broadcast.c ****        (fault_codes_as_uint64[2] << 16) | (fault_codes_as_uint64[3] << 24) |
 395              		.loc 1 134 76 view .LVU110
 396 0064 0B43     		orrs	r3, r3, r1
 397              		.loc 1 135 41 view .LVU111
 398 0066 0A99     		ldr	r1, [sp, #40]
 399 0068 43EA0123 		orr	r3, r3, r1, lsl #8
 400              		.loc 1 135 76 view .LVU112
 401 006c 0C99     		ldr	r1, [sp, #48]
 402 006e 43EA0143 		orr	r3, r3, r1, lsl #16
 132:Core/Src/inverter_broadcast.c ****       (fault_codes_as_uint64[0] | (fault_codes_as_uint64[1] << 8) |
 403              		.loc 1 132 12 view .LVU113
 404 0072 0E99     		ldr	r1, [sp, #56]
 405 0074 43EA0163 		orr	r3, r3, r1, lsl #24
 406              	.LVL45:
 136:Core/Src/inverter_broadcast.c ****        (fault_codes_as_uint64[6] << 48) | (fault_codes_as_uint64[7] << 56));
 137:Core/Src/inverter_broadcast.c **** 
ARM GAS  /tmp/ccRkp5ZI.s 			page 11


 138:Core/Src/inverter_broadcast.c ****   fault_codes = (struct Fault_Codes){.mask = final_mask};
 407              		.loc 1 138 3 is_stmt 1 view .LVU114
 408              		.loc 1 138 15 is_stmt 0 view .LVU115
 409 0078 0249     		ldr	r1, .L22
 410 007a 0A60     		str	r2, [r1]
 411 007c 4B60     		str	r3, [r1, #4]
 139:Core/Src/inverter_broadcast.c **** }
 412              		.loc 1 139 1 view .LVU116
 413 007e 11B0     		add	sp, sp, #68
 414              	.LCFI6:
 415              		.cfi_def_cfa_offset 12
 416              		@ sp needed
 417 0080 30BD     		pop	{r4, r5, pc}
 418              	.LVL46:
 419              	.L23:
 420              		.loc 1 139 1 view .LVU117
 421 0082 00BF     		.align	2
 422              	.L22:
 423 0084 00000000 		.word	fault_codes
 424              		.cfi_endproc
 425              	.LFE1:
 427              		.section	.text.Check_Fault_Codes,"ax",%progbits
 428              		.align	1
 429              		.global	Check_Fault_Codes
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	Check_Fault_Codes:
 435              	.LVL47:
 436              	.LFB2:
 140:Core/Src/inverter_broadcast.c **** 
 141:Core/Src/inverter_broadcast.c **** size_t Check_Fault_Codes(enum POSSIBLE_FAULTS *buff) {
 437              		.loc 1 141 54 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		.loc 1 141 54 is_stmt 0 view .LVU119
 442 0000 70B5     		push	{r4, r5, r6, lr}
 443              	.LCFI7:
 444              		.cfi_def_cfa_offset 16
 445              		.cfi_offset 4, -16
 446              		.cfi_offset 5, -12
 447              		.cfi_offset 6, -8
 448              		.cfi_offset 14, -4
 449 0002 8646     		mov	lr, r0
 142:Core/Src/inverter_broadcast.c ****   size_t k = 0;
 450              		.loc 1 142 3 is_stmt 1 view .LVU120
 451              	.LVL48:
 143:Core/Src/inverter_broadcast.c ****   struct Fault_Codes fault_codes_snapshot = fault_codes;
 452              		.loc 1 143 3 view .LVU121
 453              		.loc 1 143 22 is_stmt 0 view .LVU122
 454 0004 164B     		ldr	r3, .L30
 455 0006 1D68     		ldr	r5, [r3]
 456              	.LVL49:
 457              		.loc 1 143 22 view .LVU123
 458 0008 5C68     		ldr	r4, [r3, #4]
 144:Core/Src/inverter_broadcast.c ****   for (int i = 0; i < 64; i++) {
ARM GAS  /tmp/ccRkp5ZI.s 			page 12


 459              		.loc 1 144 3 is_stmt 1 view .LVU124
 460              	.LBB3:
 461              		.loc 1 144 8 view .LVU125
 462              	.LVL50:
 463              		.loc 1 144 12 is_stmt 0 view .LVU126
 464 000a 0023     		movs	r3, #0
 465              	.LBE3:
 142:Core/Src/inverter_broadcast.c ****   size_t k = 0;
 466              		.loc 1 142 10 view .LVU127
 467 000c 1846     		mov	r0, r3
 468              	.LVL51:
 469              	.LBB4:
 470              		.loc 1 144 3 view .LVU128
 471 000e 00E0     		b	.L25
 472              	.LVL52:
 473              	.L26:
 474              		.loc 1 144 28 is_stmt 1 discriminator 2 view .LVU129
 475 0010 0133     		adds	r3, r3, #1
 476              	.LVL53:
 477              	.L25:
 478              		.loc 1 144 21 discriminator 1 view .LVU130
 479 0012 3F2B     		cmp	r3, #63
 480 0014 22DC     		bgt	.L29
 145:Core/Src/inverter_broadcast.c ****     if (fault_codes_snapshot.mask & (((uint64_t)1) << i)) {
 481              		.loc 1 145 5 view .LVU131
 482              		.loc 1 145 9 is_stmt 0 view .LVU132
 483 0016 C3F1200C 		rsb	ip, r3, #32
 484 001a A3F12001 		sub	r1, r3, #32
 485 001e 25FA03F2 		lsr	r2, r5, r3
 486 0022 04FA0CFC 		lsl	ip, r4, ip
 487 0026 42EA0C02 		orr	r2, r2, ip
 488 002a 24FA01F1 		lsr	r1, r4, r1
 489 002e 0A43     		orrs	r2, r2, r1
 490              		.loc 1 145 8 view .LVU133
 491 0030 12F0010F 		tst	r2, #1
 492 0034 ECD0     		beq	.L26
 146:Core/Src/inverter_broadcast.c ****       buff[k++] = (enum POSSIBLE_FAULTS)(((uint64_t)1) << i);
 493              		.loc 1 146 7 is_stmt 1 view .LVU134
 494              	.LVL54:
 495              		.loc 1 146 11 is_stmt 0 view .LVU135
 496 0036 0EEBC006 		add	r6, lr, r0, lsl #3
 497              		.loc 1 146 56 view .LVU136
 498 003a 0121     		movs	r1, #1
 499 003c A3F12002 		sub	r2, r3, #32
 500 0040 C3F1200C 		rsb	ip, r3, #32
 501 0044 01FA02F2 		lsl	r2, r1, r2
 502 0048 21FA0CFC 		lsr	ip, r1, ip
 503 004c 42EA0C02 		orr	r2, r2, ip
 504 0050 9940     		lsls	r1, r1, r3
 505              		.loc 1 146 17 view .LVU137
 506 0052 4EF83010 		str	r1, [lr, r0, lsl #3]
 507 0056 7260     		str	r2, [r6, #4]
 508              		.loc 1 146 13 view .LVU138
 509 0058 0130     		adds	r0, r0, #1
 510              	.LVL55:
 511              		.loc 1 146 13 view .LVU139
 512 005a D9E7     		b	.L26
ARM GAS  /tmp/ccRkp5ZI.s 			page 13


 513              	.L29:
 514              		.loc 1 146 13 view .LVU140
 515              	.LBE4:
 147:Core/Src/inverter_broadcast.c ****     }
 148:Core/Src/inverter_broadcast.c ****   }
 149:Core/Src/inverter_broadcast.c **** 
 150:Core/Src/inverter_broadcast.c ****   return k;
 516              		.loc 1 150 3 is_stmt 1 view .LVU141
 151:Core/Src/inverter_broadcast.c **** }
 517              		.loc 1 151 1 is_stmt 0 view .LVU142
 518 005c 70BD     		pop	{r4, r5, r6, pc}
 519              	.LVL56:
 520              	.L31:
 521              		.loc 1 151 1 view .LVU143
 522 005e 00BF     		.align	2
 523              	.L30:
 524 0060 00000000 		.word	fault_codes
 525              		.cfi_endproc
 526              	.LFE2:
 528              		.section	.text.Parse_Motor_Position_Information,"ax",%progbits
 529              		.align	1
 530              		.global	Parse_Motor_Position_Information
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	Parse_Motor_Position_Information:
 536              	.LVL57:
 537              	.LFB3:
 152:Core/Src/inverter_broadcast.c **** 
 153:Core/Src/inverter_broadcast.c **** void Parse_Motor_Position_Information(uint8_t *arr) {
 538              		.loc 1 153 53 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              		.loc 1 153 53 is_stmt 0 view .LVU145
 543 0000 00B5     		push	{lr}
 544              	.LCFI8:
 545              		.cfi_def_cfa_offset 4
 546              		.cfi_offset 14, -4
 154:Core/Src/inverter_broadcast.c **** 
 155:Core/Src/inverter_broadcast.c ****   int16_t motor_angle = ((int16_t)arr[0]) | (((int16_t)arr[1]) << 8);
 547              		.loc 1 155 3 is_stmt 1 view .LVU146
 548              		.loc 1 155 38 is_stmt 0 view .LVU147
 549 0002 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 550              		.loc 1 155 59 view .LVU148
 551 0004 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 552              		.loc 1 155 43 view .LVU149
 553 0006 1B02     		lsls	r3, r3, #8
 554 0008 1BB2     		sxth	r3, r3
 555              		.loc 1 155 11 view .LVU150
 556 000a 1943     		orrs	r1, r1, r3
 557              	.LVL58:
 156:Core/Src/inverter_broadcast.c ****   int16_t motor_speed = ((int16_t)arr[2]) | (((int16_t)arr[3]) << 8);
 558              		.loc 1 156 3 is_stmt 1 view .LVU151
 559              		.loc 1 156 38 is_stmt 0 view .LVU152
 560 000c 90F802E0 		ldrb	lr, [r0, #2]	@ zero_extendqisi2
 561              		.loc 1 156 59 view .LVU153
ARM GAS  /tmp/ccRkp5ZI.s 			page 14


 562 0010 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 563              		.loc 1 156 43 view .LVU154
 564 0012 1B02     		lsls	r3, r3, #8
 565 0014 1BB2     		sxth	r3, r3
 566              		.loc 1 156 11 view .LVU155
 567 0016 4EEA030E 		orr	lr, lr, r3
 568              	.LVL59:
 157:Core/Src/inverter_broadcast.c ****   int16_t electrical_output_freq = ((int16_t)arr[4]) | (((int16_t)arr[5]) << 8);
 569              		.loc 1 157 3 is_stmt 1 view .LVU156
 570              		.loc 1 157 49 is_stmt 0 view .LVU157
 571 001a 90F804C0 		ldrb	ip, [r0, #4]	@ zero_extendqisi2
 572              		.loc 1 157 70 view .LVU158
 573 001e 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 574              		.loc 1 157 54 view .LVU159
 575 0020 1B02     		lsls	r3, r3, #8
 576 0022 1BB2     		sxth	r3, r3
 577              		.loc 1 157 11 view .LVU160
 578 0024 4CEA030C 		orr	ip, ip, r3
 579              	.LVL60:
 158:Core/Src/inverter_broadcast.c ****   int16_t delta_resolver_filtered =
 580              		.loc 1 158 3 is_stmt 1 view .LVU161
 159:Core/Src/inverter_broadcast.c ****       ((int16_t)arr[6]) | (((int16_t)arr[7]) << 8);
 581              		.loc 1 159 20 is_stmt 0 view .LVU162
 582 0028 8279     		ldrb	r2, [r0, #6]	@ zero_extendqisi2
 583              		.loc 1 159 41 view .LVU163
 584 002a C379     		ldrb	r3, [r0, #7]	@ zero_extendqisi2
 585              		.loc 1 159 25 view .LVU164
 586 002c 1B02     		lsls	r3, r3, #8
 587 002e 1BB2     		sxth	r3, r3
 158:Core/Src/inverter_broadcast.c ****   int16_t delta_resolver_filtered =
 588              		.loc 1 158 11 view .LVU165
 589 0030 1A43     		orrs	r2, r2, r3
 590              	.LVL61:
 160:Core/Src/inverter_broadcast.c **** 
 161:Core/Src/inverter_broadcast.c ****   motor_position_information = (struct Motor_Position_Information){
 591              		.loc 1 161 3 is_stmt 1 view .LVU166
 592              		.loc 1 161 30 is_stmt 0 view .LVU167
 593 0032 044B     		ldr	r3, .L34
 594 0034 1980     		strh	r1, [r3]	@ movhi
 595 0036 A3F802E0 		strh	lr, [r3, #2]	@ movhi
 596 003a A3F804C0 		strh	ip, [r3, #4]	@ movhi
 597 003e DA80     		strh	r2, [r3, #6]	@ movhi
 162:Core/Src/inverter_broadcast.c ****       .motor_angle = motor_angle,
 163:Core/Src/inverter_broadcast.c ****       .motor_speed = motor_speed,
 164:Core/Src/inverter_broadcast.c ****       .electrical_output_freq = electrical_output_freq,
 165:Core/Src/inverter_broadcast.c ****       .delta_resolver_filtered = delta_resolver_filtered,
 166:Core/Src/inverter_broadcast.c ****   };
 167:Core/Src/inverter_broadcast.c **** }
 598              		.loc 1 167 1 view .LVU168
 599 0040 5DF804FB 		ldr	pc, [sp], #4
 600              	.L35:
 601              		.align	2
 602              	.L34:
 603 0044 00000000 		.word	motor_position_information
 604              		.cfi_endproc
 605              	.LFE3:
 607              		.section	.text.Parse_Voltage_Information,"ax",%progbits
ARM GAS  /tmp/ccRkp5ZI.s 			page 15


 608              		.align	1
 609              		.global	Parse_Voltage_Information
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 614              	Parse_Voltage_Information:
 615              	.LVL62:
 616              	.LFB4:
 168:Core/Src/inverter_broadcast.c **** 
 169:Core/Src/inverter_broadcast.c **** void Parse_Voltage_Information(uint8_t *arr) {
 617              		.loc 1 169 46 is_stmt 1 view -0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 0
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621              		.loc 1 169 46 is_stmt 0 view .LVU170
 622 0000 00B5     		push	{lr}
 623              	.LCFI9:
 624              		.cfi_def_cfa_offset 4
 625              		.cfi_offset 14, -4
 170:Core/Src/inverter_broadcast.c ****   int16_t dc_buc_voltage = ((int16_t)arr[0]) | (((int16_t)arr[1]) << 8);
 626              		.loc 1 170 3 is_stmt 1 view .LVU171
 627              		.loc 1 170 41 is_stmt 0 view .LVU172
 628 0002 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 629              		.loc 1 170 62 view .LVU173
 630 0004 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 631              		.loc 1 170 46 view .LVU174
 632 0006 1B02     		lsls	r3, r3, #8
 633 0008 1BB2     		sxth	r3, r3
 634              		.loc 1 170 11 view .LVU175
 635 000a 1943     		orrs	r1, r1, r3
 636              	.LVL63:
 171:Core/Src/inverter_broadcast.c ****   int16_t output_voltage = ((int16_t)arr[2]) | (((int16_t)arr[3]) << 8);
 637              		.loc 1 171 3 is_stmt 1 view .LVU176
 638              		.loc 1 171 41 is_stmt 0 view .LVU177
 639 000c 90F802E0 		ldrb	lr, [r0, #2]	@ zero_extendqisi2
 640              		.loc 1 171 62 view .LVU178
 641 0010 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 642              		.loc 1 171 46 view .LVU179
 643 0012 1B02     		lsls	r3, r3, #8
 644 0014 1BB2     		sxth	r3, r3
 645              		.loc 1 171 11 view .LVU180
 646 0016 4EEA030E 		orr	lr, lr, r3
 647              	.LVL64:
 172:Core/Src/inverter_broadcast.c ****   int16_t vab_vd_voltage = ((int16_t)arr[4]) | (((int16_t)arr[5]) << 8);
 648              		.loc 1 172 3 is_stmt 1 view .LVU181
 649              		.loc 1 172 41 is_stmt 0 view .LVU182
 650 001a 90F804C0 		ldrb	ip, [r0, #4]	@ zero_extendqisi2
 651              		.loc 1 172 62 view .LVU183
 652 001e 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 653              		.loc 1 172 46 view .LVU184
 654 0020 1B02     		lsls	r3, r3, #8
 655 0022 1BB2     		sxth	r3, r3
 656              		.loc 1 172 11 view .LVU185
 657 0024 4CEA030C 		orr	ip, ip, r3
 658              	.LVL65:
 173:Core/Src/inverter_broadcast.c ****   int16_t vbc_vq_voltage = ((int16_t)arr[6]) | (((int16_t)arr[7]) << 8);
 659              		.loc 1 173 3 is_stmt 1 view .LVU186
ARM GAS  /tmp/ccRkp5ZI.s 			page 16


 660              		.loc 1 173 41 is_stmt 0 view .LVU187
 661 0028 8279     		ldrb	r2, [r0, #6]	@ zero_extendqisi2
 662              		.loc 1 173 62 view .LVU188
 663 002a C379     		ldrb	r3, [r0, #7]	@ zero_extendqisi2
 664              		.loc 1 173 46 view .LVU189
 665 002c 1B02     		lsls	r3, r3, #8
 666 002e 1BB2     		sxth	r3, r3
 667              		.loc 1 173 11 view .LVU190
 668 0030 1A43     		orrs	r2, r2, r3
 669              	.LVL66:
 174:Core/Src/inverter_broadcast.c **** 
 175:Core/Src/inverter_broadcast.c ****   voltage_information = (struct Voltage_Information){
 670              		.loc 1 175 3 is_stmt 1 view .LVU191
 671              		.loc 1 175 23 is_stmt 0 view .LVU192
 672 0032 044B     		ldr	r3, .L38
 673 0034 1980     		strh	r1, [r3]	@ movhi
 674 0036 A3F802E0 		strh	lr, [r3, #2]	@ movhi
 675 003a A3F804C0 		strh	ip, [r3, #4]	@ movhi
 676 003e DA80     		strh	r2, [r3, #6]	@ movhi
 176:Core/Src/inverter_broadcast.c ****       .dc_bus_voltage = dc_buc_voltage,
 177:Core/Src/inverter_broadcast.c ****       .output_voltage = output_voltage,
 178:Core/Src/inverter_broadcast.c ****       .vab_vd_voltage = vab_vd_voltage,
 179:Core/Src/inverter_broadcast.c ****       .vbc_vq_voltage = vbc_vq_voltage,
 180:Core/Src/inverter_broadcast.c ****   };
 181:Core/Src/inverter_broadcast.c **** }
 677              		.loc 1 181 1 view .LVU193
 678 0040 5DF804FB 		ldr	pc, [sp], #4
 679              	.L39:
 680              		.align	2
 681              	.L38:
 682 0044 00000000 		.word	voltage_information
 683              		.cfi_endproc
 684              	.LFE4:
 686              		.global	fault_codes
 687              		.section	.bss.fault_codes,"aw",%nobits
 688              		.align	3
 691              	fault_codes:
 692 0000 00000000 		.space	8
 692      00000000 
 693              		.global	internal_states
 694              		.section	.bss.internal_states,"aw",%nobits
 695              		.align	2
 698              	internal_states:
 699 0000 00000000 		.space	21
 699      00000000 
 699      00000000 
 699      00000000 
 699      00000000 
 700              		.global	voltage_information
 701              		.section	.bss.voltage_information,"aw",%nobits
 702              		.align	2
 705              	voltage_information:
 706 0000 00000000 		.space	8
 706      00000000 
 707              		.global	motor_position_information
 708              		.section	.bss.motor_position_information,"aw",%nobits
 709              		.align	2
ARM GAS  /tmp/ccRkp5ZI.s 			page 17


 712              	motor_position_information:
 713 0000 00000000 		.space	8
 713      00000000 
 714              		.text
 715              	.Letext0:
 716              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stddef.h"
 717              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 718              		.file 4 "Core/Inc/inverter_broadcast.h"
 719              		.file 5 "<built-in>"
ARM GAS  /tmp/ccRkp5ZI.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 inverter_broadcast.c
     /tmp/ccRkp5ZI.s:20     .text.Parse_Internal_States:00000000 $t
     /tmp/ccRkp5ZI.s:26     .text.Parse_Internal_States:00000000 Parse_Internal_States
     /tmp/ccRkp5ZI.s:74     .text.Parse_Internal_States:0000002a $d
     /tmp/ccRkp5ZI.s:296    .text.Parse_Internal_States:00000118 $d
     /tmp/ccRkp5ZI.s:698    .bss.internal_states:00000000 internal_states
     /tmp/ccRkp5ZI.s:301    .text.Parse_Fault_Codes:00000000 $t
     /tmp/ccRkp5ZI.s:307    .text.Parse_Fault_Codes:00000000 Parse_Fault_Codes
     /tmp/ccRkp5ZI.s:423    .text.Parse_Fault_Codes:00000084 $d
     /tmp/ccRkp5ZI.s:691    .bss.fault_codes:00000000 fault_codes
     /tmp/ccRkp5ZI.s:428    .text.Check_Fault_Codes:00000000 $t
     /tmp/ccRkp5ZI.s:434    .text.Check_Fault_Codes:00000000 Check_Fault_Codes
     /tmp/ccRkp5ZI.s:524    .text.Check_Fault_Codes:00000060 $d
     /tmp/ccRkp5ZI.s:529    .text.Parse_Motor_Position_Information:00000000 $t
     /tmp/ccRkp5ZI.s:535    .text.Parse_Motor_Position_Information:00000000 Parse_Motor_Position_Information
     /tmp/ccRkp5ZI.s:603    .text.Parse_Motor_Position_Information:00000044 $d
     /tmp/ccRkp5ZI.s:712    .bss.motor_position_information:00000000 motor_position_information
     /tmp/ccRkp5ZI.s:608    .text.Parse_Voltage_Information:00000000 $t
     /tmp/ccRkp5ZI.s:614    .text.Parse_Voltage_Information:00000000 Parse_Voltage_Information
     /tmp/ccRkp5ZI.s:682    .text.Parse_Voltage_Information:00000044 $d
     /tmp/ccRkp5ZI.s:705    .bss.voltage_information:00000000 voltage_information
     /tmp/ccRkp5ZI.s:688    .bss.fault_codes:00000000 $d
     /tmp/ccRkp5ZI.s:695    .bss.internal_states:00000000 $d
     /tmp/ccRkp5ZI.s:702    .bss.voltage_information:00000000 $d
     /tmp/ccRkp5ZI.s:709    .bss.motor_position_information:00000000 $d
     /tmp/ccRkp5ZI.s:88     .text.Parse_Internal_States:00000037 $d
     /tmp/ccRkp5ZI.s:88     .text.Parse_Internal_States:00000038 $t

UNDEFINED SYMBOLS
memset
