jesd204_0_phy_gt_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_tx_startup_fsm.v,
jesd204_0_phy_gt_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_rx_startup_fsm.v,
jesd204_0_phy_gt_init.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/ip_0/jesd204_0_phy_gt_init.v,
jesd204_0_phy_gt_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/ip_0/jesd204_0_phy_gt_gt.v,
jesd204_0_phy_gt_multi_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/ip_0/jesd204_0_phy_gt_multi_gt.v,
jesd204_0_phy_gt_sync_block.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_sync_block.v,
jesd204_0_phy_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/ip_0/jesd204_0_phy_gt.v,
jesd204_0_phy_block.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/synth/jesd204_0_phy_block.v,
jesd204_0_phy_sync_block.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/synth/jesd204_0_phy_sync_block.v,
jesd204_0_phy_support.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/synth/jesd204_0_phy_support.v,
jesd204_0_phy_gt_common_wrapper.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/synth/jesd204_0_phy_gt_common_wrapper.v,
jesd204_0_phy_gtwizard_0_common.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/synth/jesd204_0_phy_gtwizard_0_common.v,
jesd204_0_phy.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_0_phy/synth/jesd204_0_phy.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
