
*** Running vivado
    with args -log bd_embVision_vga_timing_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_embVision_vga_timing_controller_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_embVision_vga_timing_controller_0_0.tcl -notrace
Command: synth_design -top bd_embVision_vga_timing_controller_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 387.406 ; gain = 98.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_embVision_vga_timing_controller_0_0' [c:/Projects/EmbeddedVision/BD/bd_embVision/ip/bd_embVision_vga_timing_controller_0_0/synth/bd_embVision_vga_timing_controller_0_0.vhd:93]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'vga_timing_controller_v1_0' declared at 'c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_controller_v1_0.vhd:5' bound to instance 'U0' of component 'vga_timing_controller_v1_0' [c:/Projects/EmbeddedVision/BD/bd_embVision/ip/bd_embVision_vga_timing_controller_0_0/synth/bd_embVision_vga_timing_controller_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'vga_timing_controller_v1_0' [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_controller_v1_0.vhd:60]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_timing_controller_v1_0_S00_AXI' [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_controller_v1_0_S00_AXI.vhd:99]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_controller_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-226] default block is never used [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_controller_v1_0_S00_AXI.vhd:366]
INFO: [Synth 8-638] synthesizing module 'vga_timing_ctrller' [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_ctrller.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'vga_timing_ctrller' (1#1) [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_ctrller.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_controller_v1_0_S00_AXI.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'vga_timing_controller_v1_0_S00_AXI' (2#1) [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_controller_v1_0_S00_AXI.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'vga_timing_controller_v1_0' (3#1) [c:/Projects/EmbeddedVision/BD/bd_embVision/ipshared/fffb/src/vga_timing_controller_v1_0.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'bd_embVision_vga_timing_controller_0_0' (4#1) [c:/Projects/EmbeddedVision/BD/bd_embVision/ip/bd_embVision_vga_timing_controller_0_0/synth/bd_embVision_vga_timing_controller_0_0.vhd:93]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_RED_I[3]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_RED_I[2]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_RED_I[1]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_RED_I[0]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_GREEN_I[3]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_GREEN_I[2]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_GREEN_I[1]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_GREEN_I[0]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_BLUE_I[3]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_BLUE_I[2]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_BLUE_I[1]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_BLUE_I[0]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port TVALID_I
WARNING: [Synth 8-3331] design vga_timing_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design vga_timing_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design vga_timing_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design vga_timing_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design vga_timing_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design vga_timing_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 442.566 ; gain = 153.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 442.566 ; gain = 153.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 442.566 ; gain = 153.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 793.555 ; gain = 2.246
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 793.555 ; gain = 504.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 793.555 ; gain = 504.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 793.555 ; gain = 504.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'vga_timing_ctrller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
        st_configuration |                              010 |                               01
              st_running |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'vga_timing_ctrller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 793.555 ; gain = 504.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 7     
	   2 Input     32 Bit       Adders := 13    
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_timing_ctrller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 7     
	   2 Input     32 Bit       Adders := 13    
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
Module vga_timing_controller_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_RED_I[3]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_RED_I[2]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_RED_I[1]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_RED_I[0]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_GREEN_I[3]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_GREEN_I[2]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_GREEN_I[1]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_GREEN_I[0]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_BLUE_I[3]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_BLUE_I[2]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_BLUE_I[1]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port RUYACIK_DATA_BLUE_I[0]
WARNING: [Synth 8-3331] design vga_timing_ctrller has unconnected port TVALID_I
WARNING: [Synth 8-3331] design bd_embVision_vga_timing_controller_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design bd_embVision_vga_timing_controller_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design bd_embVision_vga_timing_controller_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design bd_embVision_vga_timing_controller_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design bd_embVision_vga_timing_controller_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design bd_embVision_vga_timing_controller_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/vga_timing_controller_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][5]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][6]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][7]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][8]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][9]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][10]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][11]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][12]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][13]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][14]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][15]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][16]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][17]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][18]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][19]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][20]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][21]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][22]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][23]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][24]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][25]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][26]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][27]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][28]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][29]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][30]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_front_porch][31]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][5]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][6]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][7]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][8]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][9]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][10]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][11]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][12]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][13]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][14]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][14]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][15]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][15]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][16]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][16]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][17]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][17]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][18]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][18]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][19]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][19]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][20]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][20]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][21]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][21]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][22]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][22]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][23]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][23]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][24]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][24]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][25]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][25]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][26]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][26]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][27]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][27]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][28]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][28]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][29]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][29]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][30]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][30]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_front_porch][31]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_active][31]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][14]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][15]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][16]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][17]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][18]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][19]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][20]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][21]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][22]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][23]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][24]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][25]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][26]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][27]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][28]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][29]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_active][30]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][6]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][7]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][8]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][9]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][10]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][11]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][12]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][13]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][14]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][15]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Synth 8-3886] merging instance 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_back_porch][16]' (FDRE) to 'U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[v_sync_pulse][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_timing_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_timing_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[tready_out]) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][31]) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_timing_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module bd_embVision_vga_timing_controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 793.555 ; gain = 504.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 797.859 ; gain = 508.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 798.379 ; gain = 509.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 811.371 ; gain = 522.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 811.371 ; gain = 522.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 811.371 ; gain = 522.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 811.371 ; gain = 522.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 811.371 ; gain = 522.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 811.371 ; gain = 522.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 811.371 ; gain = 522.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   135|
|2     |LUT1   |   201|
|3     |LUT2   |   222|
|4     |LUT3   |    70|
|5     |LUT4   |    84|
|6     |LUT5   |    48|
|7     |LUT6   |    60|
|8     |FDRE   |   325|
|9     |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   |  1150|
|2     |  U0                                        |vga_timing_controller_v1_0         |  1147|
|3     |    vga_timing_controller_v1_0_S00_AXI_inst |vga_timing_controller_v1_0_S00_AXI |  1147|
|4     |      vga_timing_ctrller_inst               |vga_timing_ctrller                 |   919|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 811.371 ; gain = 522.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 811.371 ; gain = 171.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 811.371 ; gain = 522.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 819.262 ; gain = 538.262
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/EmbeddedVision/prj/EmbeddedVision.runs/bd_embVision_vga_timing_controller_0_0_synth_1/bd_embVision_vga_timing_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Projects/EmbeddedVision/BD/bd_embVision/ip/bd_embVision_vga_timing_controller_0_0/bd_embVision_vga_timing_controller_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/EmbeddedVision/prj/EmbeddedVision.runs/bd_embVision_vga_timing_controller_0_0_synth_1/bd_embVision_vga_timing_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_embVision_vga_timing_controller_0_0_utilization_synth.rpt -pb bd_embVision_vga_timing_controller_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 819.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 30 08:17:13 2020...
