rand init: tn = 64
Allocated 2048 DPU(s)

********** INIT DPUS **********
Test with generated data:
pos[1]=0.000000
pos[2]=0.000000
pos[3]=1.000000
pos[4]=0.000000
pos[5]=0.000000
pos[6]=0.000000


********** INIT SKIP LIST **********

**** INIT L2 ****
execute n=80000000 batchsize=1000000,1000000
0 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 14

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
1 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 63

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
2 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 54

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
3 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 64

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
4 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 63

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
5 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
6 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
7 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
8 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 58

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
9 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
10 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 57

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
11 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
12 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 57

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
13 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
14 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 58

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
15 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
16 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
17 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 58

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
18 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 58

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
19 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 58

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
20 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 58

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
21 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
22 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 56

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
23 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
24 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 65

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
25 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
26 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
27 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 62

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
28 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
29 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
30 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
31 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 57

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
32 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 57

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
33 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
34 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
35 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
36 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
37 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
38 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
39 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
40 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 57

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
41 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 62

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
42 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
43 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
44 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
45 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
46 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
47 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
48 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 62

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
49 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
50 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
51 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
52 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 63

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
53 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 62

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
54 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 63

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
55 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
56 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
57 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 63

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
58 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 62

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
59 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
60 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 57

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
61 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
62 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
63 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 62

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
64 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
65 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
66 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 57

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
67 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 64

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
68 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
69 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
70 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 58

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
71 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 59

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
72 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 62

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
73 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 63

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
74 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
75 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 61

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
76 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 62

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
77 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
78 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 60

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
79 insert 1000000

**** INIT HEIGHT ****

**** INSERT PREDECESSOR ****
Rounds: 64

**** INSERT L2 ****

**** INSERT L3 ****

**** BUILD L2 LR ****
execute finish!
1
execute n=20000000 batchsize=1000000,1000000
80 predecessor 1000000
Rounds: 62
81 predecessor 1000000
Rounds: 61
82 predecessor 1000000
Rounds: 62
83 predecessor 1000000
Rounds: 61
84 predecessor 1000000
Rounds: 58
85 predecessor 1000000
Rounds: 58
86 predecessor 1000000
Rounds: 61
87 predecessor 1000000
Rounds: 60
88 predecessor 1000000
Rounds: 59
89 predecessor 1000000
Rounds: 60
90 predecessor 1000000
Rounds: 59
91 predecessor 1000000
Rounds: 68
92 predecessor 1000000
Rounds: 66
93 predecessor 1000000
Rounds: 59
94 predecessor 1000000
Rounds: 61
95 predecessor 1000000
Rounds: 60
96 predecessor 1000000
Rounds: 61
97 predecessor 1000000
Rounds: 62
98 predecessor 1000000
Rounds: 62
99 predecessor 1000000
Rounds: 60
execute finish!
1
/----------------------------------------\
Timer -> exec:
        Average Time : 13.2652
          Total Time : 13.2652
Proportion:
 -> insert           : 0  % : -nan
 -> predecessor      : 99 % : 0.6612
 -> other            : 0  %
Details:
Occurance: 1
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor:
Average Time         : 0.6612
Total Time           : 13.224
Proportion:
 -> core             : 98 % : 0.653522
 -> fill result      : 0  % : 0.0021054
 -> sort             : 0  % : 0.00457406
 -> other            : 0  %
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core:
Average Time         : 0.653522
Total Time           : 13.0704
Proportion:
 -> L2               : 97 % : 0.634347
 -> L3               : 2  % : 0.0191706
 -> other            : 0  %
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2:
Average Time         : 0.634347
Total Time           : 12.6869
Proportion:
 -> exec             : 66 % : 0.0069456
 -> get result       : 6  % : 0.000703154
 -> taskgen          : 26 % : 0.00274383
 -> other            : 0  %
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec:
Average Time         : 0.0069456
Total Time           : 8.47363
Proportion:
 -> dpu              : 30 % : 0.00209429
 -> receive          : 38 % : 0.00265646
 -> send             : 31 % : 0.00219069
 -> other            : 0  %
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec -> dpu:
Average Time         : 0.00209429
Total Time           : 2.55504
Proportion:
 -> other            : 100%
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec -> receive:
Average Time         : 0.00265646
Total Time           : 3.24089
Proportion:
 -> post receiving   : 3  % : 0.000105861
 -> trigger          : 89 % : 0.00241035
 -> wait             : 4  % : 0.000107564
 -> other            : 2  %
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec -> receive -> post receiving:
Average Time         : 0.000105861
Total Time           : 0.127033
Proportion:
 -> other            : 100%
Details:
Occurance: 1200
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec -> receive -> trigger:
Average Time         : 0.00241035
Total Time           : 2.89242
Proportion:
 -> other            : 100%
Details:
Occurance: 1200
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec -> receive -> wait:
Average Time         : 0.000107564
Total Time           : 0.131229
Proportion:
 -> other            : 100%
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec -> send:
Average Time         : 0.00219069
Total Time           : 2.67264
Proportion:
 -> pre send         : 7  % : 0.000174865
 -> trigger          : 90 % : 0.00198828
 -> other            : 1  %
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec -> send -> pre send:
Average Time         : 0.000174865
Total Time           : 0.213335
Proportion:
 -> other            : 100%
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> exec -> send -> trigger:
Average Time         : 0.00198828
Total Time           : 2.4257
Proportion:
 -> other            : 100%
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> get result:
Average Time         : 0.000703154
Total Time           : 0.843785
Proportion:
 -> other            : 100%
Details:
Occurance: 1200
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> taskgen:
Average Time         : 0.00274383
Total Time           : 3.34748
Proportion:
 -> pack             : 6  % : 0.0001816
 -> search taskgen   : 62 % : 0.00171978
 -> other            : 30 %
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> taskgen -> pack:
Average Time         : 0.0001816
Total Time           : 0.221552
Proportion:
 -> other            : 100%
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L2 -> taskgen -> search taskgen:
Average Time         : 0.00171978
Total Time           : 2.09814
Proportion:
 -> other            : 100%
Details:
Occurance: 1220
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3:
Average Time         : 0.0191706
Total Time           : 0.383411
Proportion:
 -> exec             : 92 % : 0.0176924
 -> get result       : 2  % : 0.000474761
 -> taskgen          : 4  % : 0.000847032
 -> other            : 0  %
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec:
Average Time         : 0.0176924
Total Time           : 0.353849
Proportion:
 -> dpu              : 64 % : 0.0114504
 -> receive          : 20 % : 0.00358743
 -> send             : 14 % : 0.00264995
 -> other            : 0  %
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec -> dpu:
Average Time         : 0.0114504
Total Time           : 0.229008
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec -> receive:
Average Time         : 0.00358743
Total Time           : 0.0717487
Proportion:
 -> post receiving   : 2  % : 7.21758e-05
 -> trigger          : 93 % : 0.00334977
 -> wait             : 2  % : 9.13971e-05
 -> other            : 2  %
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec -> receive -> post receiving:
Average Time         : 7.21758e-05
Total Time           : 0.00144352
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec -> receive -> trigger:
Average Time         : 0.00334977
Total Time           : 0.0669954
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec -> receive -> wait:
Average Time         : 9.13971e-05
Total Time           : 0.00182794
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec -> send:
Average Time         : 0.00264995
Total Time           : 0.0529991
Proportion:
 -> pre send         : 8  % : 0.0002169
 -> trigger          : 90 % : 0.0024043
 -> other            : 1  %
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec -> send -> pre send:
Average Time         : 0.0002169
Total Time           : 0.00433799
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> exec -> send -> trigger:
Average Time         : 0.0024043
Total Time           : 0.048086
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> get result:
Average Time         : 0.000474761
Total Time           : 0.00949523
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> core -> L3 -> taskgen:
Average Time         : 0.000847032
Total Time           : 0.0169406
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> fill result:
Average Time         : 0.0021054
Total Time           : 0.042108
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

/----------------------------------------\
Timer -> exec -> predecessor -> sort:
Average Time         : 0.00457406
Total Time           : 0.0914812
Proportion:
 -> other            : 100%
Details:
Occurance: 20
\----------------------------------------/

Average Time: 13.265224
Average Time: 0.661200
Average Time: 0.653522
Average Time: 0.634347
Average Time: 0.006946
Average Time: 0.002094
Average Time: 0.002656
Average Time: 0.000106
Average Time: 0.002410
Average Time: 0.000108
Average Time: 0.002191
Average Time: 0.000175
Average Time: 0.001988
Average Time: 0.000703
Average Time: 0.002744
Average Time: 0.000182
Average Time: 0.001720
Average Time: 0.019171
Average Time: 0.017692
Average Time: 0.011450
Average Time: 0.003587
Average Time: 0.000072
Average Time: 0.003350
Average Time: 0.000091
Average Time: 0.002650
Average Time: 0.000217
Average Time: 0.002404
Average Time: 0.000475
Average Time: 0.000847
Average Time: 0.002105
Average Time: 0.004574
 -> exec
 -> exec -> predecessor
 -> exec -> predecessor -> core
 -> exec -> predecessor -> core -> L2
 -> exec -> predecessor -> core -> L2 -> exec
 -> exec -> predecessor -> core -> L2 -> exec -> dpu
 -> exec -> predecessor -> core -> L2 -> exec -> receive
 -> exec -> predecessor -> core -> L2 -> exec -> receive -> post receiving
 -> exec -> predecessor -> core -> L2 -> exec -> receive -> trigger
 -> exec -> predecessor -> core -> L2 -> exec -> receive -> wait
 -> exec -> predecessor -> core -> L2 -> exec -> send
 -> exec -> predecessor -> core -> L2 -> exec -> send -> pre send
 -> exec -> predecessor -> core -> L2 -> exec -> send -> trigger
 -> exec -> predecessor -> core -> L2 -> get result
 -> exec -> predecessor -> core -> L2 -> taskgen
 -> exec -> predecessor -> core -> L2 -> taskgen -> pack
 -> exec -> predecessor -> core -> L2 -> taskgen -> search taskgen
 -> exec -> predecessor -> core -> L3
 -> exec -> predecessor -> core -> L3 -> exec
 -> exec -> predecessor -> core -> L3 -> exec -> dpu
 -> exec -> predecessor -> core -> L3 -> exec -> receive
 -> exec -> predecessor -> core -> L3 -> exec -> receive -> post receiving
 -> exec -> predecessor -> core -> L3 -> exec -> receive -> trigger
 -> exec -> predecessor -> core -> L3 -> exec -> receive -> wait
 -> exec -> predecessor -> core -> L3 -> exec -> send
 -> exec -> predecessor -> core -> L3 -> exec -> send -> pre send
 -> exec -> predecessor -> core -> L3 -> exec -> send -> trigger
 -> exec -> predecessor -> core -> L3 -> get result
 -> exec -> predecessor -> core -> L3 -> taskgen
 -> exec -> predecessor -> fill result
 -> exec -> predecessor -> sort
total communication8853333344
total actual communication11038310400