#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar 31 18:28:42 2018
# Process ID: 7392
# Current directory: F:/ZYNQ/ZED/ZED.runs/impl_2
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: F:/ZYNQ/ZED/ZED.runs/impl_2/system_wrapper.vdi
# Journal file: F:/ZYNQ/ZED/ZED.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/ZED/userIP/CapturePWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/ZED/userIP/PWM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado2017.4/Vivado/2017.4/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_CapturePWM_0_0/system_CapturePWM_0_0.dcp' for cell 'system_i/CapturePWM_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_PWM_0_0/system_PWM_0_0.dcp' for cell 'system_i/PWM_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.dcp' for cell 'system_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_1/system_axi_uart16550_0_1.dcp' for cell 'system_i/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_0/system_axi_uart16550_1_0.dcp' for cell 'system_i/axi_uart16550_2'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_0/system_axi_uart16550_2_0.dcp' for cell 'system_i/axi_uart16550_3'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_0/system_axi_uart16550_3_0.dcp' for cell 'system_i/axi_uart16550_4'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_2/system_axi_uart16550_0_2.dcp' for cell 'system_i/axi_uart16550_5'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_1/system_axi_uart16550_1_1.dcp' for cell 'system_i/axi_uart16550_6'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_1/system_axi_uart16550_2_1.dcp' for cell 'system_i/axi_uart16550_7'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_1/system_axi_uart16550_3_1.dcp' for cell 'system_i/axi_uart16550_8'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_4_0/system_axi_uart16550_4_0.dcp' for cell 'system_i/axi_uart16550_9'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_rst_ps7_0_250M_0/system_rst_ps7_0_250M_0.dcp' for cell 'system_i/rst_ps7_0_250M'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_rst_ps7_0_250M_0/system_rst_ps7_0_250M_0_board.xdc] for cell 'system_i/rst_ps7_0_250M/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_rst_ps7_0_250M_0/system_rst_ps7_0_250M_0_board.xdc] for cell 'system_i/rst_ps7_0_250M/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_rst_ps7_0_250M_0/system_rst_ps7_0_250M_0.xdc] for cell 'system_i/rst_ps7_0_250M/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_rst_ps7_0_250M_0/system_rst_ps7_0_250M_0.xdc] for cell 'system_i/rst_ps7_0_250M/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_1/system_axi_uart16550_0_1_board.xdc] for cell 'system_i/axi_uart16550_1/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_1/system_axi_uart16550_0_1_board.xdc] for cell 'system_i/axi_uart16550_1/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_1/system_axi_uart16550_0_1.xdc] for cell 'system_i/axi_uart16550_1/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_1/system_axi_uart16550_0_1.xdc] for cell 'system_i/axi_uart16550_1/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0_board.xdc] for cell 'system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0_board.xdc] for cell 'system_i/axi_uart16550_0/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.xdc] for cell 'system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.xdc] for cell 'system_i/axi_uart16550_0/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_0/system_axi_uart16550_1_0_board.xdc] for cell 'system_i/axi_uart16550_2/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_0/system_axi_uart16550_1_0_board.xdc] for cell 'system_i/axi_uart16550_2/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_0/system_axi_uart16550_1_0.xdc] for cell 'system_i/axi_uart16550_2/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_0/system_axi_uart16550_1_0.xdc] for cell 'system_i/axi_uart16550_2/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_0/system_axi_uart16550_2_0_board.xdc] for cell 'system_i/axi_uart16550_3/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_0/system_axi_uart16550_2_0_board.xdc] for cell 'system_i/axi_uart16550_3/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_0/system_axi_uart16550_2_0.xdc] for cell 'system_i/axi_uart16550_3/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_0/system_axi_uart16550_2_0.xdc] for cell 'system_i/axi_uart16550_3/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_0/system_axi_uart16550_3_0_board.xdc] for cell 'system_i/axi_uart16550_4/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_0/system_axi_uart16550_3_0_board.xdc] for cell 'system_i/axi_uart16550_4/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_0/system_axi_uart16550_3_0.xdc] for cell 'system_i/axi_uart16550_4/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_0/system_axi_uart16550_3_0.xdc] for cell 'system_i/axi_uart16550_4/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_2/system_axi_uart16550_0_2_board.xdc] for cell 'system_i/axi_uart16550_5/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_2/system_axi_uart16550_0_2_board.xdc] for cell 'system_i/axi_uart16550_5/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_2/system_axi_uart16550_0_2.xdc] for cell 'system_i/axi_uart16550_5/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_2/system_axi_uart16550_0_2.xdc] for cell 'system_i/axi_uart16550_5/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_1/system_axi_uart16550_1_1_board.xdc] for cell 'system_i/axi_uart16550_6/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_1/system_axi_uart16550_1_1_board.xdc] for cell 'system_i/axi_uart16550_6/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_1/system_axi_uart16550_1_1.xdc] for cell 'system_i/axi_uart16550_6/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_1_1/system_axi_uart16550_1_1.xdc] for cell 'system_i/axi_uart16550_6/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_1/system_axi_uart16550_2_1_board.xdc] for cell 'system_i/axi_uart16550_7/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_1/system_axi_uart16550_2_1_board.xdc] for cell 'system_i/axi_uart16550_7/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_1/system_axi_uart16550_2_1.xdc] for cell 'system_i/axi_uart16550_7/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_2_1/system_axi_uart16550_2_1.xdc] for cell 'system_i/axi_uart16550_7/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_1/system_axi_uart16550_3_1_board.xdc] for cell 'system_i/axi_uart16550_8/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_1/system_axi_uart16550_3_1_board.xdc] for cell 'system_i/axi_uart16550_8/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_1/system_axi_uart16550_3_1.xdc] for cell 'system_i/axi_uart16550_8/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_3_1/system_axi_uart16550_3_1.xdc] for cell 'system_i/axi_uart16550_8/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_4_0/system_axi_uart16550_4_0_board.xdc] for cell 'system_i/axi_uart16550_9/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_4_0/system_axi_uart16550_4_0_board.xdc] for cell 'system_i/axi_uart16550_9/U0'
Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_4_0/system_axi_uart16550_4_0.xdc] for cell 'system_i/axi_uart16550_9/U0'
Finished Parsing XDC File [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_axi_uart16550_4_0/system_axi_uart16550_4_0.xdc] for cell 'system_i/axi_uart16550_9/U0'
Parsing XDC File [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[7]'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[6]'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[5]'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[4]'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[4]'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[5]'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[6]'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[7]'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_1_rxd'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_1_txd'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_1_txd'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_1_rxd'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_rxd'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_txd'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_txd'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_rxd'. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/ZYNQ/ZED/ZED.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

28 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 698.121 ; gain = 403.594
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.606 . Memory (MB): peak = 705.453 ; gain = 7.332
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10df477f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.796 . Memory (MB): peak = 1264.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 154 cells and removed 236 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: cf30d0e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1264.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 120 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19eeb062c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1264.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 303 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19eeb062c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1264.402 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19eeb062c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1264.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1264.402 ; gain = 0.000
Ending Logic Optimization Task | Checksum: db011eff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1264.402 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2205f3c8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1264.402 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1264.402 ; gain = 566.281
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1264.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/ZYNQ/ZED/ZED.runs/impl_2/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/ZYNQ/ZED/ZED.runs/impl_2/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1264.402 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 130d73718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1264.402 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1264.402 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18e78db0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1264.402 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1509b429e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1509b429e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.922 ; gain = 3.520
Phase 1 Placer Initialization | Checksum: 1509b429e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11ea601fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ea601fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11e70ee3a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 115256ba9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10eb75801

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10eb75801

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1309c8cc3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16169e012

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 136b7b64d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 136b7b64d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 87ce1c74

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1267.922 ; gain = 3.520
Phase 3 Detail Placement | Checksum: 87ce1c74

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1267.922 ; gain = 3.520

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b9608168

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: b9608168

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1309.145 ; gain = 44.742
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.060. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ec409fd2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.445 ; gain = 46.043
Phase 4.1 Post Commit Optimization | Checksum: ec409fd2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.445 ; gain = 46.043

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ec409fd2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.445 ; gain = 46.043

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ec409fd2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.445 ; gain = 46.043

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: dfb936da

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.445 ; gain = 46.043
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dfb936da

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.445 ; gain = 46.043
Ending Placer Task | Checksum: 6769f4af

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.445 ; gain = 46.043
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1310.445 ; gain = 46.043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.539 . Memory (MB): peak = 1310.758 ; gain = 0.262
INFO: [Common 17-1381] The checkpoint 'F:/ZYNQ/ZED/ZED.runs/impl_2/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1315.797 ; gain = 5.039
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1315.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1315.797 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4535281e ConstDB: 0 ShapeSum: 2234cc91 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ab3143e1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1445.219 ; gain = 126.727
Post Restoration Checksum: NetGraph: 8f7022d1 NumContArr: 1bc12110 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ab3143e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1445.219 ; gain = 126.727

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ab3143e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1445.219 ; gain = 126.727

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ab3143e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1445.219 ; gain = 126.727
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b5650b7e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1454.086 ; gain = 135.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.120 | TNS=-1.767 | WHS=-0.184 | THS=-195.456|

Phase 2 Router Initialization | Checksum: e9907f0a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 139afd5ee

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1538
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.325 | TNS=-1.355 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a64bdf17

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.256 | TNS=-0.927 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b8e18cfe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.150 | TNS=-0.731 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1919d226e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.417 | TNS=-1.123 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1e3f5506a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594
Phase 4 Rip-up And Reroute | Checksum: 1e3f5506a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d5cd1677

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.042 | TNS=-0.079 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 197a0ca5c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 197a0ca5c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594
Phase 5 Delay and Skew Optimization | Checksum: 197a0ca5c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24461db35

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.036 | TNS=-0.053 | WHS=0.072  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24461db35

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594
Phase 6 Post Hold Fix | Checksum: 24461db35

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.50803 %
  Global Horizontal Routing Utilization  = 1.82032 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 22317a8df

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22317a8df

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f3bcba4c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1454.086 ; gain = 135.594

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.036 | TNS=-0.053 | WHS=0.072  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f3bcba4c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1454.086 ; gain = 135.594
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1454.086 ; gain = 135.594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1454.086 ; gain = 138.289
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1454.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/ZYNQ/ZED/ZED.runs/impl_2/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/ZYNQ/ZED/ZED.runs/impl_2/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/ZYNQ/ZED/ZED.runs/impl_2/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Mar 31 18:30:51 2018...
