0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_2/Assign_4_2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_2/Assign_4_2.srcs/sim_1/new/testbench.v,1571980133,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_2/Assign_4_2.srcs/sources_1/new/FSM_1101.v,1571979907,verilog,,C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_2/Assign_4_2.srcs/sim_1/new/testbench.v,,FSM_1101,,,,,,,,
