[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/BitSelectSelect/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/BitSelectSelect/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<104> s<103> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<13> s<3> l<2:1> el<2:7>
n<top> u<3> t<StringConst> p<13> s<12> l<2:8> el<2:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<2:12> el<2:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<2:19> el<2:22>
n<> u<6> t<Data_type> p<7> c<5> l<2:19> el<2:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<2:19> el<2:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<2:19> el<2:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<2:12> el<2:22>
n<o> u<10> t<StringConst> p<11> l<2:23> el<2:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<2:12> el<2:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<2:11> el<2:25>
n<> u<13> t<Module_ansi_header> p<101> c<2> s<42> l<2:1> el<2:26>
n<> u<14> t<Struct_keyword> p<15> l<3:12> el<3:18>
n<> u<15> t<Struct_union> p<34> c<14> s<16> l<3:12> el<3:18>
n<> u<16> t<Packed_keyword> p<34> s<33> l<3:19> el<3:25>
n<> u<17> t<IntVec_TypeLogic> p<28> s<27> l<4:7> el<4:12>
n<9> u<18> t<IntConst> p<19> l<4:14> el<4:15>
n<> u<19> t<Primary_literal> p<20> c<18> l<4:14> el<4:15>
n<> u<20> t<Constant_primary> p<21> c<19> l<4:14> el<4:15>
n<> u<21> t<Constant_expression> p<26> c<20> s<25> l<4:14> el<4:15>
n<0> u<22> t<IntConst> p<23> l<4:16> el<4:17>
n<> u<23> t<Primary_literal> p<24> c<22> l<4:16> el<4:17>
n<> u<24> t<Constant_primary> p<25> c<23> l<4:16> el<4:17>
n<> u<25> t<Constant_expression> p<26> c<24> l<4:16> el<4:17>
n<> u<26> t<Constant_range> p<27> c<21> l<4:14> el<4:17>
n<> u<27> t<Packed_dimension> p<28> c<26> l<4:13> el<4:18>
n<> u<28> t<Data_type> p<29> c<17> l<4:7> el<4:18>
n<> u<29> t<Data_type_or_void> p<33> c<28> s<32> l<4:7> el<4:18>
n<min_v> u<30> t<StringConst> p<31> l<4:19> el<4:24>
n<> u<31> t<Variable_decl_assignment> p<32> c<30> l<4:19> el<4:24>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<4:19> el<4:24>
n<> u<33> t<Struct_union_member> p<34> c<29> l<4:7> el<4:25>
n<> u<34> t<Data_type> p<36> c<15> s<35> l<3:12> el<5:5>
n<filter_ctl_t> u<35> t<StringConst> p<36> l<5:6> el<5:18>
n<> u<36> t<Type_declaration> p<37> c<34> l<3:4> el<5:19>
n<> u<37> t<Data_declaration> p<38> c<36> l<3:4> el<5:19>
n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<3:4> el<5:19>
n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<3:4> el<5:19>
n<> u<40> t<Module_common_item> p<41> c<39> l<3:4> el<5:19>
n<> u<41> t<Module_or_generate_item> p<42> c<40> l<3:4> el<5:19>
n<> u<42> t<Non_port_module_item> p<101> c<41> s<74> l<3:4> el<5:19>
n<filter_ctl_t> u<43> t<StringConst> p<64> s<53> l<7:4> el<7:16>
n<1> u<44> t<IntConst> p<45> l<7:18> el<7:19>
n<> u<45> t<Primary_literal> p<46> c<44> l<7:18> el<7:19>
n<> u<46> t<Constant_primary> p<47> c<45> l<7:18> el<7:19>
n<> u<47> t<Constant_expression> p<52> c<46> s<51> l<7:18> el<7:19>
n<0> u<48> t<IntConst> p<49> l<7:20> el<7:21>
n<> u<49> t<Primary_literal> p<50> c<48> l<7:20> el<7:21>
n<> u<50> t<Constant_primary> p<51> c<49> l<7:20> el<7:21>
n<> u<51> t<Constant_expression> p<52> c<50> l<7:20> el<7:21>
n<> u<52> t<Constant_range> p<53> c<47> l<7:18> el<7:21>
n<> u<53> t<Packed_dimension> p<64> c<52> s<63> l<7:17> el<7:22>
n<2> u<54> t<IntConst> p<55> l<7:23> el<7:24>
n<> u<55> t<Primary_literal> p<56> c<54> l<7:23> el<7:24>
n<> u<56> t<Constant_primary> p<57> c<55> l<7:23> el<7:24>
n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<7:23> el<7:24>
n<0> u<58> t<IntConst> p<59> l<7:25> el<7:26>
n<> u<59> t<Primary_literal> p<60> c<58> l<7:25> el<7:26>
n<> u<60> t<Constant_primary> p<61> c<59> l<7:25> el<7:26>
n<> u<61> t<Constant_expression> p<62> c<60> l<7:25> el<7:26>
n<> u<62> t<Constant_range> p<63> c<57> l<7:23> el<7:26>
n<> u<63> t<Packed_dimension> p<64> c<62> l<7:22> el<7:27>
n<> u<64> t<Data_type> p<68> c<43> s<67> l<7:4> el<7:27>
n<a> u<65> t<StringConst> p<66> l<7:28> el<7:29>
n<> u<66> t<Variable_decl_assignment> p<67> c<65> l<7:28> el<7:29>
n<> u<67> t<List_of_variable_decl_assignments> p<68> c<66> l<7:28> el<7:29>
n<> u<68> t<Variable_declaration> p<69> c<64> l<7:4> el<7:30>
n<> u<69> t<Data_declaration> p<70> c<68> l<7:4> el<7:30>
n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<7:4> el<7:30>
n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<7:4> el<7:30>
n<> u<72> t<Module_common_item> p<73> c<71> l<7:4> el<7:30>
n<> u<73> t<Module_or_generate_item> p<74> c<72> l<7:4> el<7:30>
n<> u<74> t<Non_port_module_item> p<101> c<73> s<99> l<7:4> el<7:30>
n<a> u<75> t<StringConst> p<85> s<79> l<8:11> el<8:12>
n<0> u<76> t<IntConst> p<77> l<8:13> el<8:14>
n<> u<77> t<Primary_literal> p<78> c<76> l<8:13> el<8:14>
n<> u<78> t<Constant_primary> p<79> c<77> l<8:13> el<8:14>
n<> u<79> t<Constant_expression> p<85> c<78> s<83> l<8:13> el<8:14>
n<0> u<80> t<IntConst> p<81> l<8:16> el<8:17>
n<> u<81> t<Primary_literal> p<82> c<80> l<8:16> el<8:17>
n<> u<82> t<Constant_primary> p<83> c<81> l<8:16> el<8:17>
n<> u<83> t<Constant_expression> p<85> c<82> s<84> l<8:16> el<8:17>
n<min_v> u<84> t<StringConst> p<85> l<8:19> el<8:24>
n<> u<85> t<Hierarchical_identifier> p<86> c<75> l<8:11> el<8:24>
n<> u<86> t<Ps_or_hierarchical_identifier> p<89> c<85> s<88> l<8:11> el<8:24>
n<> u<87> t<Constant_bit_select> p<88> l<8:25> el<8:25>
n<> u<88> t<Constant_select> p<89> c<87> l<8:25> el<8:25>
n<> u<89> t<Net_lvalue> p<94> c<86> s<93> l<8:11> el<8:24>
n<> u<90> t<Number_Tick1> p<91> l<8:27> el<8:29>
n<> u<91> t<Primary_literal> p<92> c<90> l<8:27> el<8:29>
n<> u<92> t<Primary> p<93> c<91> l<8:27> el<8:29>
n<> u<93> t<Expression> p<94> c<92> l<8:27> el<8:29>
n<> u<94> t<Net_assignment> p<95> c<89> l<8:11> el<8:29>
n<> u<95> t<List_of_net_assignments> p<96> c<94> l<8:11> el<8:29>
n<> u<96> t<Continuous_assign> p<97> c<95> l<8:4> el<8:30>
n<> u<97> t<Module_common_item> p<98> c<96> l<8:4> el<8:30>
n<> u<98> t<Module_or_generate_item> p<99> c<97> l<8:4> el<8:30>
n<> u<99> t<Non_port_module_item> p<101> c<98> s<100> l<8:4> el<8:30>
n<> u<100> t<ENDMODULE> p<101> l<9:1> el<9:10>
n<> u<101> t<Module_declaration> p<102> c<13> l<2:1> el<9:10>
n<> u<102> t<Description> p<103> c<101> l<2:1> el<9:10>
n<> u<103> t<Source_text> p<104> c<102> l<2:1> el<9:10>
n<> u<104> t<Top_level_rule> c<1> l<2:1> el<10:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitSelectSelect/dut.sv:2:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/BitSelectSelect/dut.sv:2:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/BitSelectSelect/dut.sv:2:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             4
constant                                              20
cont_assign                                            2
design                                                 1
hier_path                                              2
int_typespec                                           3
int_var                                                1
logic_net                                              2
logic_typespec                                         1
module_inst                                            4
packed_array_typespec                                  2
packed_array_var                                       1
port                                                   2
range                                                  7
ref_obj                                               12
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                             6
constant                                              21
cont_assign                                            3
design                                                 1
hier_path                                              3
int_typespec                                           3
int_var                                                1
logic_net                                              2
logic_typespec                                         1
module_inst                                            4
packed_array_typespec                                  2
packed_array_var                                       1
port                                                   3
range                                                  7
ref_obj                                               15
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitSelectSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BitSelectSelect/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BitSelectSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (filter_ctl_t), line:3:12, endln:5:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:filter_ctl_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (min_v), line:4:19, endln:4:24
      |vpiParent:
      \_struct_typespec: (filter_ctl_t), line:3:12, endln:5:5
      |vpiName:min_v
      |vpiTypespec:
      \_ref_obj: (work@top.filter_ctl_t.min_v)
        |vpiParent:
        \_typespec_member: (min_v), line:4:19, endln:4:24
        |vpiFullName:work@top.filter_ctl_t.min_v
        |vpiActual:
        \_logic_typespec: , line:4:7, endln:4:18
      |vpiRefFile:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:18
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:2:23, endln:2:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.a), line:7:28, endln:7:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_ref_obj: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:7:28, endln:7:29
      |vpiFullName:work@top.a
      |vpiActual:
      \_packed_array_typespec: , line:7:4, endln:7:22
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiPort:
  \_port: (o), line:2:23, endln:2:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:2:23, endln:2:24
      |vpiParent:
      \_port: (o), line:2:23, endln:2:24
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:2:23, endln:2:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:2:23, endln:2:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:2:19, endln:2:22
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_constant: , line:8:27, endln:8:29
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:29
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:29
      |vpiName:a[0][0].min_v
      |vpiActual:
      \_bit_select: (a[0]), line:8:11, endln:8:12
        |vpiParent:
        \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
        |vpiName:a
        |vpiFullName:a[0]
        |vpiIndex:
        \_constant: , line:8:13, endln:8:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (a[0][0]), line:8:13, endln:8:14
        |vpiParent:
        \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
        |vpiFullName:a[0][0]
        |vpiIndex:
        \_constant: , line:8:16, endln:8:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (a[0][0].min_v), line:8:19, endln:8:24
        |vpiParent:
        \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
        |vpiName:min_v
        |vpiFullName:a[0][0].min_v
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:2:23, endln:2:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_int_var: (work@top.o), line:2:23, endln:2:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:2:19, endln:2:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiVariables:
  \_packed_array_var: (work@top.a), line:7:28, endln:7:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:7:17, endln:7:22
      |vpiParent:
      \_packed_array_var: (work@top.a), line:7:28, endln:7:29
      |vpiLeftRange:
      \_constant: , line:7:18, endln:7:19
        |vpiParent:
        \_range: , line:7:17, endln:7:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:7:20, endln:7:21
        |vpiParent:
        \_range: , line:7:17, endln:7:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:7:22, endln:7:27
      |vpiParent:
      \_packed_array_var: (work@top.a), line:7:28, endln:7:29
      |vpiLeftRange:
      \_constant: , line:7:23, endln:7:24
        |vpiParent:
        \_range: , line:7:22, endln:7:27
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:7:25, endln:7:26
        |vpiParent:
        \_range: , line:7:22, endln:7:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@top.a)
      |vpiParent:
      \_packed_array_var: (work@top.a), line:7:28, endln:7:29
      |vpiTypespec:
      \_ref_obj: (work@top.a)
        |vpiParent:
        \_struct_var: (work@top.a)
        |vpiFullName:work@top.a
        |vpiActual:
        \_struct_typespec: (filter_ctl_t), line:3:12, endln:5:5
      |vpiFullName:work@top.a
  |vpiTypedef:
  \_struct_typespec: (filter_ctl_t), line:3:12, endln:5:5
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:2:23, endln:2:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:2:23, endln:2:24
      |vpiParent:
      \_port: (o), line:2:23, endln:2:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:2:23, endln:2:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:2:23, endln:2:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:2:19, endln:2:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_constant: , line:8:27, endln:8:29
      |vpiDecompile:1023
      |vpiSize:10
      |UINT:1023
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:29
      |vpiName:a[0][0].min_v
      |vpiActual:
      \_bit_select: (a[0]), line:8:11, endln:8:12
        |vpiParent:
        \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
        |vpiName:a
        |vpiFullName:a[0]
        |vpiActual:
        \_packed_array_var: (work@top.a), line:7:28, endln:7:29
        |vpiIndex:
        \_constant: , line:8:13, endln:8:14
          |vpiParent:
          \_bit_select: (a[0]), line:8:11, endln:8:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (a[0][0]), line:8:13, endln:8:14
        |vpiParent:
        \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
        |vpiFullName:a[0][0]
        |vpiIndex:
        \_constant: , line:8:16, endln:8:17
          |vpiParent:
          \_bit_select: (a[0][0]), line:8:13, endln:8:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (a[0][0].min_v), line:8:19, endln:8:24
        |vpiParent:
        \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
        |vpiName:min_v
        |vpiFullName:a[0][0].min_v
        |vpiActual:
        \_typespec_member: (min_v), line:4:19, endln:4:24
\_weaklyReferenced:
\_logic_typespec: , line:4:7, endln:4:18
  |vpiParent:
  \_typespec_member: (min_v), line:4:19, endln:4:24
  |vpiRange:
  \_range: , line:4:13, endln:4:18
    |vpiParent:
    \_logic_typespec: , line:4:7, endln:4:18
    |vpiLeftRange:
    \_constant: , line:4:14, endln:4:15
      |vpiParent:
      \_range: , line:4:13, endln:4:18
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:16, endln:4:17
      |vpiParent:
      \_range: , line:4:13, endln:4:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:2:19, endln:2:22
  |vpiSigned:1
\_int_typespec: , line:2:19, endln:2:22
  |vpiParent:
  \_int_var: (work@top.o), line:2:23, endln:2:24
  |vpiSigned:1
\_int_typespec: , line:2:19, endln:2:22
  |vpiSigned:1
\_packed_array_typespec: , line:7:4, endln:7:22
  |vpiRange:
  \_range: , line:7:17, endln:7:22
    |vpiParent:
    \_packed_array_typespec: , line:7:4, endln:7:22
    |vpiLeftRange:
    \_constant: , line:7:18, endln:7:19
      |vpiParent:
      \_range: , line:7:17, endln:7:22
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:20, endln:7:21
      |vpiParent:
      \_range: , line:7:17, endln:7:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:7:22, endln:7:27
    |vpiParent:
    \_packed_array_typespec: , line:7:4, endln:7:22
    |vpiLeftRange:
    \_constant: , line:7:23, endln:7:24
      |vpiParent:
      \_range: , line:7:22, endln:7:27
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:25, endln:7:26
      |vpiParent:
      \_range: , line:7:22, endln:7:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_obj: 
    |vpiParent:
    \_packed_array_typespec: , line:7:4, endln:7:22
    |vpiActual:
    \_struct_typespec: (filter_ctl_t), line:3:12, endln:5:5
\_cont_assign: , line:8:11, endln:8:29
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
  |vpiRhs:
  \_constant: , line:8:27, endln:8:29
  |vpiLhs:
  \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
    |vpiParent:
    \_cont_assign: , line:8:11, endln:8:29
    |vpiName:a[0][0].min_v
    |vpiActual:
    \_bit_select: (a[0]), line:8:11, endln:8:12
      |vpiParent:
      \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
      |vpiName:a
      |vpiFullName:a[0]
      |vpiIndex:
      \_constant: , line:8:13, endln:8:14
    |vpiActual:
    \_bit_select: (a[0][0]), line:8:13, endln:8:14
      |vpiParent:
      \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
      |vpiFullName:a[0][0]
      |vpiActual:
      \_packed_array_var: (work@top.a), line:7:28, endln:7:29
      |vpiIndex:
      \_constant: , line:8:16, endln:8:17
    |vpiActual:
    \_ref_obj: (a[0][0].min_v), line:8:19, endln:8:24
      |vpiParent:
      \_hier_path: (a[0][0].min_v), line:8:11, endln:8:12
      |vpiName:min_v
      |vpiFullName:a[0][0].min_v
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BitSelectSelect/dut.sv | ${SURELOG_DIR}/build/regression/BitSelectSelect/roundtrip/dut_000.sv | 4 | 9 |