Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_Qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at DE2_115_Qsys_sdram_0_test_component.v(238): extended using "x" or "z" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0_test_component.v Line: 238
Warning (10273): Verilog HDL warning at DE2_115_Qsys_sdram_0_test_component.v(239): extended using "x" or "z" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0_test_component.v Line: 239
Warning (10273): Verilog HDL warning at DE2_115_Qsys_sdram_0_test_component.v(240): extended using "x" or "z" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0_test_component.v Line: 240
Warning (10273): Verilog HDL warning at DE2_115_Qsys_sdram_0_test_component.v(241): extended using "x" or "z" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0_test_component.v Line: 241
