Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 15 10:55:18 2024
| Host         : eliton-notebook running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12        9.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     9.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    DUT/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y54    DUT1/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y74    DUT1/q_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    DUT2/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    DUT/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    DUT/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54    DUT1/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54    DUT1/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74    DUT1/q_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74    DUT1/q_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    DUT2/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    DUT2/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    DUT/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    DUT/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54    DUT1/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54    DUT1/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74    DUT1/q_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74    DUT1/q_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    DUT2/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    DUT2/q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_sum
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 3.941ns (58.282%)  route 2.821ns (41.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.738     5.406    DUT/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  DUT/q_reg/Q
                         net (fo=1, routed)           2.821     8.684    q_sum_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.169 r  q_sum_OBUF_inst/O
                         net (fo=0)                   0.000    12.169    q_sum
    G14                                                               r  q_sum (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 3.966ns (62.758%)  route 2.353ns (37.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.720     5.388    DUT1/clock_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  DUT1/q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  DUT1/q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.353     8.198    lopt
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.708 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    11.708    c
    D18                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_or
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 4.133ns (68.380%)  route 1.911ns (31.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.738     5.406    DUT2/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  DUT2/q_reg/Q
                         net (fo=1, routed)           1.911     7.737    q_or_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.714    11.451 r  q_or_OBUF_inst/O
                         net (fo=0)                   0.000    11.451    q_or
    M15                                                               r  q_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_and
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.987ns (70.538%)  route 1.665ns (29.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.740     5.408    DUT1/clock_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  DUT1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  DUT1/q_reg/Q
                         net (fo=1, routed)           1.665     7.530    c_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.061 r  q_and_OBUF_inst/O
                         net (fo=0)                   0.000    11.061    q_and
    M14                                                               r  q_and (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_and
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.373ns (80.514%)  route 0.332ns (19.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.588     1.500    DUT1/clock_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  DUT1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  DUT1/q_reg/Q
                         net (fo=1, routed)           0.332     1.973    c_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.205 r  q_and_OBUF_inst/O
                         net (fo=0)                   0.000     3.205    q_and
    M14                                                               r  q_and (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_or
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.422ns (77.062%)  route 0.423ns (22.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.586     1.498    DUT2/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  DUT2/q_reg/Q
                         net (fo=1, routed)           0.423     2.049    q_or_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.294     3.343 r  q_or_OBUF_inst/O
                         net (fo=0)                   0.000     3.343    q_or
    M15                                                               r  q_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.352ns (66.917%)  route 0.668ns (33.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.575     1.487    DUT1/clock_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  DUT1/q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  DUT1/q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.668     2.296    lopt
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.507 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     3.507    c
    D18                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_sum
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.328ns (62.541%)  route 0.795ns (37.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.586     1.498    DUT/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  DUT/q_reg/Q
                         net (fo=1, routed)           0.795     2.434    q_sum_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.621 r  q_sum_OBUF_inst/O
                         net (fo=0)                   0.000     3.621    q_sum
    G14                                                               r  q_sum (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT1/q_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 1.575ns (29.173%)  route 3.823ns (70.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  a_IBUF_inst/O
                         net (fo=4, routed)           2.926     4.377    DUT1/a_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.501 r  DUT1/q_i_1/O
                         net (fo=2, routed)           0.897     5.398    DUT1/q_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  DUT1/q_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.546     4.937    DUT1/clock_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  DUT1/q_reg_lopt_replica/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT1/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.918ns  (logic 1.575ns (32.017%)  route 3.344ns (67.983%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  a_IBUF_inst/O
                         net (fo=4, routed)           2.926     4.377    DUT1/a_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.501 r  DUT1/q_i_1/O
                         net (fo=2, routed)           0.417     4.918    DUT1/q_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  DUT1/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.563     4.954    DUT1/clock_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  DUT1/q_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.575ns (33.842%)  route 3.078ns (66.158%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  a_IBUF_inst/O
                         net (fo=4, routed)           2.691     4.142    DUT/a_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.266 r  DUT/q_i_1__0/O
                         net (fo=2, routed)           0.387     4.653    DUT/a
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.561     4.952    DUT/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT2/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.575ns (33.842%)  route 3.078ns (66.158%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  a_IBUF_inst/O
                         net (fo=4, routed)           2.691     4.142    DUT/a_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.266 r  DUT/q_i_1__0/O
                         net (fo=2, routed)           0.387     4.653    DUT2/q_reg_0
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.561     4.952    DUT2/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.575ns (33.846%)  route 3.078ns (66.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  a_IBUF_inst/O
                         net (fo=4, routed)           2.596     4.047    DUT2/a_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.171 r  DUT2/q_i_2/O
                         net (fo=3, routed)           0.482     4.653    DUT2/a
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.561     4.952    DUT2/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.575ns (34.519%)  route 2.987ns (65.481%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  a_IBUF_inst/O
                         net (fo=4, routed)           2.596     4.047    DUT2/a_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.171 r  DUT2/q_i_2/O
                         net (fo=3, routed)           0.391     4.562    DUT/q_reg_0
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.561     4.952    DUT/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT2/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.575ns (34.519%)  route 2.987ns (65.481%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  a_IBUF_inst/O
                         net (fo=4, routed)           2.596     4.047    DUT2/a_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.171 r  DUT2/q_i_2/O
                         net (fo=3, routed)           0.391     4.562    DUT2/a
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.561     4.952    DUT2/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 1.575ns (36.896%)  route 2.693ns (63.104%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  a_IBUF_inst/O
                         net (fo=4, routed)           2.693     4.144    DUT/a_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.124     4.268 r  DUT/q_i_3/O
                         net (fo=1, routed)           0.000     4.268    DUT/q_i_3_n_0
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.561     4.952    DUT/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.265ns (35.085%)  route 0.491ns (64.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  b_IBUF_inst/O
                         net (fo=4, routed)           0.372     0.593    DUT/b_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.638 r  DUT/q_i_1__0/O
                         net (fo=2, routed)           0.119     0.757    DUT/a
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     2.015    DUT/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT2/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.265ns (35.085%)  route 0.491ns (64.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  b_IBUF_inst/O
                         net (fo=4, routed)           0.372     0.593    DUT/b_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.638 r  DUT/q_i_1__0/O
                         net (fo=2, routed)           0.119     0.757    DUT2/q_reg_0
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     2.015    DUT2/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.265ns (32.835%)  route 0.543ns (67.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  b_IBUF_inst/O
                         net (fo=4, routed)           0.543     0.764    DUT/b_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.809 r  DUT/q_i_3/O
                         net (fo=1, routed)           0.000     0.809    DUT/q_i_3_n_0
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     2.015    DUT/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT1/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.265ns (30.036%)  route 0.618ns (69.964%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  b_IBUF_inst/O
                         net (fo=4, routed)           0.458     0.679    DUT1/b_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  DUT1/q_i_1/O
                         net (fo=2, routed)           0.160     0.884    DUT1/q_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  DUT1/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.017    DUT1/clock_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  DUT1/q_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.265ns (28.376%)  route 0.670ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  b_IBUF_inst/O
                         net (fo=4, routed)           0.542     0.763    DUT2/b_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.808 r  DUT2/q_i_2/O
                         net (fo=3, routed)           0.128     0.936    DUT/q_reg_0
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     2.015    DUT/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT/q_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT2/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.265ns (28.376%)  route 0.670ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  b_IBUF_inst/O
                         net (fo=4, routed)           0.542     0.763    DUT2/b_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.808 r  DUT2/q_i_2/O
                         net (fo=3, routed)           0.128     0.936    DUT2/a
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     2.015    DUT2/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.265ns (27.561%)  route 0.698ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  b_IBUF_inst/O
                         net (fo=4, routed)           0.542     0.763    DUT2/b_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.808 r  DUT2/q_i_2/O
                         net (fo=3, routed)           0.156     0.963    DUT2/a
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     2.015    DUT2/clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  DUT2/q_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT1/q_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.265ns (24.594%)  route 0.814ns (75.406%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  b_IBUF_inst/O
                         net (fo=4, routed)           0.458     0.679    DUT1/b_IBUF
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  DUT1/q_i_1/O
                         net (fo=2, routed)           0.356     1.079    DUT1/q_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  DUT1/q_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.842     2.001    DUT1/clock_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  DUT1/q_reg_lopt_replica/C





