/* Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module primitive_example_design_3(Z, ibuf1_en, z_out, a_out, b_out, i_buf_reset, i_buf_load_acc, i_buf_saturate, i_buf_clk, i_buf_ACC_FIR, o_buf_dly_b, i_buf_feedback, i_buf_shift_right, i_buf_round, i_buf_subtract, i_buf_unsigned_a, i_buf_unsigned_b);
  input [2:0] i_buf_feedback;
  input i_buf_load_acc;
  input i_buf_reset;
  input i_buf_round;
  input i_buf_saturate;
  input [5:0] i_buf_shift_right;
  input i_buf_subtract;
  input i_buf_unsigned_a;
  input i_buf_unsigned_b;
  input [19:0] a_out;
  input i_buf_clk;
  input [19:0] ibuf1_en;
  input [17:0] b_out;
  input [5:0] i_buf_ACC_FIR;
  output [37:0] Z;
  output [17:0] o_buf_dly_b;
  output [37:0] z_out;
  (* src = "./rtl/primitive_example_design_3.v:30.14-30.28" *)
  (* src = "./rtl/primitive_example_design_3.v:30.14-30.28" *)
  wire [2:0] i_buf_feedback;
  (* src = "./rtl/primitive_example_design_3.v:27.33-27.47" *)
  (* src = "./rtl/primitive_example_design_3.v:27.33-27.47" *)
  wire i_buf_load_acc;
  (* src = "./rtl/primitive_example_design_3.v:27.21-27.32" *)
  (* src = "./rtl/primitive_example_design_3.v:27.21-27.32" *)
  wire i_buf_reset;
  (* src = "./rtl/primitive_example_design_3.v:32.8-32.19" *)
  (* src = "./rtl/primitive_example_design_3.v:32.8-32.19" *)
  wire i_buf_round;
  (* src = "./rtl/primitive_example_design_3.v:27.48-27.62" *)
  (* src = "./rtl/primitive_example_design_3.v:27.48-27.62" *)
  wire i_buf_saturate;
  (* src = "./rtl/primitive_example_design_3.v:31.14-31.31" *)
  (* src = "./rtl/primitive_example_design_3.v:31.14-31.31" *)
  wire [5:0] i_buf_shift_right;
  (* src = "./rtl/primitive_example_design_3.v:32.20-32.34" *)
  (* src = "./rtl/primitive_example_design_3.v:32.20-32.34" *)
  wire i_buf_subtract;
  (* src = "./rtl/primitive_example_design_3.v:32.35-32.51" *)
  (* src = "./rtl/primitive_example_design_3.v:32.35-32.51" *)
  wire i_buf_unsigned_a;
  (* src = "./rtl/primitive_example_design_3.v:32.52-32.68" *)
  (* src = "./rtl/primitive_example_design_3.v:32.52-32.68" *)
  wire i_buf_unsigned_b;
  (* src = "./rtl/primitive_example_design_3.v:25.15-25.20" *)
  (* src = "./rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire [19:0] a_out;
  (* src = "./rtl/primitive_example_design_3.v:27.63-27.72" *)
  (* src = "./rtl/primitive_example_design_3.v:27.63-27.72" *)
  wire i_buf_clk;
  (* src = "./rtl/primitive_example_design_3.v:18.18-18.26" *)
  (* src = "./rtl/primitive_example_design_3.v:18.18-18.26" *)
  wire [19:0] ibuf1_en;
  (* src = "./rtl/primitive_example_design_3.v:26.15-26.20" *)
  (* src = "./rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire [17:0] b_out;
  (* src = "./rtl/primitive_example_design_3.v:28.14-28.27" *)
  (* src = "./rtl/primitive_example_design_3.v:28.14-28.27" *)
  wire [5:0] i_buf_ACC_FIR;
  (* src = "./rtl/primitive_example_design_3.v:6.19-6.20" *)
  (* src = "./rtl/primitive_example_design_3.v:6.19-6.20" *)
  wire [37:0] Z;
  wire [17:0] o_buf_dly_b;
  (* src = "./rtl/primitive_example_design_3.v:24.15-24.20" *)
  (* unused_bits = "37" *)
  (* src = "./rtl/primitive_example_design_3.v:24.15-24.20" *)
  (* unused_bits = "37" *)
  wire [37:0] z_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_3.v:97.6-111.17" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY_ACCUMULATE"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("TRUE")
  ) dsp38_inst (
    .A(a_out),
    .ACC_FIR(i_buf_ACC_FIR),
    .B(b_out),
    .CLK(i_buf_clk),
    .DLY_B(o_buf_dly_b),
    .FEEDBACK(i_buf_feedback),
    .LOAD_ACC(i_buf_load_acc),
    .RESET(i_buf_reset),
    .ROUND(i_buf_round),
    .SATURATE(i_buf_saturate),
    .SHIFT_RIGHT(i_buf_shift_right),
    .SUBTRACT(i_buf_subtract),
    .UNSIGNED_A(i_buf_unsigned_a),
    .UNSIGNED_B(i_buf_unsigned_b),
    .Z(z_out)
  );
  assign Z[37] = 1'hx;
endmodule
