Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 27 20:20:28 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopSystem_timing_summary_routed.rpt -pb TopSystem_timing_summary_routed.pb -rpx TopSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: keyboard_handler/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_handler/uut/db_clk/O_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[26]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segDisp/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.575       -3.575                      1                  129        0.238        0.000                      0                  129        4.500        0.000                       0                    77  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.575       -3.575                      1                  129        0.238        0.000                      0                  129        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -3.575ns,  Total Violation       -3.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.575ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.578ns  (logic 9.849ns (72.538%)  route 3.729ns (27.462%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.568     5.089    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  image_handler/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.456     6.063    image_handler/vga_sync_unit/x[0]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  image_handler/vga_sync_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.187    image_handler/as/rgb3__4_0[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.719 r  image_handler/as/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.719    image_handler/as/rgb4_inferred__0/i__carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  image_handler/as/rgb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.833    image_handler/as/rgb4_inferred__0/i__carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.072 r  image_handler/as/rgb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.734     7.806    image_handler/as/rgb4[31]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    12.020 r  image_handler/as/rgb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.022    image_handler/as/rgb3__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.540 r  image_handler/as/rgb3__4/P[0]
                         net (fo=2, routed)           0.694    14.234    image_handler/as/rgb3__4_n_105
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.358 r  image_handler/as/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.358    image_handler/as/i__carry_i_3_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.908 r  image_handler/as/rgb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.908    image_handler/as/rgb3_inferred__0/i__carry_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.242 r  image_handler/as/rgb3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.728    15.970    image_handler/as/rgb3_inferred__0/i__carry__0_n_6
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.303    16.273 r  image_handler/as/rgb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.273    image_handler/as/rgb2_carry__4_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.806 r  image_handler/as/rgb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.806    image_handler/as/rgb2_carry__4_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.121 f  image_handler/as/rgb2_carry__5/O[3]
                         net (fo=1, routed)           0.953    18.074    image_handler/as/rgb2[27]
    SLICE_X52Y16         LUT6 (Prop_lut6_I3_O)        0.307    18.381 r  image_handler/as/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.162    18.543    image_handler/as/rgb_reg[7]_i_4_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124    18.667 r  image_handler/as/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.667    image_handler/rgb1
    SLICE_X52Y16         FDRE                                         r  image_handler/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    image_handler/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  image_handler/rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.081    15.092    image_handler/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -18.667    
  -------------------------------------------------------------------
                         slack                                 -3.575    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.014ns (21.481%)  route 3.706ns (78.519%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    logic/superatk/cDiv/CLK
    SLICE_X50Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  logic/superatk/cDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    logic/superatk/cDiv/counter_reg[7]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.345    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.635     8.104    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.867    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.815     9.806    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.447    14.788    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[0]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    logic/superatk/cDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.014ns (21.481%)  route 3.706ns (78.519%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    logic/superatk/cDiv/CLK
    SLICE_X50Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  logic/superatk/cDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    logic/superatk/cDiv/counter_reg[7]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.345    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.635     8.104    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.867    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.815     9.806    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.447    14.788    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    logic/superatk/cDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.014ns (21.481%)  route 3.706ns (78.519%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    logic/superatk/cDiv/CLK
    SLICE_X50Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  logic/superatk/cDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    logic/superatk/cDiv/counter_reg[7]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.345    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.635     8.104    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.867    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.815     9.806    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.447    14.788    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[2]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    logic/superatk/cDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.014ns (21.481%)  route 3.706ns (78.519%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    logic/superatk/cDiv/CLK
    SLICE_X50Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  logic/superatk/cDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    logic/superatk/cDiv/counter_reg[7]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.345    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.635     8.104    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.867    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.815     9.806    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.447    14.788    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    logic/superatk/cDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.890ns (17.995%)  route 4.056ns (82.005%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.568     5.089    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  image_handler/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.043     6.650    image_handler/vga_sync_unit/x[0]
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124     6.774 f  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.859     7.633    image_handler/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.757 f  image_handler/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.904     8.662    image_handler/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.124     8.786 r  image_handler/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.250    10.035    image_handler/vga_sync_unit/v_count_reg0
    SLICE_X52Y7          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.451    14.792    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y7          FDRE (Setup_fdre_C_CE)      -0.169    14.848    image_handler/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.890ns (17.995%)  route 4.056ns (82.005%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.568     5.089    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  image_handler/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.043     6.650    image_handler/vga_sync_unit/x[0]
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124     6.774 f  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.859     7.633    image_handler/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.757 f  image_handler/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.904     8.662    image_handler/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.124     8.786 r  image_handler/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.250    10.035    image_handler/vga_sync_unit/v_count_reg0
    SLICE_X52Y7          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.451    14.792    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y7          FDRE (Setup_fdre_C_CE)      -0.169    14.848    image_handler/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.014ns (22.251%)  route 3.543ns (77.749%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    logic/superatk/cDiv/CLK
    SLICE_X50Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  logic/superatk/cDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    logic/superatk/cDiv/counter_reg[7]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.345    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.635     8.104    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.867    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.651     9.642    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.441    14.782    logic/superatk/cDiv/CLK
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[24]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    logic/superatk/cDiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.014ns (22.251%)  route 3.543ns (77.749%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    logic/superatk/cDiv/CLK
    SLICE_X50Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  logic/superatk/cDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    logic/superatk/cDiv/counter_reg[7]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.345    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.635     8.104    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.867    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.651     9.642    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.441    14.782    logic/superatk/cDiv/CLK
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[25]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    logic/superatk/cDiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.014ns (22.251%)  route 3.543ns (77.749%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    logic/superatk/cDiv/CLK
    SLICE_X50Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  logic/superatk/cDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    logic/superatk/cDiv/counter_reg[7]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.345    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.635     8.104    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     8.867    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.651     9.642    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.441    14.782    logic/superatk/cDiv/CLK
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[26]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    logic/superatk/cDiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  4.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.441%)  route 0.144ns (43.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.449    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  image_handler/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.144     1.734    image_handler/vga_sync_unit/x[4]
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  image_handler/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.779    image_handler/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X57Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.092     1.541    image_handler/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.918%)  route 0.187ns (50.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  image_handler/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.187     1.775    image_handler/vga_sync_unit/x[8]
    SLICE_X56Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  image_handler/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.820    image_handler/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X56Y13         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.121     1.581    image_handler/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.382%)  route 0.162ns (46.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.449    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  image_handler/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.162     1.753    image_handler/vga_sync_unit/y[1]
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  image_handler/vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    image_handler/vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X51Y7          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.836     1.963    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y7          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X51Y7          FDRE (Hold_fdre_C_D)         0.092     1.556    image_handler/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.190%)  route 0.164ns (46.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  image_handler/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.164     1.752    image_handler/vga_sync_unit/x[8]
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  image_handler/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.797    image_handler/vga_sync_unit/hsync_next
    SLICE_X57Y12         FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.497     1.463    
    SLICE_X57Y12         FDRE (Hold_fdre_C_D)         0.091     1.554    image_handler/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.807%)  route 0.172ns (45.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  image_handler/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.172     1.784    image_handler/vga_sync_unit/x[5]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  image_handler/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    image_handler/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.121     1.569    image_handler/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segDisp/genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    segDisp/genblk1[0].fdiv/CLK
    SLICE_X56Y20         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  segDisp/genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     1.781    segDisp/genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X56Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  segDisp/genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.826    segDisp/genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X56Y20         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.953    segDisp/genblk1[0].fdiv/CLK
    SLICE_X56Y20         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.120     1.562    segDisp/genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 logic/superatk/cDiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    logic/superatk/cDiv/CLK
    SLICE_X50Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  logic/superatk/cDiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.734    logic/superatk/cDiv/counter_reg[10]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  logic/superatk/cDiv/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    logic/superatk/cDiv/counter_reg[8]_i_1_n_5
    SLICE_X50Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.957    logic/superatk/cDiv/CLK
    SLICE_X50Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    logic/superatk/cDiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logic/superatk/cDiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.558     1.441    logic/superatk/cDiv/CLK
    SLICE_X50Y19         FDRE                                         r  logic/superatk/cDiv/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  logic/superatk/cDiv/counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.732    logic/superatk/cDiv/counter_reg[22]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  logic/superatk/cDiv/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    logic/superatk/cDiv/counter_reg[20]_i_1_n_5
    SLICE_X50Y19         FDRE                                         r  logic/superatk/cDiv/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.954    logic/superatk/cDiv/CLK
    SLICE_X50Y19         FDRE                                         r  logic/superatk/cDiv/counter_reg[22]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    logic/superatk/cDiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logic/superatk/cDiv/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.440    logic/superatk/cDiv/CLK
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  logic/superatk/cDiv/counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.731    logic/superatk/cDiv/counter_reg[26]
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  logic/superatk/cDiv/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    logic/superatk/cDiv/counter_reg[24]_i_1_n_5
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.953    logic/superatk/cDiv/CLK
    SLICE_X50Y20         FDRE                                         r  logic/superatk/cDiv/counter_reg[26]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    logic/superatk/cDiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.227%)  route 0.216ns (53.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    keyboard_handler/CLK
    SLICE_X53Y22         FDRE                                         r  keyboard_handler/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  keyboard_handler/keycodev_reg[5]/Q
                         net (fo=6, routed)           0.216     1.796    keyboard_handler/keycodev_reg_n_0_[5]
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  keyboard_handler/direction[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    logic/D[2]
    SLICE_X52Y20         FDRE                                         r  logic/direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.953    logic/CLK
    SLICE_X52Y20         FDRE                                         r  logic/direction_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.120     1.574    logic/direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y16   image_handler/rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   image_handler/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   image_handler/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   image_handler/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   image_handler/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   image_handler/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   logic/superatk/cDiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   logic/superatk/cDiv/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   logic/superatk/cDiv/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   logic/superatk/cDiv/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   logic/superatk/cDiv/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   logic/superatk/cDiv/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   logic/superatk/cDiv/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   logic/superatk/cDiv/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y16   image_handler/rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   image_handler/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   image_handler/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   image_handler/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   image_handler/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   image_handler/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   image_handler/vga_sync_unit/hsync_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   image_handler/vga_sync_unit/pixel_reg_reg[0]/C



