
---------- Begin Simulation Statistics ----------
final_tick                               1400166067000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189694                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564880                       # Number of bytes of host memory used
host_op_rate                                   288155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10806.90                       # Real time elapsed on the host
host_tick_rate                               31372919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000006                       # Number of instructions simulated
sim_ops                                    3114064268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.339044                       # Number of seconds simulated
sim_ticks                                339043961750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       362820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        724399                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       274754                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49976392                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32781118                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32895747                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       114629                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50610879                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        329356                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        25512                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1610366498                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      800334632                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       274763                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374349                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    108806031                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     14493702                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497745                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    676025576                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.241776                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.950085                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    279166871     41.30%     41.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    168446343     24.92%     66.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9676648      1.43%     67.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     47198776      6.98%     74.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     34080447      5.04%     79.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6024502      0.89%     80.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9172474      1.36%     81.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13453484      1.99%     83.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    108806031     16.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    676025576                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631840                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095763                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947183     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305919     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013091     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497745                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111664                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.678088                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.678088                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    436838915                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1534046219                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41305972                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       130398600                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       288007                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     69254814                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431204124                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                5305                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153272744                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45720                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50610879                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78187714                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           599480421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        36138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1014243883                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        576014                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.074638                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78317825                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33110474                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.495741                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    678086318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.272034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.317906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      428868442     63.25%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       16974441      2.50%     65.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9415317      1.39%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19690019      2.90%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       31668928      4.67%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4762462      0.70%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6988396      1.03%     76.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       24405158      3.60%     80.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      135313155     19.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    678086318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         7573211                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3798543                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       351944                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48788829                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.248093                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584627165                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153272697                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3355446                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431703050                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1510                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         2584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153582399                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1529990309                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431354468                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       549677                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1524404715                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        83274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     65152316                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       288007                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     65323428                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        40522                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28079494                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6416                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14557                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads          106                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2607274                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       566494                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14557                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       224625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2560792588                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1523678851                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497874                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1274952891                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.247023                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1523866244                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3095945116                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1317562551                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.474735                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.474735                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       359852      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    935927921     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       413523      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200578      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          669      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       266304      0.02%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       246516      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       732152      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       799356      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          179      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       909690      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       131925      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62333      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430403266     28.22%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153281743     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1213794      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4592      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1524954393                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4836871                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      9636264                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4688216                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7154396                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7897155                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005179                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        834819     10.57%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           12      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        11846      0.15%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        26148      0.33%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7017389     88.86%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         6561      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          319      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           60      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1527654825                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3726546454                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1518990635                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1537342601                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1529985831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1524954393                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         4478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14492523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       290460                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         4478                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23774900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    678086318                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.248909                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170656                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    231203708     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     60883287      8.98%     43.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    104740887     15.45%     58.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     89085477     13.14%     71.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     76711310     11.31%     82.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     49856578      7.35%     90.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37427363      5.52%     95.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     18781071      2.77%     98.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9396637      1.39%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    678086318                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.248904                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78187724                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20928524                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     26864257                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431703050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153582399                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     683013550                       # number of misc regfile reads
system.switch_cpus_1.numCycles              678087923                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      75730053                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352792                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8566701                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70839917                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    128519624                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6554061                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5424996466                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1532217098                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2133460874                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       169898319                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    200438936                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       288007                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    361330013                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       22108009                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9274239                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3108951248                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       405617468                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2097210992                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3062060448                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5961133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        46838                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11906852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          46838                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5332008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       297289                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     10658824                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         297289                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2861                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       360393                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2409                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq            358731                       # Transaction distribution
system.membus.trans_dist::ReadExResp           358731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2861                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1085991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1085991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1085991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     46207040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     46207040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46207040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            361597                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  361597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              361597                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2297368000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1946584750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1400166067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1400166067000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3055694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5778038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           80                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3337583                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15414                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2890025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2890025                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3055694                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17867745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17867985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    566467456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              566477696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3169982                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183847872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9131115                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005133                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071458                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9084249     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46866      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9131115                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8858921000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8926165500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            120000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       618871                       # number of demand (read+write) hits
system.l2.demand_hits::total                   618875                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            4                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       618871                       # number of overall hits
system.l2.overall_hits::total                  618875                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           76                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5326768                       # number of demand (read+write) misses
system.l2.demand_misses::total                5326844                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           76                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5326768                       # number of overall misses
system.l2.overall_misses::total               5326844                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7894000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 177891379000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     177899273000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7894000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 177891379000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    177899273000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           80                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5945639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5945719                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           80                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5945639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5945719                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.895912                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.895912                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 103868.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 33395.743723                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 33396.749182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 103868.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 33395.743723                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 33396.749182                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2872622                       # number of writebacks
system.l2.writebacks::total                   2872622                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5326768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5326844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5326768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5326844                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 124623699000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 124630833000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 124623699000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 124630833000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.895912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.895912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93868.421053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 23395.743723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 23396.749182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93868.421053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 23395.743723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 23396.749182                       # average overall mshr miss latency
system.l2.replacements                        2872698                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2905415                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2905415                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2905415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2905415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           80                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               80                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           80                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           80                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2454139                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2454139                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        10271                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10271                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5143                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5143                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15414                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15414                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.333658                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.333658                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     85392000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     85392000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.333658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.333658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16603.538791                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16603.538791                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        22523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22523                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2867502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2867502                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 107517714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  107517714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2890025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2890025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 37495.253360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 37495.253360                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2867502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2867502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  78842694000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  78842694000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 27495.253360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 27495.253360                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       596348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             596352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2459266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2459342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7894000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  70373665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  70381559000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           80                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3055614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3055694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.950000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.804835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 103868.421053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28615.719080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28618.044583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2459266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2459342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7134000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  45781005000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  45788139000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.950000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.804835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.804839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93868.421053                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18615.719080                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18618.044583                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4094.442875                       # Cycle average of tags in use
system.l2.tags.total_refs                     4783773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2909591                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.644139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4094.442875                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999620                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98160087                       # Number of tag accesses
system.l2.tags.data_accesses                 98160087                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      4965252                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4965252                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      4965252                       # number of overall hits
system.l3.overall_hits::total                 4965252                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           76                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       361516                       # number of demand (read+write) misses
system.l3.demand_misses::total                 361592                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           76                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       361516                       # number of overall misses
system.l3.overall_misses::total                361592                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6674000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  30040892000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      30047566000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6674000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  30040892000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     30047566000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           76                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      5326768                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5326844                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           76                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      5326768                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5326844                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.067868                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.067881                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.067868                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.067881                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87815.789474                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83096.991558                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83097.983362                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87815.789474                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83096.991558                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83097.983362                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              360393                       # number of writebacks
system.l3.writebacks::total                    360393                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           76                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       361516                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            361592                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           76                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       361516                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           361592                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5914000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  26425732000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  26431646000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5914000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  26425732000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  26431646000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.067868                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.067881                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.067868                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.067881                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77815.789474                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73096.991558                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73097.983362                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77815.789474                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73096.991558                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73097.983362                       # average overall mshr miss latency
system.l3.replacements                         659815                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2872622                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2872622                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2872622                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2872622                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          275                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           275                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5138                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5138                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            5                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5143                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5143                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000972                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000972                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            5                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        96000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        96000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000972                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000972                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19200                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19200                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data      2508771                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2508771                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       358731                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              358731                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  29783345500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   29783345500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2867502                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2867502                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.125102                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.125102                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83024.175496                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83024.175496                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       358731                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         358731                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  26196035500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  26196035500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.125102                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.125102                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73024.175496                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73024.175496                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2456481                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2456481                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           76                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         2785                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             2861                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6674000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    257546500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    264220500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           76                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2459266                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2459342                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.001132                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001163                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87815.789474                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 92476.301616                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92352.499126                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           76                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         2785                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         2861                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5914000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    229696500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    235610500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.001132                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001163                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77815.789474                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 82476.301616                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82352.499126                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    17844022                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    692583                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     25.764453                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    7735.722820                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      6846.524508                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   291.355231                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.469065                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 17892.928376                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.236076                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.208939                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.008891                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000045                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.546049                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         3080                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        29650                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 171200999                       # Number of tag accesses
system.l3.tags.data_accesses                171200999                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2459342                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3233015                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2753637                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5143                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5143                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2867502                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2867502                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2459342                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     15990811                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    524765824                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          659815                       # Total snoops (count)
system.tol3bus.snoopTraffic                  23065152                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5991802                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.049616                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.217150                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5694513     95.04%     95.04% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 297289      4.96%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5991802                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8202034000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7992837500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     23137024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23141888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23065152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23065152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       361516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              361592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       360393                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             360393                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        14346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     68241959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68256305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        14346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       68029974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68029974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       68029974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        14346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     68241959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            136286279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    360332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    351328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009433242500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20581                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20581                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1138054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             340310                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      361592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     360393                       # Number of write requests accepted
system.mem_ctrls.readBursts                    361592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   360393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10188                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    61                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20410                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5062554250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1757020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11651379250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14406.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33156.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   211346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  236637                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                361592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               360393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  350519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       263729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.713535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.940644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.619971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       141138     53.52%     53.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        63612     24.12%     77.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24781      9.40%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13992      5.31%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7748      2.94%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5010      1.90%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3180      1.21%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2037      0.77%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2231      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       263729                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.074049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.668981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9420     45.77%     45.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          9529     46.30%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           973      4.73%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           298      1.45%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           133      0.65%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            84      0.41%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           60      0.29%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           23      0.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           24      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           13      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            6      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            9      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20581                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.506827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.471772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.104111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6360     30.90%     30.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              244      1.19%     32.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11697     56.83%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1908      9.27%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              273      1.33%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               63      0.31%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.08%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20581                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22489856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  652032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23059712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23141888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23065152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  339034418500                       # Total gap between requests
system.mem_ctrls.avgGap                     469586.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     22484992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23059712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 14346.222168046028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 66318809.761253617704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 68013929.170056954026                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       361516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       360393                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2775500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  11648603750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8055170951500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36519.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32221.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22351074.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            939723960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            499475130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1228586940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          918177120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26763269520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60910431990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      78899885760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       170159550420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.880492                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 204259838500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11321180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 123462943250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            943301100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            501376425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1280437620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          962630640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26763269520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60668314230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      79103774400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170223103935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.067941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 204788198500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11321180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 122934583250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793983                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78187608                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530147416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793983                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165825                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78187608                       # number of overall hits
system.cpu.icache.overall_hits::total      1530147416                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1919                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          106                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2025                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1919                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          106                       # number of overall misses
system.cpu.icache.overall_misses::total          2025                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10440500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10440500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10440500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10440500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78187714                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530149441                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78187714                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530149441                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 98495.283019                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5155.802469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 98495.283019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5155.802469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1487                       # number of writebacks
system.cpu.icache.writebacks::total              1487                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           80                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8057500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8057500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 100718.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100718.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 100718.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100718.750000                       # average overall mshr miss latency
system.cpu.icache.replacements                   1487                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793983                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78187608                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530147416                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1919                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          106                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2025                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10440500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10440500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78187714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530149441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 98495.283019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5155.802469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           80                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8057500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8057500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 100718.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100718.750000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530149415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1999                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          765457.436218                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.651752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.338345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.033864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6120599763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6120599763                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572869926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28812711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    546373957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1148056594                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572869926                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28812711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    546373957                       # number of overall hits
system.cpu.dcache.overall_hits::total      1148056594                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6119819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       312322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9762117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16194258                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6119819                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       312322                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9762117                       # number of overall misses
system.cpu.dcache.overall_misses::total      16194258                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10320435000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 261830112392                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 272150547392                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10320435000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 261830112392                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 272150547392                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556136074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1164250852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556136074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1164250852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013910                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33044.213984                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 26821.038141                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16805.373077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 33044.213984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 26821.038141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16805.373077                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       861665                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.280789                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5947514                       # number of writebacks
system.cpu.dcache.writebacks::total           5947514                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3804622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3804622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3804622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3804622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       312322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5957495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6269817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       312322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5957495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6269817                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10008113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 193693795392                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 203701908392                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10008113000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 193693795392                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 203701908392                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010712                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 32044.213984                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32512.624080                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32489.290898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32044.213984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32512.624080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32489.290898                       # average overall mshr miss latency
system.cpu.dcache.replacements               12357821                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423196343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21304849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    396263521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       840764713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3224303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       165550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6856678                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10246531                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4411689000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 146512092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 150923781000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403120199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    851011244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.017009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26648.680157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21367.795308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14729.256272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3801063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3801063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       165550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3055615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3221165                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4246139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  81281226500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85527365500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25648.680157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26600.611170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26551.687200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149673583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150110436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307291881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2895516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2905439                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5947727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5908746000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 115318020392                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 121226766392                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 40257.991988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 39690.394599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20382.032731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2901880                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3048652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5761974000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 112412568892                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 118174542892                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39257.991988                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38737.841982                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38762.883692                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994782                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1160451980                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12358333                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.900365                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   348.949189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.090485                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   123.955108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.681541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.076349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.242100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4669361741                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4669361741                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1400166067000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815094000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 447350973000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
