// Seed: 157725888
module module_0 (
    input wire id_0,
    output tri id_1,
    input supply1 id_2
    , id_15,
    output wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri id_8,
    output tri id_9,
    input uwire id_10,
    output supply1 id_11,
    input supply1 id_12,
    input tri1 id_13
);
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  wand  id_2,
    output wor   id_3
);
  assign id_3 = id_2;
  logic id_5;
  assign id_5 = 1 >>> id_1;
  wire id_6;
  always begin : LABEL_0
    id_0 = id_6;
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1
  );
  tri0 id_7;
  parameter id_8 = 1;
  assign id_7 = -1;
  assign id_6 = 1;
  localparam id_9 = 1;
endmodule
