#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e623f19f20 .scope module, "mainDecoder_tb" "mainDecoder_tb" 2 3;
 .timescale -9 -12;
v000001e623de36e0_0 .net "aluSrc", 0 0, v000001e623df0ba0_0;  1 drivers
v000001e623de3780_0 .net "aluop", 1 0, v000001e623db30e0_0;  1 drivers
v000001e623de3820_0 .net "branch", 0 0, v000001e623df0c40_0;  1 drivers
v000001e623de3ff0_0 .net "jump", 0 0, v000001e623de3320_0;  1 drivers
v000001e623de3b90_0 .net "memWrite", 0 0, v000001e623de33c0_0;  1 drivers
v000001e623de4130_0 .net "memtoReg", 0 0, v000001e623de3460_0;  1 drivers
v000001e623de39b0_0 .var "opcode", 5 0;
v000001e623de4770_0 .net "regWrite", 0 0, v000001e623de35a0_0;  1 drivers
v000001e623de4310_0 .net "regdst", 0 0, v000001e623de3640_0;  1 drivers
S_000001e623df0880 .scope task, "display_outputs" "display_outputs" 2 32, 2 32 0, S_000001e623f19f20;
 .timescale -9 -12;
TD_mainDecoder_tb.display_outputs ;
    %vpi_call 2 34 "$display", "opcode = %b | memWrite = %b, regWrite = %b, aluSrc = %b, jump = %b, memtoReg = %b, branch = %b, regdst = %b, aluop = %b", v000001e623de39b0_0, v000001e623de3b90_0, v000001e623de4770_0, v000001e623de36e0_0, v000001e623de3ff0_0, v000001e623de4130_0, v000001e623de3820_0, v000001e623de4310_0, v000001e623de3780_0 {0 0 0};
    %end;
S_000001e623df0a10 .scope module, "uut" "mainDecoder" 2 19, 3 1 0, S_000001e623f19f20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "memWrite";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "aluSrc";
    .port_info 4 /OUTPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 2 "aluop";
v000001e623df0ba0_0 .var "aluSrc", 0 0;
v000001e623db30e0_0 .var "aluop", 1 0;
v000001e623df0c40_0 .var "branch", 0 0;
v000001e623de3320_0 .var "jump", 0 0;
v000001e623de33c0_0 .var "memWrite", 0 0;
v000001e623de3460_0 .var "memtoReg", 0 0;
v000001e623de3500_0 .net "opcode", 5 0, v000001e623de39b0_0;  1 drivers
v000001e623de35a0_0 .var "regWrite", 0 0;
v000001e623de3640_0 .var "regdst", 0 0;
E_000001e623ddace0 .event anyedge, v000001e623de3500_0;
    .scope S_000001e623df0a10;
T_1 ;
    %wait E_000001e623ddace0;
    %load/vec4 v000001e623de3500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de33c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623de35a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e623df0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623df0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e623de3640_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e623db30e0_0, 0, 2;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e623f19f20;
T_2 ;
    %vpi_call 2 40 "$display", "Testing mainDecoder...\012" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000001e623de39b0_0, 0, 6;
    %delay 10000, 0;
    %fork TD_mainDecoder_tb.display_outputs, S_000001e623df0880;
    %join;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mainDecoder_tb.v";
    "../../RTL/MIPS Processor/Controller/mainDecoder.v";
