

================================================================
== Vivado HLS Report for 'Conv2D'
================================================================
* Date:           Thu Oct 17 17:22:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------------------+-----+-------------------+---------+
    |         Latency         |         Interval        | Pipeline|
    | min |        max        | min |        max        |   Type  |
    +-----+-------------------+-----+-------------------+---------+
    |   20|  71252331726766096|   20|  71252331726766096|   none  |
    +-----+-------------------+-----+-------------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-------------------+-----------------+-----------+-----------+-------------+----------+
        |                         |         Latency         |    Iteration    |  Initiation Interval  |     Trip    |          |
        |        Loop Name        | min |        max        |     Latency     |  achieved |   target  |    Count    | Pipelined|
        +-------------------------+-----+-------------------+-----------------+-----------+-----------+-------------+----------+
        |- Loop 1                 |    0|  71252331726766080| 8 ~ 17054498824 |          -|          -| 0 ~ 4177920 |    no    |
        | + Loop 1.1              |    0|        17054498816|   14 ~ 1040924  |          -|          -|  0 ~ 16384  |    no    |
        |  ++ Loop 1.1.1          |    0|            1040910|     2 ~ 4082    |          -|          -|   0 ~ 255   |    no    |
        |   +++ Loop 1.1.1.1      |    0|               4080|     2 ~ 272     |          -|          -|    0 ~ 15   |    no    |
        |    ++++ Loop 1.1.1.1.1  |    0|                270|      2 ~ 18     |          -|          -|    0 ~ 15   |    no    |
        +-------------------------+-----+-------------------+-----------------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond_flatten)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	57  / (!tmp_8)
	25  / (tmp_8)
25 --> 
	45  / (exitcond2)
	26  / (!exitcond2)
26 --> 
	27  / (!exitcond1)
	25  / (exitcond1)
27 --> 
	44  / (!exitcond & !or_cond5) | (!exitcond & tmp_15)
	28  / (!exitcond & !tmp_15 & or_cond5)
	26  / (exitcond)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	27  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	24  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	21  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.06>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%out_data_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_data)"   --->   Operation 61 'read' 'out_data_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%biases_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %biases)"   --->   Operation 62 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%weights_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights)"   --->   Operation 63 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%in_data_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_data)"   --->   Operation 64 'read' 'in_data_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%input_height_V_read = call i12 @_ssdm_op_Read.s_axilite.i12(i12 %input_height_V)"   --->   Operation 65 'read' 'input_height_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%input_width_V_read = call i12 @_ssdm_op_Read.s_axilite.i12(i12 %input_width_V)"   --->   Operation 66 'read' 'input_width_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%padding_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %padding_V)"   --->   Operation 67 'read' 'padding_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%stride_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %stride_V)"   --->   Operation 68 'read' 'stride_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%kernel_size_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %kernel_size_V)"   --->   Operation 69 'read' 'kernel_size_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%out_channel_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %out_channel_V)"   --->   Operation 70 'read' 'out_channel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%in_channel_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %in_channel_V)"   --->   Operation 71 'read' 'in_channel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_data_read, i32 2, i32 31)"   --->   Operation 72 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %biases_read, i32 2, i32 31)"   --->   Operation 73 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights_read, i32 2, i32 31)"   --->   Operation 74 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_data_read, i32 2, i32 31)"   --->   Operation 75 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V = zext i12 %input_width_V_read to i13" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 76 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%rhs_V = zext i4 %kernel_size_V_read to i13" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 77 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.54ns)   --->   "%ret_V = sub i13 %lhs_V, %rhs_V" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 78 'sub' 'ret_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ret_V_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %padding_V_read, i1 false)"   --->   Operation 79 'bitconcatenate' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ret_V_1_cast = zext i5 %ret_V_1 to i14"   --->   Operation 80 'zext' 'ret_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_cast = sext i13 %ret_V to i14" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 81 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.53ns)   --->   "%ret_V_2_tr = add i14 %ret_V_1_cast, %tmp_cast" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 82 'add' 'ret_V_2_tr' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ret_V_2_tr_cast = sext i14 %ret_V_2_tr to i15" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 83 'sext' 'ret_V_2_tr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_tr4 = zext i4 %stride_V_read to i15" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 84 'zext' 'tmp_tr4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [19/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 85 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i12 %input_height_V_read to i13" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 86 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.54ns)   --->   "%ret_V_2 = sub i13 %lhs_V_1, %rhs_V" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 87 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i13 %ret_V_2 to i14" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 88 'sext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.53ns)   --->   "%ret_V_5_tr = add i14 %ret_V_1_cast, %tmp_10_cast" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 89 'add' 'ret_V_5_tr' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%ret_V_5_tr_cast = sext i14 %ret_V_5_tr to i15" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 90 'sext' 'ret_V_5_tr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [19/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 91 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 92 [18/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 92 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [18/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 93 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 94 [17/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 94 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [17/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 95 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 96 [16/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 96 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [16/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 97 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 98 [15/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 98 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [15/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 99 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 100 [14/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 100 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [14/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 101 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 102 [13/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 102 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [13/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 103 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 104 [12/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 104 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [12/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 105 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 106 [11/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 106 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [11/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 107 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 108 [10/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 108 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [10/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 109 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.98>
ST_11 : Operation 110 [9/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 110 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [9/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 111 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 112 [8/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 112 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [8/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 113 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 114 [7/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 114 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [7/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 115 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.98>
ST_14 : Operation 116 [6/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 116 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [6/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 117 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.98>
ST_15 : Operation 118 [5/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 118 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [5/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 119 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.98>
ST_16 : Operation 120 [4/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 120 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [4/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 121 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.98>
ST_17 : Operation 122 [3/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 122 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [3/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 123 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.98>
ST_18 : Operation 124 [2/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 124 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [2/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 125 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.98>
ST_19 : Operation 126 [1/19] (2.98ns)   --->   "%tmp_1 = sdiv i15 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 126 'sdiv' 'tmp_1' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/19] (2.98ns)   --->   "%tmp_2 = sdiv i15 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 127 'sdiv' 'tmp_2' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 18> <II = 15> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.08>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i30 %tmp to i33"   --->   Operation 128 'zext' 'tmp_cast1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i30 %tmp_3 to i31"   --->   Operation 129 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i30 %tmp_4 to i31"   --->   Operation 130 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_9_cast1 = zext i30 %tmp_9 to i33"   --->   Operation 131 'zext' 'tmp_9_cast1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !120"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %in_channel_V), !map !127"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %out_channel_V), !map !133"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %kernel_size_V), !map !137"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %stride_V), !map !141"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %padding_V), !map !145"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %input_width_V), !map !149"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %input_height_V), !map !153"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Conv2D_str) nounwind"   --->   Operation 140 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:15]   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_data, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:15]   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:16]   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %biases, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:17]   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_data, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:18]   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %in_channel_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:19]   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %out_channel_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:20]   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %kernel_size_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:21]   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %stride_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:22]   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %padding_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:23]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %input_width_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:24]   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %input_height_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:25]   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:26]   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i15 %tmp_1 to i16" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 154 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (1.53ns)   --->   "%output_width = add i16 %tmp_2_cast, 1" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 155 'add' 'output_width' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%output_width_cast = sext i16 %output_width to i32" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 156 'sext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i15 %tmp_2 to i16" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 157 'sext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (1.53ns)   --->   "%output_height = add i16 %tmp_9_cast, 1" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 158 'add' 'output_height' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%output_height_cast_c = sext i16 %output_height to i23" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 159 'sext' 'output_height_cast_c' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i4 %stride_V_read to i19" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 160 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_12_cast_cast = zext i4 %stride_V_read to i18" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 161 'zext' 'tmp_12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i4 %padding_V_read to i19" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 162 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i12 %input_height_V_read to i19" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 163 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i12 %input_width_V_read to i19" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 164 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = zext i12 %input_height_V_read to i20" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 165 'zext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = zext i12 %input_width_V_read to i32" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 166 'zext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%rhs_V_5_cast_cast = zext i12 %input_width_V_read to i31" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 167 'zext' 'rhs_V_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%rhs_V_8_cast = zext i8 %in_channel_V_read to i16" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 168 'zext' 'rhs_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%rhs_V_9_cast = zext i4 %kernel_size_V_read to i20" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 169 'zext' 'rhs_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%rhs_V_13_cast = zext i4 %kernel_size_V_read to i24" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 170 'zext' 'rhs_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%rhs_V_2_cast1 = zext i4 %kernel_size_V_read to i8" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 171 'zext' 'rhs_V_2_cast1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i4 %kernel_size_V_read to i12" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 172 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%rhs_V_10_cast = zext i4 %kernel_size_V_read to i16"   --->   Operation 173 'zext' 'rhs_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_12 = zext i16 %output_width to i32" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 174 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%cast = zext i8 %out_channel_V_read to i24"   --->   Operation 175 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%cast2 = zext i16 %output_height to i24" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 176 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (5.55ns) (root node of the DSP)   --->   "%bound = mul i24 %cast2, %cast" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 177 'mul' 'bound' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 178 [1/1] (0.46ns)   --->   "br label %1" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.46>

State 21 <SV = 20> <Delay = 8.29>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i24 [ 0, %0 ], [ %indvar_flatten_next, %8 ]"   --->   Operation 179 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%i_op_assign_4 = phi i8 [ 0, %0 ], [ %tmp_3_mid2_v, %8 ]" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 180 'phi' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%i_op_assign_7 = phi i15 [ 0, %0 ], [ %oh, %8 ]"   --->   Operation 181 'phi' 'i_op_assign_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 182 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%i_op_assign_7_cast = zext i15 %i_op_assign_7 to i16" [../src/Conv2d/Conv2d.cpp:35]   --->   Operation 183 'zext' 'i_op_assign_7_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (2.13ns)   --->   "%tmp_5 = icmp slt i16 %i_op_assign_7_cast, %output_height" [../src/Conv2d/Conv2d.cpp:35]   --->   Operation 184 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (2.03ns)   --->   "%exitcond_flatten = icmp eq i24 %indvar_flatten, %bound" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 185 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (1.68ns)   --->   "%indvar_flatten_next = add i24 %indvar_flatten, 1"   --->   Operation 186 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %9, label %.reset" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (1.30ns)   --->   "%oc = add i8 %i_op_assign_4, 1" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 188 'add' 'oc' <Predicate = (!exitcond_flatten)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.44ns)   --->   "%tmp_3_mid2_v = select i1 %tmp_5, i8 %i_op_assign_4, i8 %oc" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 189 'select' 'tmp_3_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_3_mid2_cast = zext i8 %tmp_3_mid2_v to i31" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 190 'zext' 'tmp_3_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_4_mid2_v = zext i8 %tmp_3_mid2_v to i23" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 191 'zext' 'tmp_4_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (2.82ns) (grouped into DSP with root node tmp_6)   --->   "%tmp_4_mid2 = mul i23 %tmp_4_mid2_v, %output_height_cast_c" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 192 'mul' 'tmp_4_mid2' <Predicate = (!exitcond_flatten)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%ret_V_4_mid2_v_v_v_v_1 = zext i8 %tmp_3_mid2_v to i16" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 193 'zext' 'ret_V_4_mid2_v_v_v_v_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (3.61ns)   --->   "%ret_V_4_mid2_v_v_v_v = mul i16 %rhs_V_8_cast, %ret_V_4_mid2_v_v_v_v_1" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 194 'mul' 'ret_V_4_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (0.60ns)   --->   "%i_op_assign_7_cast1_s = select i1 %tmp_5, i15 %i_op_assign_7, i15 0" [../src/Conv2d/Conv2d.cpp:35]   --->   Operation 195 'select' 'i_op_assign_7_cast1_s' <Predicate = (!exitcond_flatten)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%i_op_assign_7_cast1_1 = zext i15 %i_op_assign_7_cast1_s to i19" [../src/Conv2d/Conv2d.cpp:35]   --->   Operation 196 'zext' 'i_op_assign_7_cast1_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%i_op_assign_7_cast9_s = zext i15 %i_op_assign_7_cast1_s to i23" [../src/Conv2d/Conv2d.cpp:35]   --->   Operation 197 'zext' 'i_op_assign_7_cast9_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_6 = add i23 %tmp_4_mid2, %i_op_assign_7_cast9_s" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 198 'add' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 199 [1/1] (2.82ns) (grouped into DSP with root node tmp_11)   --->   "%tmp_10 = mul i19 %tmp_12_cast, %i_op_assign_7_cast1_1" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 199 'mul' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 200 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_11 = sub i19 %tmp_10, %tmp_14_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 200 'sub' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 201 [1/1] (1.84ns)   --->   "%biases6_sum = add i31 %tmp_3_mid2_cast, %tmp_3_cast" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 201 'add' 'biases6_sum' <Predicate = (!exitcond_flatten)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "ret void" [../src/Conv2d/Conv2d.cpp:57]   --->   Operation 202 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.44>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%ret_V_4_mid2_v_v_v = zext i16 %ret_V_4_mid2_v_v_v_v to i20" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 203 'zext' 'ret_V_4_mid2_v_v_v' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (4.64ns)   --->   "%ret_V_4_mid2_v_v = mul i20 %rhs_V_9_cast, %ret_V_4_mid2_v_v_v" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 204 'mul' 'ret_V_4_mid2_v_v' <Predicate = true> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i23 %tmp_6 to i32" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 205 'sext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_7 = mul i32 %output_width_cast, %tmp_6_cast" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 206 'mul' 'tmp_7' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i32 %tmp_7 to i33" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 207 'sext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (1.89ns)   --->   "%out_data8_sum = add i33 %tmp_13_cast, %tmp_cast1" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 208 'add' 'out_data8_sum' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%out_data8_sum_cast = sext i33 %out_data8_sum to i64" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 209 'sext' 'out_data8_sum_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds float* %gmem, i64 %out_data8_sum_cast" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 210 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 211 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 212 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%ret_V_4_mid2_v = zext i20 %ret_V_4_mid2_v_v to i24" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 213 'zext' 'ret_V_4_mid2_v' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (4.89ns)   --->   "%ret_V_4_mid2 = mul i24 %rhs_V_13_cast, %ret_V_4_mid2_v" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 214 'mul' 'ret_V_4_mid2' <Predicate = true> <Delay = 4.89> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%biases6_sum_cast = zext i31 %biases6_sum to i64" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 215 'zext' 'biases6_sum_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %biases6_sum_cast" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 216 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (8.75ns)   --->   "%gmem_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr, i32 %tmp_12)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 217 'writereq' 'gmem_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 218 [1/1] (0.46ns)   --->   "br label %.preheader1146" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.46>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%i_op_assign_8 = phi i15 [ %ow, %7 ], [ 0, %.reset ]"   --->   Operation 219 'phi' 'i_op_assign_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i18 [ %next_mul1, %7 ], [ 0, %.reset ]" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 220 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%phi_mul17_cast = zext i18 %phi_mul1 to i19" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 221 'zext' 'phi_mul17_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (1.56ns)   --->   "%next_mul1 = add i18 %phi_mul1, %tmp_12_cast_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 222 'add' 'next_mul1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%i_op_assign_8_cast = zext i15 %i_op_assign_8 to i16" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 223 'zext' 'i_op_assign_8_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (2.13ns)   --->   "%tmp_8 = icmp slt i16 %i_op_assign_8_cast, %output_width" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 224 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16384, i64 0)"   --->   Operation 225 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (1.53ns)   --->   "%ow = add i15 %i_op_assign_8, 1" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 226 'add' 'ow' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader1145.preheader, label %8" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (1.56ns)   --->   "%tmp_13 = sub i19 %phi_mul17_cast, %tmp_14_cast" [../src/Conv2d/Conv2d.cpp:43]   --->   Operation 228 'sub' 'tmp_13' <Predicate = (tmp_8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.46ns)   --->   "br label %.preheader1145" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 229 'br' <Predicate = (tmp_8)> <Delay = 0.46>
ST_24 : Operation 230 [5/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 230 'writeresp' 'gmem_addr_wr_resp' <Predicate = (!tmp_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 231 [1/1] (1.53ns)   --->   "%i_op_assign_7_op = add i15 %i_op_assign_7, 1" [../src/Conv2d/Conv2d.cpp:35]   --->   Operation 231 'add' 'i_op_assign_7_op' <Predicate = (!tmp_8 & tmp_5)> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [1/1] (0.60ns)   --->   "%oh = select i1 %tmp_5, i15 %i_op_assign_7_op, i15 1" [../src/Conv2d/Conv2d.cpp:35]   --->   Operation 232 'select' 'oh' <Predicate = (!tmp_8)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%sum = phi float [ %sum_1, %6 ], [ 0.000000e+00, %.preheader1145.preheader ]" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 233 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%i_op_assign = phi i8 [ %ic, %6 ], [ 0, %.preheader1145.preheader ]"   --->   Operation 234 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%ret_V_5 = phi i20 [ %next_mul3, %6 ], [ 0, %.preheader1145.preheader ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 235 'phi' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%ret_V_10 = phi i12 [ %next_mul2, %6 ], [ 0, %.preheader1145.preheader ]" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 236 'phi' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (1.54ns)   --->   "%next_mul2 = add i12 %ret_V_10, %rhs_V_2_cast" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 237 'add' 'next_mul2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [1/1] (1.58ns)   --->   "%next_mul3 = add i20 %ret_V_5, %rhs_V_3_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 238 'add' 'next_mul3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 239 [1/1] (1.31ns)   --->   "%exitcond2 = icmp eq i8 %i_op_assign, %in_channel_V_read" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 239 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 240 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 241 [1/1] (1.30ns)   --->   "%ic = add i8 %i_op_assign, 1" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 241 'add' 'ic' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %7, label %2" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 243 'specregionbegin' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%lhs_V_5_cast = zext i20 %ret_V_5 to i32" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 244 'zext' 'lhs_V_5_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (5.55ns) (root node of the DSP)   --->   "%ret_V_7 = mul i32 %lhs_V_5_cast, %rhs_V_4_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 245 'mul' 'ret_V_7' <Predicate = (!exitcond2)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%lhs_V_7_cast = zext i32 %ret_V_7 to i33" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 246 'zext' 'lhs_V_7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%lhs_V_10_cast = zext i12 %ret_V_10 to i16" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 247 'zext' 'lhs_V_10_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (2.82ns) (grouped into DSP with root node ret_V_11)   --->   "%ret_V_6 = mul i16 %lhs_V_10_cast, %rhs_V_10_cast" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 248 'mul' 'ret_V_6' <Predicate = (!exitcond2)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%rhs_V_11_cast = zext i16 %ret_V_6 to i24" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 249 'zext' 'rhs_V_11_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_11 = add i24 %ret_V_4_mid2, %rhs_V_11_cast" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 250 'add' 'ret_V_11' <Predicate = (!exitcond2)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 251 [1/1] (0.46ns)   --->   "br label %.loopexit" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 251 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_25 : Operation 252 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 252 'readreq' 'gmem_load_req' <Predicate = (exitcond2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.12>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %2 ], [ %sum_2, %.loopexit.loopexit ]" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 253 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%i_op_assign_5 = phi i4 [ 0, %2 ], [ %kh, %.loopexit.loopexit ]"   --->   Operation 254 'phi' 'i_op_assign_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%ret_V_12 = phi i8 [ 0, %2 ], [ %next_mul, %.loopexit.loopexit ]" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 255 'phi' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (1.30ns)   --->   "%next_mul = add i8 %ret_V_12, %rhs_V_2_cast1" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 256 'add' 'next_mul' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%i_op_assign_5_cast5 = zext i4 %i_op_assign_5 to i19" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 257 'zext' 'i_op_assign_5_cast5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.96ns)   --->   "%exitcond1 = icmp eq i4 %i_op_assign_5, %kernel_size_V_read" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 258 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 259 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.99ns)   --->   "%kh = add i4 %i_op_assign_5, 1" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 260 'add' 'kh' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %.preheader.preheader" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (1.57ns)   --->   "%ih = add i19 %i_op_assign_5_cast5, %tmp_11" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 262 'add' 'ih' <Predicate = (!exitcond1)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ih, i32 18)" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 263 'bitselect' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (2.05ns)   --->   "%tmp_16 = icmp slt i19 %ih, %tmp_18_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 264 'icmp' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%lhs_V_6_cast_cast = sext i19 %ih to i31" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 265 'sext' 'lhs_V_6_cast_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (2.82ns) (grouped into DSP with root node ret_V_3)   --->   "%ret_V_8 = mul i31 %rhs_V_5_cast_cast, %lhs_V_6_cast_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 266 'mul' 'ret_V_8' <Predicate = (!exitcond1)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 267 [1/1] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%ret_V_9_cast = sext i31 %ret_V_8 to i33" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 267 'sext' 'ret_V_9_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_3 = add i33 %ret_V_9_cast, %lhs_V_7_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 268 'add' 'ret_V_3' <Predicate = (!exitcond1)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%rhs_V_12_cast = zext i8 %ret_V_12 to i24" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 269 'zext' 'rhs_V_12_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (1.68ns)   --->   "%ret_V_4 = add i24 %rhs_V_12_cast, %ret_V_11" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 270 'add' 'ret_V_4' <Predicate = (!exitcond1)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 271 [1/1] (0.46ns)   --->   "br label %.preheader" [../src/Conv2d/Conv2d.cpp:41]   --->   Operation 271 'br' <Predicate = (!exitcond1)> <Delay = 0.46>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_14)" [../src/Conv2d/Conv2d.cpp:52]   --->   Operation 272 'specregionend' 'empty_14' <Predicate = (exitcond1)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "br label %.preheader1145" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 273 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.02>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum_1, %.preheader.preheader ], [ %sum_2_be, %.preheader.backedge ]" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 274 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%i_op_assign_6 = phi i4 [ 0, %.preheader.preheader ], [ %kw, %.preheader.backedge ]"   --->   Operation 275 'phi' 'i_op_assign_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%i_op_assign_6_cast3 = zext i4 %i_op_assign_6 to i19" [../src/Conv2d/Conv2d.cpp:41]   --->   Operation 276 'zext' 'i_op_assign_6_cast3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.96ns)   --->   "%exitcond = icmp eq i4 %i_op_assign_6, %kernel_size_V_read" [../src/Conv2d/Conv2d.cpp:41]   --->   Operation 277 'icmp' 'exitcond' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 278 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.99ns)   --->   "%kw = add i4 %i_op_assign_6, 1" [../src/Conv2d/Conv2d.cpp:41]   --->   Operation 279 'add' 'kw' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %3" [../src/Conv2d/Conv2d.cpp:41]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (1.57ns)   --->   "%iw = add i19 %i_op_assign_6_cast3, %tmp_13" [../src/Conv2d/Conv2d.cpp:43]   --->   Operation 281 'add' 'iw' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%iw_cast = sext i19 %iw to i32" [../src/Conv2d/Conv2d.cpp:43]   --->   Operation 282 'sext' 'iw_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.46ns)   --->   "br i1 %tmp_15, label %.preheader.backedge, label %4" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 283 'br' <Predicate = (!exitcond)> <Delay = 0.46>
ST_27 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %iw, i32 18)" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 284 'bitselect' 'tmp_17' <Predicate = (!exitcond & !tmp_15)> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%rev = xor i1 %tmp_17, true" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 285 'xor' 'rev' <Predicate = (!exitcond & !tmp_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (2.05ns)   --->   "%tmp_18 = icmp slt i19 %iw, %tmp_19_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 286 'icmp' 'tmp_18' <Predicate = (!exitcond & !tmp_15)> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp1 = and i1 %tmp_18, %rev" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 287 'and' 'tmp1' <Predicate = (!exitcond & !tmp_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond5 = and i1 %tmp1, %tmp_16" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 288 'and' 'or_cond5' <Predicate = (!exitcond & !tmp_15)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (0.46ns)   --->   "br i1 %or_cond5, label %5, label %.preheader.backedge" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 289 'br' <Predicate = (!exitcond & !tmp_15)> <Delay = 0.46>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%rhs_V_7_cast = zext i32 %iw_cast to i33" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 290 'zext' 'rhs_V_7_cast' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = add i33 %rhs_V_7_cast, %ret_V_3" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 291 'add' 'ret_V_9' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.80> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 292 [1/1] (3.61ns) (root node of TernaryAdder)   --->   "%in_data2_sum = add i33 %ret_V_9, %tmp_9_cast1" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 292 'add' 'in_data2_sum' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 3.61> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.80> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%in_data2_sum_cast = zext i33 %in_data2_sum to i64" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 293 'zext' 'in_data2_sum_cast' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %in_data2_sum_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 294 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%rhs_V_14_cast = zext i4 %i_op_assign_6 to i24" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 295 'zext' 'rhs_V_14_cast' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (1.68ns)   --->   "%ret_V_13 = add i24 %rhs_V_14_cast, %ret_V_4" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 296 'add' 'ret_V_13' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i24 %ret_V_13 to i31" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 297 'zext' 'tmp_24_cast' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (1.84ns)   --->   "%weights4_sum = add i31 %tmp_24_cast, %tmp_4_cast" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 298 'add' 'weights4_sum' <Predicate = (!exitcond & !tmp_15 & or_cond5)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 299 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 300 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 300 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 301 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 301 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "%weights4_sum_cast = zext i31 %weights4_sum to i64" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 302 'zext' 'weights4_sum_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %weights4_sum_cast" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 303 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 304 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 304 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 305 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 305 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 306 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 306 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 307 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 307 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 308 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 308 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 309 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 309 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 310 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 310 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 311 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 311 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 312 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 312 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 313 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 313 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 314 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 314 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 315 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 315 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 316 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 316 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 317 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 317 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.43>
ST_37 : Operation 318 [3/3] (8.43ns)   --->   "%tmp_19 = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 318 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.43>
ST_38 : Operation 319 [2/3] (8.43ns)   --->   "%tmp_19 = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 319 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.43>
ST_39 : Operation 320 [1/3] (8.43ns)   --->   "%tmp_19 = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 320 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.58>
ST_40 : Operation 321 [4/4] (8.58ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_19" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 321 'fadd' 'sum_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.58>
ST_41 : Operation 322 [3/4] (8.58ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_19" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 322 'fadd' 'sum_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.58>
ST_42 : Operation 323 [2/4] (8.58ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_19" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 323 'fadd' 'sum_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.58>
ST_43 : Operation 324 [1/4] (8.58ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_19" [../src/Conv2d/Conv2d.cpp:48]   --->   Operation 324 'fadd' 'sum_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 0.46>
ST_44 : Operation 325 [1/1] (0.46ns)   --->   "br label %.preheader.backedge" [../src/Conv2d/Conv2d.cpp:49]   --->   Operation 325 'br' <Predicate = (!tmp_15 & or_cond5)> <Delay = 0.46>
ST_44 : Operation 326 [1/1] (0.00ns)   --->   "%sum_2_be = phi float [ %sum_3, %5 ], [ %sum_2, %3 ], [ %sum_2, %4 ]"   --->   Operation 326 'phi' 'sum_2_be' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 25> <Delay = 8.75>
ST_45 : Operation 328 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 328 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 26> <Delay = 8.75>
ST_46 : Operation 329 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 329 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 27> <Delay = 8.75>
ST_47 : Operation 330 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 330 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 28> <Delay = 8.75>
ST_48 : Operation 331 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 331 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 29> <Delay = 8.75>
ST_49 : Operation 332 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 332 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 30> <Delay = 8.75>
ST_50 : Operation 333 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 333 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 31> <Delay = 8.75>
ST_51 : Operation 334 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 334 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 32> <Delay = 8.58>
ST_52 : Operation 335 [4/4] (8.58ns)   --->   "%tmp_s = fadd float %sum, %gmem_addr_1_read" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 335 'fadd' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 33> <Delay = 8.58>
ST_53 : Operation 336 [3/4] (8.58ns)   --->   "%tmp_s = fadd float %sum, %gmem_addr_1_read" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 336 'fadd' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 34> <Delay = 8.58>
ST_54 : Operation 337 [2/4] (8.58ns)   --->   "%tmp_s = fadd float %sum, %gmem_addr_1_read" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 337 'fadd' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 35> <Delay = 8.58>
ST_55 : Operation 338 [1/4] (8.58ns)   --->   "%tmp_s = fadd float %sum, %gmem_addr_1_read" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 338 'fadd' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 36> <Delay = 8.75>
ST_56 : Operation 339 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr, float %tmp_s, i4 -1)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 339 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader1146" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 340 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 24> <Delay = 8.75>
ST_57 : Operation 341 [4/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 341 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 25> <Delay = 8.75>
ST_58 : Operation 342 [3/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 342 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 26> <Delay = 8.75>
ST_59 : Operation 343 [2/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 343 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 27> <Delay = 8.75>
ST_60 : Operation 344 [1/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../src/Conv2d/Conv2d.cpp:53]   --->   Operation 344 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 345 [1/1] (0.00ns)   --->   "br label %1" [../src/Conv2d/Conv2d.cpp:35]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.06ns
The critical path consists of the following:
	s_axi read on port 'input_height_V' [17]  (1 ns)
	'sub' operation ('ret.V', ../src/Conv2d/Conv2d.cpp:30) [68]  (1.55 ns)
	'add' operation ('ret_V_5_tr', ../src/Conv2d/Conv2d.cpp:30) [70]  (1.54 ns)
	'sdiv' operation ('tmp_2', ../src/Conv2d/Conv2d.cpp:30) [72]  (2.98 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 5>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.98 ns)

 <State 20>: 7.09ns
The critical path consists of the following:
	'add' operation ('output_height', ../src/Conv2d/Conv2d.cpp:30) [74]  (1.54 ns)
	'mul' operation of DSP[93] ('bound', ../src/Conv2d/Conv2d.cpp:30) [93]  (5.55 ns)

 <State 21>: 8.3ns
The critical path consists of the following:
	'phi' operation ('oh') with incoming values : ('oh', ../src/Conv2d/Conv2d.cpp:35) [98]  (0 ns)
	'icmp' operation ('tmp_5', ../src/Conv2d/Conv2d.cpp:35) [101]  (2.14 ns)
	'select' operation ('i_op_assign_7_cast1_s', ../src/Conv2d/Conv2d.cpp:35) [119]  (0.607 ns)
	'mul' operation of DSP[126] ('tmp_10', ../src/Conv2d/Conv2d.cpp:42) [125]  (2.82 ns)
	'sub' operation of DSP[126] ('tmp_11', ../src/Conv2d/Conv2d.cpp:42) [126]  (2.73 ns)

 <State 22>: 7.45ns
The critical path consists of the following:
	'mul' operation of DSP[124] ('tmp_7', ../src/Conv2d/Conv2d.cpp:53) [124]  (5.55 ns)
	'add' operation ('out_data8_sum', ../src/Conv2d/Conv2d.cpp:53) [128]  (1.9 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [134]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [244]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [238]  (8.75 ns)

 <State 26>: 7.12ns
The critical path consists of the following:
	'phi' operation ('kh') with incoming values : ('kh', ../src/Conv2d/Conv2d.cpp:40) [172]  (0 ns)
	'add' operation ('ih', ../src/Conv2d/Conv2d.cpp:42) [181]  (1.57 ns)
	'mul' operation of DSP[187] ('ret.V', ../src/Conv2d/Conv2d.cpp:46) [185]  (2.82 ns)
	'add' operation of DSP[187] ('ret_V_3', ../src/Conv2d/Conv2d.cpp:46) [187]  (2.73 ns)

 <State 27>: 6.03ns
The critical path consists of the following:
	'phi' operation ('kw') with incoming values : ('kw', ../src/Conv2d/Conv2d.cpp:41) [193]  (0 ns)
	'add' operation ('iw', ../src/Conv2d/Conv2d.cpp:43) [200]  (1.57 ns)
	'add' operation ('ret_V_9', ../src/Conv2d/Conv2d.cpp:46) [212]  (0 ns)
	'add' operation ('in_data2_sum', ../src/Conv2d/Conv2d.cpp:46) [213]  (3.61 ns)
	blocking operation 0.845 ns on control path)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [216]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [216]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [216]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [216]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [216]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [216]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [216]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [217]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/Conv2d/Conv2d.cpp:48) [225]  (8.75 ns)

 <State 37>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', ../src/Conv2d/Conv2d.cpp:48) [226]  (8.43 ns)

 <State 38>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', ../src/Conv2d/Conv2d.cpp:48) [226]  (8.43 ns)

 <State 39>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', ../src/Conv2d/Conv2d.cpp:48) [226]  (8.43 ns)

 <State 40>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', ../src/Conv2d/Conv2d.cpp:48) [227]  (8.59 ns)

 <State 41>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', ../src/Conv2d/Conv2d.cpp:48) [227]  (8.59 ns)

 <State 42>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', ../src/Conv2d/Conv2d.cpp:48) [227]  (8.59 ns)

 <State 43>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', ../src/Conv2d/Conv2d.cpp:48) [227]  (8.59 ns)

 <State 44>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', ../src/Conv2d/Conv2d.cpp:48) [230]  (0.466 ns)
	'phi' operation ('sum') with incoming values : ('sum', ../src/Conv2d/Conv2d.cpp:48) [230]  (0 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [238]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [238]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [238]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [238]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [238]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [238]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [239]  (8.75 ns)

 <State 52>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ../src/Conv2d/Conv2d.cpp:53) [240]  (8.59 ns)

 <State 53>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ../src/Conv2d/Conv2d.cpp:53) [240]  (8.59 ns)

 <State 54>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ../src/Conv2d/Conv2d.cpp:53) [240]  (8.59 ns)

 <State 55>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ../src/Conv2d/Conv2d.cpp:53) [240]  (8.59 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [241]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [244]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [244]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [244]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:53) [244]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
