# ğŸ“ Final Project â€“ Digital Systems Laboratory

ğŸ“ **University of Aveiro**
ğŸ† **Grade: 18.3/20**

This project was developed using the Terasic DE2-115 FPGA on Quartus Prime.  

Feel free to explore the repository and reach out if you have any questions! ğŸš€ 
