ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 07, 2019 at 20:12:49 CST
ncverilog
	+access+rwc
	test_bench.v
	fulladder.v
file: test_bench.v
	module worklib.test_bench:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test_bench:v <0x21d9c798>
			streams:   5, words:  4595
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Primitives:          5       2
		Registers:           3       3
		Scalar wires:        3       -
		Initial blocks:      1       1
		Pseudo assignments:  3       3
	Writing initial simulation snapshot: worklib.test_bench:v
Loading snapshot worklib.test_bench:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
=========This is a test bench of FULL ADDER=========
                   0 || a= 0 | b= 0 | c= 0 | s= 0 | os= 0
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 07, 2019 at 20:12:52 CST  (total: 00:00:03)
