<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>_SPI</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">_SPI<div class="ingroups"><a class="el" href="group___s_p_i.html">SPI</a> &#124; <a class="el" href="group___l_p_c17xx___u_a_r_t.html">LPC17xx_UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Values show that xSPI Interrupts Values that can be passed to SPIIntEnable, SPIIntDisable, and SPIIntClear as the ulIntFlags parameter, and returned from SPIIntStatus.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2b260b9fac1bc7cb301bb86b165a6386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga2b260b9fac1bc7cb301bb86b165a6386">SPI_ABRT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga2b260b9fac1bc7cb301bb86b165a6386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave abort.  <a href="#ga2b260b9fac1bc7cb301bb86b165a6386">More...</a><br/></td></tr>
<tr class="separator:ga2b260b9fac1bc7cb301bb86b165a6386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b216e06a94c77056d10d2c419786c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga2b216e06a94c77056d10d2c419786c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Fault.  <a href="#ga2b216e06a94c77056d10d2c419786c75">More...</a><br/></td></tr>
<tr class="separator:ga2b216e06a94c77056d10d2c419786c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6275bc016c3a2e771602b6c7dda60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga5f6275bc016c3a2e771602b6c7dda60f">SPI_ROVR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga5f6275bc016c3a2e771602b6c7dda60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read overrun.  <a href="#ga5f6275bc016c3a2e771602b6c7dda60f">More...</a><br/></td></tr>
<tr class="separator:ga5f6275bc016c3a2e771602b6c7dda60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf51f1fd11658a657d05247f2c96669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga2cf51f1fd11658a657d05247f2c96669">SPI_WCOL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga2cf51f1fd11658a657d05247f2c96669"><td class="mdescLeft">&#160;</td><td class="mdescRight">write collision  <a href="#ga2cf51f1fd11658a657d05247f2c96669">More...</a><br/></td></tr>
<tr class="separator:ga2cf51f1fd11658a657d05247f2c96669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63d9c1408fd05dfc56c5d3a36c7e1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gab63d9c1408fd05dfc56c5d3a36c7e1ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI transfer finish.  <a href="#gab63d9c1408fd05dfc56c5d3a36c7e1ab">More...</a><br/></td></tr>
<tr class="separator:gab63d9c1408fd05dfc56c5d3a36c7e1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f9e7bcc1616b9d99bd608e3f4a8674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaa2f9e7bcc1616b9d99bd608e3f4a8674">SPI_DATA_LEN_8</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:gaa2f9e7bcc1616b9d99bd608e3f4a8674"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 8-bit.  <a href="#gaa2f9e7bcc1616b9d99bd608e3f4a8674">More...</a><br/></td></tr>
<tr class="separator:gaa2f9e7bcc1616b9d99bd608e3f4a8674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd51fbb5aaccbe6659dd75059664627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga4cd51fbb5aaccbe6659dd75059664627">SPI_DATA_LEN_9</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga4cd51fbb5aaccbe6659dd75059664627"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 9-bit.  <a href="#ga4cd51fbb5aaccbe6659dd75059664627">More...</a><br/></td></tr>
<tr class="separator:ga4cd51fbb5aaccbe6659dd75059664627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37247b78eb9327f57faebe3b68c0b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gac37247b78eb9327f57faebe3b68c0b81">SPI_DATA_LEN_10</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="memdesc:gac37247b78eb9327f57faebe3b68c0b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 10-bit.  <a href="#gac37247b78eb9327f57faebe3b68c0b81">More...</a><br/></td></tr>
<tr class="separator:gac37247b78eb9327f57faebe3b68c0b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2f3003341a85e62f47aca7c6cbb321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gafb2f3003341a85e62f47aca7c6cbb321">SPI_DATA_LEN_11</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gafb2f3003341a85e62f47aca7c6cbb321"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 11-bit.  <a href="#gafb2f3003341a85e62f47aca7c6cbb321">More...</a><br/></td></tr>
<tr class="separator:gafb2f3003341a85e62f47aca7c6cbb321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c2fe697f991f94afcde66af1994806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga09c2fe697f991f94afcde66af1994806">SPI_DATA_LEN_12</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="memdesc:ga09c2fe697f991f94afcde66af1994806"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 12-bit.  <a href="#ga09c2fe697f991f94afcde66af1994806">More...</a><br/></td></tr>
<tr class="separator:ga09c2fe697f991f94afcde66af1994806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6cd9a7b93ab0e305bff56f46c1fad14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gad6cd9a7b93ab0e305bff56f46c1fad14">SPI_DATA_LEN_13</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gad6cd9a7b93ab0e305bff56f46c1fad14"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 13-bit.  <a href="#gad6cd9a7b93ab0e305bff56f46c1fad14">More...</a><br/></td></tr>
<tr class="separator:gad6cd9a7b93ab0e305bff56f46c1fad14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a40f879f08e7558ccfc88e6b82a9c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga6a40f879f08e7558ccfc88e6b82a9c18">SPI_DATA_LEN_14</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="memdesc:ga6a40f879f08e7558ccfc88e6b82a9c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 14-bit.  <a href="#ga6a40f879f08e7558ccfc88e6b82a9c18">More...</a><br/></td></tr>
<tr class="separator:ga6a40f879f08e7558ccfc88e6b82a9c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533c4c077babfc727421a65a83714977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga533c4c077babfc727421a65a83714977">SPI_DATA_LEN_15</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga533c4c077babfc727421a65a83714977"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 15-bit.  <a href="#ga533c4c077babfc727421a65a83714977">More...</a><br/></td></tr>
<tr class="separator:ga533c4c077babfc727421a65a83714977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c34d669f0f2d18ed2cff2a347251e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga6c34d669f0f2d18ed2cff2a347251e6e">SPI_DATA_LEN_16</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga701de910282a370d8997225861bf56f1">BIT_32_27</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="memdesc:ga6c34d669f0f2d18ed2cff2a347251e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Length 16-bit.  <a href="#ga6c34d669f0f2d18ed2cff2a347251e6e">More...</a><br/></td></tr>
<tr class="separator:ga6c34d669f0f2d18ed2cff2a347251e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa335c2abdfad9e6f6c2677719d93b64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaa335c2abdfad9e6f6c2677719d93b64e">SPI_MODE_MASTER</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gaa335c2abdfad9e6f6c2677719d93b64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master Mode.  <a href="#gaa335c2abdfad9e6f6c2677719d93b64e">More...</a><br/></td></tr>
<tr class="separator:gaa335c2abdfad9e6f6c2677719d93b64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f094fee5a9dc10b88401ccd17925d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga75f094fee5a9dc10b88401ccd17925d3">SPI_MODE_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td></tr>
<tr class="memdesc:ga75f094fee5a9dc10b88401ccd17925d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Mode.  <a href="#ga75f094fee5a9dc10b88401ccd17925d3">More...</a><br/></td></tr>
<tr class="separator:ga75f094fee5a9dc10b88401ccd17925d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c5fc382a31cde4a337edc1f71da83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gab7c5fc382a31cde4a337edc1f71da83b">SPI_CPHA_FIRST</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td></tr>
<tr class="separator:gab7c5fc382a31cde4a337edc1f71da83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7e4e7320cf5ce4bbd3c8ac57441626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaab7e4e7320cf5ce4bbd3c8ac57441626">SPI_CPHA_SECOND</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="separator:gaab7e4e7320cf5ce4bbd3c8ac57441626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5161f1e7fb512ef0e58612267db52d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaf5161f1e7fb512ef0e58612267db52d6">SPI_CPOL_HIGH</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:gaf5161f1e7fb512ef0e58612267db52d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCK is active high.  <a href="#gaf5161f1e7fb512ef0e58612267db52d6">More...</a><br/></td></tr>
<tr class="separator:gaf5161f1e7fb512ef0e58612267db52d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a0541021071c7e33997d3affc0c8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga83a0541021071c7e33997d3affc0c8d4">SPI_CPOL_LOW</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga83a0541021071c7e33997d3affc0c8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCK is active low.  <a href="#ga83a0541021071c7e33997d3affc0c8d4">More...</a><br/></td></tr>
<tr class="separator:ga83a0541021071c7e33997d3affc0c8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d194446c8ac9f3c878ead3c9382c9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga8d194446c8ac9f3c878ead3c9382c9e4">SPI_LSB_FIRST</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga8d194446c8ac9f3c878ead3c9382c9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data is transferred LSB (bit 1) first.  <a href="#ga8d194446c8ac9f3c878ead3c9382c9e4">More...</a><br/></td></tr>
<tr class="separator:ga8d194446c8ac9f3c878ead3c9382c9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fce0a1e220262d9912911e87c9e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga701fce0a1e220262d9912911e87c9e00">SPI_MSB_FIRST</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td></tr>
<tr class="memdesc:ga701fce0a1e220262d9912911e87c9e00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data is transferred MSB (bit 7) first.  <a href="#ga701fce0a1e220262d9912911e87c9e00">More...</a><br/></td></tr>
<tr class="separator:ga701fce0a1e220262d9912911e87c9e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d1db545ac068ceb3426d06d3091567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga21d1db545ac068ceb3426d06d3091567">SPI_INT_SPIF</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_i_n_t.html#gaf094e1a2a9291d65e2727253544a8717">S0SPINT_SPIF</a></td></tr>
<tr class="memdesc:ga21d1db545ac068ceb3426d06d3091567"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt flag.  <a href="#ga21d1db545ac068ceb3426d06d3091567">More...</a><br/></td></tr>
<tr class="separator:ga21d1db545ac068ceb3426d06d3091567"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8dddc7e120f7a9135d9b71c74a62621f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a> (unsigned long ulBase, unsigned long ulFlags)</td></tr>
<tr class="memdesc:ga8dddc7e120f7a9135d9b71c74a62621f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check SPI status. This function check whether the spi status flag has been set.  <a href="#ga8dddc7e120f7a9135d9b71c74a62621f">More...</a><br/></td></tr>
<tr class="separator:ga8dddc7e120f7a9135d9b71c74a62621f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a9f2315bb1f0d9e127ad9cfc3937d0"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaf6a9f2315bb1f0d9e127ad9cfc3937d0">SPIStatGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gaf6a9f2315bb1f0d9e127ad9cfc3937d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI bus status.  <a href="#gaf6a9f2315bb1f0d9e127ad9cfc3937d0">More...</a><br/></td></tr>
<tr class="separator:gaf6a9f2315bb1f0d9e127ad9cfc3937d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1213d5cdca69f113f607581c0f763a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gac1213d5cdca69f113f607581c0f763a6">SPIStatFlagClear</a> (unsigned long ulBase, unsigned long ulFlags)</td></tr>
<tr class="memdesc:gac1213d5cdca69f113f607581c0f763a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear SPI status flag.  <a href="#gac1213d5cdca69f113f607581c0f763a6">More...</a><br/></td></tr>
<tr class="separator:gac1213d5cdca69f113f607581c0f763a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2cd78049cbe398edec461321ba1150"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga6f2cd78049cbe398edec461321ba1150">SPIDataReadWrite</a> (unsigned long ulBase, unsigned long ulVal)</td></tr>
<tr class="memdesc:ga6f2cd78049cbe398edec461321ba1150"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI single write read data.  <a href="#ga6f2cd78049cbe398edec461321ba1150">More...</a><br/></td></tr>
<tr class="separator:ga6f2cd78049cbe398edec461321ba1150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980f864b74d4e57c0f231700dff63c10"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga980f864b74d4e57c0f231700dff63c10">SPICfg</a> (unsigned long ulBase, unsigned long ulClk, unsigned long ulCfgs)</td></tr>
<tr class="memdesc:ga980f864b74d4e57c0f231700dff63c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SPI Module.  <a href="#ga980f864b74d4e57c0f231700dff63c10">More...</a><br/></td></tr>
<tr class="separator:ga980f864b74d4e57c0f231700dff63c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa929cb022eaf72d76a348eb6e9aeed7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaa929cb022eaf72d76a348eb6e9aeed7e">SPIIntEnable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gaa929cb022eaf72d76a348eb6e9aeed7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI interrupt.  <a href="#gaa929cb022eaf72d76a348eb6e9aeed7e">More...</a><br/></td></tr>
<tr class="separator:gaa929cb022eaf72d76a348eb6e9aeed7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbc35be63c6c35e4f825f75cb8b3e86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga7bbc35be63c6c35e4f825f75cb8b3e86">SPIIntDisable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga7bbc35be63c6c35e4f825f75cb8b3e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI interrupt.  <a href="#ga7bbc35be63c6c35e4f825f75cb8b3e86">More...</a><br/></td></tr>
<tr class="separator:ga7bbc35be63c6c35e4f825f75cb8b3e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98037160bbba213b57e2651638c785b6"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga98037160bbba213b57e2651638c785b6">SPIIntFlagGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga98037160bbba213b57e2651638c785b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Interrupt flag.  <a href="#ga98037160bbba213b57e2651638c785b6">More...</a><br/></td></tr>
<tr class="separator:ga98037160bbba213b57e2651638c785b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e3f83b5160a4fb7eb25b6f81cdd7b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga30e3f83b5160a4fb7eb25b6f81cdd7b3">SPIIntFlagCheck</a> (unsigned long ulBase, unsigned long ulFlags)</td></tr>
<tr class="memdesc:ga30e3f83b5160a4fb7eb25b6f81cdd7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check ADC status flag. This function is used to check whether special flag is set or not.  <a href="#ga30e3f83b5160a4fb7eb25b6f81cdd7b3">More...</a><br/></td></tr>
<tr class="separator:ga30e3f83b5160a4fb7eb25b6f81cdd7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1c915d380f383d91fe95a00cd5ac6b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga6a1c915d380f383d91fe95a00cd5ac6b">SPIIntFlagClear</a> (unsigned long ulBase, unsigned long ulFlags)</td></tr>
<tr class="memdesc:ga6a1c915d380f383d91fe95a00cd5ac6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear SPI interrupt status flag. This function can be used to clear special SPI interrupt status flag.  <a href="#ga6a1c915d380f383d91fe95a00cd5ac6b">More...</a><br/></td></tr>
<tr class="separator:ga6a1c915d380f383d91fe95a00cd5ac6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622dc084ddb7b1f8d950cb948e75397e"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga622dc084ddb7b1f8d950cb948e75397e">SPIIntCallbackInit</a> (unsigned long ulBase, <a class="el" href="group__x_low_layer.html#ga6ddfa2768a3cc2aae9ef0d0a3c65624f">xtEventCallback</a> pfnCallback)</td></tr>
<tr class="memdesc:ga622dc084ddb7b1f8d950cb948e75397e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register user interrupts callback function for the SPI.  <a href="#ga622dc084ddb7b1f8d950cb948e75397e">More...</a><br/></td></tr>
<tr class="separator:ga622dc084ddb7b1f8d950cb948e75397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a758536f6db57d468b97aba71378c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaa1a758536f6db57d468b97aba71378c3">UARTCfg</a> (unsigned long ulBase, unsigned long ulBaud, unsigned long ulCfg)</td></tr>
<tr class="memdesc:gaa1a758536f6db57d468b97aba71378c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure UART. This function configure uart baud, data length, stop bit, parity.  <a href="#gaa1a758536f6db57d468b97aba71378c3">More...</a><br/></td></tr>
<tr class="separator:gaa1a758536f6db57d468b97aba71378c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f026016b948d237a7955449e6e197c"><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gac0f026016b948d237a7955449e6e197c">UARTByteRead</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gac0f026016b948d237a7955449e6e197c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive an byte via uart.  <a href="#gac0f026016b948d237a7955449e6e197c">More...</a><br/></td></tr>
<tr class="separator:gac0f026016b948d237a7955449e6e197c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f3061553b60868530b23ad03058015"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaa1f3061553b60868530b23ad03058015">UARTByteWrite</a> (unsigned long ulBase, unsigned char ucData)</td></tr>
<tr class="memdesc:gaa1f3061553b60868530b23ad03058015"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit an byte via uart.  <a href="#gaa1f3061553b60868530b23ad03058015">More...</a><br/></td></tr>
<tr class="separator:gaa1f3061553b60868530b23ad03058015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3e1333bd0ab4b020469f2abd198b6d"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga8d3e1333bd0ab4b020469f2abd198b6d">UARTByteReadNoBlocking</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga8d3e1333bd0ab4b020469f2abd198b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive an byte via uart not blocking.  <a href="#ga8d3e1333bd0ab4b020469f2abd198b6d">More...</a><br/></td></tr>
<tr class="separator:ga8d3e1333bd0ab4b020469f2abd198b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f2d4a56c78aa9c856a98f87206e60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gad47f2d4a56c78aa9c856a98f87206e60">UARTByteWriteNoBlocking</a> (unsigned long ulBase, unsigned char ucData)</td></tr>
<tr class="memdesc:gad47f2d4a56c78aa9c856a98f87206e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit an byte via uart not blocking.  <a href="#gad47f2d4a56c78aa9c856a98f87206e60">More...</a><br/></td></tr>
<tr class="separator:gad47f2d4a56c78aa9c856a98f87206e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb699f9e715695217527e977a262995"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gafdb699f9e715695217527e977a262995">UARTStrSend</a> (unsigned long ulBase, unsigned char *pStr)</td></tr>
<tr class="memdesc:gafdb699f9e715695217527e977a262995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send string.  <a href="#gafdb699f9e715695217527e977a262995">More...</a><br/></td></tr>
<tr class="separator:gafdb699f9e715695217527e977a262995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67016517348909c85032734385b5f879"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga67016517348909c85032734385b5f879">UARTBufWrite</a> (unsigned long ulBase, unsigned char *pBuf, unsigned long ulLen)</td></tr>
<tr class="memdesc:ga67016517348909c85032734385b5f879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a block of data via uart.  <a href="#ga67016517348909c85032734385b5f879">More...</a><br/></td></tr>
<tr class="separator:ga67016517348909c85032734385b5f879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21752ff78a6381539a6274a5a414b898"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga21752ff78a6381539a6274a5a414b898">UARTBufRead</a> (unsigned long ulBase, unsigned char *pBuf, unsigned long ulLen)</td></tr>
<tr class="memdesc:ga21752ff78a6381539a6274a5a414b898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive a block of data via uart.  <a href="#ga21752ff78a6381539a6274a5a414b898">More...</a><br/></td></tr>
<tr class="separator:ga21752ff78a6381539a6274a5a414b898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e0dbcdb433d714f45934c531d38a2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gae2e0dbcdb433d714f45934c531d38a2a">UARTIntEnable</a> (unsigned long ulBase, unsigned long ulIntFlags)</td></tr>
<tr class="memdesc:gae2e0dbcdb433d714f45934c531d38a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART Interrupt.  <a href="#gae2e0dbcdb433d714f45934c531d38a2a">More...</a><br/></td></tr>
<tr class="separator:gae2e0dbcdb433d714f45934c531d38a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5e85acf8ff0ce74bf8b43686c306a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga9b5e85acf8ff0ce74bf8b43686c306a8">UARTIntDisable</a> (unsigned long ulBase, unsigned long ulIntFlags)</td></tr>
<tr class="memdesc:ga9b5e85acf8ff0ce74bf8b43686c306a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable UART Interrupt.  <a href="#ga9b5e85acf8ff0ce74bf8b43686c306a8">More...</a><br/></td></tr>
<tr class="separator:ga9b5e85acf8ff0ce74bf8b43686c306a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a59643e1f5415d36e509ecc0605804"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga99a59643e1f5415d36e509ecc0605804">UARTIntStatusGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga99a59643e1f5415d36e509ecc0605804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get uart interrupt status.  <a href="#ga99a59643e1f5415d36e509ecc0605804">More...</a><br/></td></tr>
<tr class="separator:ga99a59643e1f5415d36e509ecc0605804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfb2f8e5c1b3b6e77e97f1fe7401f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gafdfb2f8e5c1b3b6e77e97f1fe7401f9a">UARTIntStatusCheck</a> (unsigned long ulBase, unsigned long ulIntFlags)</td></tr>
<tr class="memdesc:gafdfb2f8e5c1b3b6e77e97f1fe7401f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check UART Interrupt Flag.  <a href="#gafdfb2f8e5c1b3b6e77e97f1fe7401f9a">More...</a><br/></td></tr>
<tr class="separator:gafdfb2f8e5c1b3b6e77e97f1fe7401f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf07adcaa093126b3a13125c9f7a9c92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaaf07adcaa093126b3a13125c9f7a9c92">UARTIntFlagClear</a> (unsigned long ulBase, unsigned long ulIntFlags)</td></tr>
<tr class="memdesc:gaaf07adcaa093126b3a13125c9f7a9c92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt flag.  <a href="#gaaf07adcaa093126b3a13125c9f7a9c92">More...</a><br/></td></tr>
<tr class="separator:gaaf07adcaa093126b3a13125c9f7a9c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f432032ad7cd753301b17c638498084"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga4f432032ad7cd753301b17c638498084">UARTFIFOCfg</a> (unsigned long ulBase, unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga4f432032ad7cd753301b17c638498084"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure uart FIFO.  <a href="#ga4f432032ad7cd753301b17c638498084">More...</a><br/></td></tr>
<tr class="separator:ga4f432032ad7cd753301b17c638498084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f3cf71c7e2be7dc989eeba291d99ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga17f3cf71c7e2be7dc989eeba291d99ce">UARTTransStop</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga17f3cf71c7e2be7dc989eeba291d99ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop transmit function.  <a href="#ga17f3cf71c7e2be7dc989eeba291d99ce">More...</a><br/></td></tr>
<tr class="separator:ga17f3cf71c7e2be7dc989eeba291d99ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d36f99f07be3f4c02ba6f53088fd8c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gab6d36f99f07be3f4c02ba6f53088fd8c">UARTTransStart</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gab6d36f99f07be3f4c02ba6f53088fd8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start transmit function.  <a href="#gab6d36f99f07be3f4c02ba6f53088fd8c">More...</a><br/></td></tr>
<tr class="separator:gab6d36f99f07be3f4c02ba6f53088fd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6088ed7b6e9436968ffd169be3e114c"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gae6088ed7b6e9436968ffd169be3e114c">UARTStatGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gae6088ed7b6e9436968ffd169be3e114c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get UART status.  <a href="#gae6088ed7b6e9436968ffd169be3e114c">More...</a><br/></td></tr>
<tr class="separator:gae6088ed7b6e9436968ffd169be3e114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff26b3bd2768f3c0d297126b05871fc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaff26b3bd2768f3c0d297126b05871fc2">UARTStatCheck</a> (unsigned long ulBase, unsigned long ulFlags)</td></tr>
<tr class="memdesc:gaff26b3bd2768f3c0d297126b05871fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check UART status flag.  <a href="#gaff26b3bd2768f3c0d297126b05871fc2">More...</a><br/></td></tr>
<tr class="separator:gaff26b3bd2768f3c0d297126b05871fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f0ee08219fc09670237f945e4f4e94"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gae7f0ee08219fc09670237f945e4f4e94">UARTIrDACfg</a> (unsigned long ulBase, unsigned long ulCfg)</td></tr>
<tr class="memdesc:gae7f0ee08219fc09670237f945e4f4e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure IrDA.  <a href="#gae7f0ee08219fc09670237f945e4f4e94">More...</a><br/></td></tr>
<tr class="separator:gae7f0ee08219fc09670237f945e4f4e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b50f9056d86b4f64e6c8ca2e77af1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga39b50f9056d86b4f64e6c8ca2e77af1a">UARTIrDAEnable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga39b50f9056d86b4f64e6c8ca2e77af1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IrDA Function.  <a href="#ga39b50f9056d86b4f64e6c8ca2e77af1a">More...</a><br/></td></tr>
<tr class="separator:ga39b50f9056d86b4f64e6c8ca2e77af1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac358d80192791dfdd08f51f562873a62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gac358d80192791dfdd08f51f562873a62">UARTIrDADisable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gac358d80192791dfdd08f51f562873a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IrDA Function.  <a href="#gac358d80192791dfdd08f51f562873a62">More...</a><br/></td></tr>
<tr class="separator:gac358d80192791dfdd08f51f562873a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc27399167dcd603088335958610807"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga4fc27399167dcd603088335958610807">UARTModemCfg</a> (unsigned long ulBase, unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga4fc27399167dcd603088335958610807"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Modem function. This function configure uart modem.  <a href="#ga4fc27399167dcd603088335958610807">More...</a><br/></td></tr>
<tr class="separator:ga4fc27399167dcd603088335958610807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f78cd94905221e5e49a53c5d642eba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga34f78cd94905221e5e49a53c5d642eba">UARTRS485Cfg</a> (unsigned long ulBase, unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga34f78cd94905221e5e49a53c5d642eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RS485 function. This function configure uart rs485.  <a href="#ga34f78cd94905221e5e49a53c5d642eba">More...</a><br/></td></tr>
<tr class="separator:ga34f78cd94905221e5e49a53c5d642eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9e5276720928ff289b533aa1737bbe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#gaee9e5276720928ff289b533aa1737bbe">UARTRS485AddrSet</a> (unsigned long ulBase, unsigned long ulAddr)</td></tr>
<tr class="memdesc:gaee9e5276720928ff289b533aa1737bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RS485 slave address.  <a href="#gaee9e5276720928ff289b533aa1737bbe">More...</a><br/></td></tr>
<tr class="separator:gaee9e5276720928ff289b533aa1737bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713b53479a965c0629e2661cb79c980c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga713b53479a965c0629e2661cb79c980c">UARTRS485DlyTimeSet</a> (unsigned long ulBase, unsigned long ulVal)</td></tr>
<tr class="memdesc:ga713b53479a965c0629e2661cb79c980c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RS485 Delay Time value.  <a href="#ga713b53479a965c0629e2661cb79c980c">More...</a><br/></td></tr>
<tr class="separator:ga713b53479a965c0629e2661cb79c980c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b3012262d0bc310ff1165c4261dc25"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga43b3012262d0bc310ff1165c4261dc25">UARTModemStatGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga43b3012262d0bc310ff1165c4261dc25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Modem status.  <a href="#ga43b3012262d0bc310ff1165c4261dc25">More...</a><br/></td></tr>
<tr class="separator:ga43b3012262d0bc310ff1165c4261dc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b5944161729b319be827333ecfed29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga42b5944161729b319be827333ecfed29">UARTModemStatCheck</a> (unsigned long ulBase, unsigned long ulFlags)</td></tr>
<tr class="memdesc:ga42b5944161729b319be827333ecfed29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check Modem status Flag.  <a href="#ga42b5944161729b319be827333ecfed29">More...</a><br/></td></tr>
<tr class="separator:ga42b5944161729b319be827333ecfed29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bbd5ca4de37adcc662bd4b38ed58a57"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx.html#ga1bbd5ca4de37adcc662bd4b38ed58a57">UARTIntCallbackInit</a> (unsigned long ulBase, <a class="el" href="group__x_low_layer.html#ga6ddfa2768a3cc2aae9ef0d0a3c65624f">xtEventCallback</a> pfnCallback)</td></tr>
<tr class="memdesc:ga1bbd5ca4de37adcc662bd4b38ed58a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register user interrupts callback function for the UART.  <a href="#ga1bbd5ca4de37adcc662bd4b38ed58a57">More...</a><br/></td></tr>
<tr class="separator:ga1bbd5ca4de37adcc662bd4b38ed58a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Values show that xSPI Interrupts Values that can be passed to SPIIntEnable, SPIIntDisable, and SPIIntClear as the ulIntFlags parameter, and returned from SPIIntStatus. </p>
<p>LPC17xx UART API Reference.</p>
<p>LPC17xx SPI API Reference.</p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga2b260b9fac1bc7cb301bb86b165a6386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ABRT&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave abort. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00940">940</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7c5fc382a31cde4a337edc1f71da83b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CPHA_FIRST&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data is sampled on the first clock edge of SCK.A transfer starts and ends with activation and deactivation of the SSEL signal. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00992">992</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab7e4e7320cf5ce4bbd3c8ac57441626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CPHA_SECOND&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data is sampled on the second clock edge of the SCK.A transfer starts with the first clock edge, and ends with the last sampling edge when the SSEL signal is active. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00996">996</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5161f1e7fb512ef0e58612267db52d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CPOL_HIGH&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCK is active high. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00999">999</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83a0541021071c7e33997d3affc0c8d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CPOL_LOW&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCK is active low. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l01002">1002</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac37247b78eb9327f57faebe3b68c0b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_10&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 10-bit. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00964">964</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb2f3003341a85e62f47aca7c6cbb321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_11&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 11-bit. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00967">967</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09c2fe697f991f94afcde66af1994806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_12&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 12-bit. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00970">970</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6cd9a7b93ab0e305bff56f46c1fad14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_13&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 13-bit. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00973">973</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a40f879f08e7558ccfc88e6b82a9c18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_14&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 14-bit. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00976">976</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga533c4c077babfc727421a65a83714977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_15&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 15-bit. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00979">979</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c34d669f0f2d18ed2cff2a347251e6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_16&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga701de910282a370d8997225861bf56f1">BIT_32_27</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 16-bit. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00982">982</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2f9e7bcc1616b9d99bd608e3f4a8674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_8&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 8-bit. </p>
<dl class="section note"><dt>Note</dt><dd>Those parameters can be used in SPICfg Function. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00958">958</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cd51fbb5aaccbe6659dd75059664627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA_LEN_9&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Length 9-bit. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00961">961</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21d1db545ac068ceb3426d06d3091567"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INT_SPIF&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_i_n_t.html#gaf094e1a2a9291d65e2727253544a8717">S0SPINT_SPIF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI interrupt flag. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l01011">1011</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d194446c8ac9f3c878ead3c9382c9e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_LSB_FIRST&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI data is transferred LSB (bit 1) first. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l01005">1005</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa335c2abdfad9e6f6c2677719d93b64e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODE_MASTER&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Master Mode. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00985">985</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75f094fee5a9dc10b88401ccd17925d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODE_SLAVE&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Slave Mode. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00988">988</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b216e06a94c77056d10d2c419786c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODF&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode Fault. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00943">943</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga701fce0a1e220262d9912911e87c9e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MSB_FIRST&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI data is transferred MSB (bit 7) first. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l01008">1008</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f6275bc016c3a2e771602b6c7dda60f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ROVR&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read overrun. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00946">946</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab63d9c1408fd05dfc56c5d3a36c7e1ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIF&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI transfer finish. </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00952">952</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cf51f1fd11658a657d05247f2c96669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WCOL&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write collision </p>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00949">949</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga980f864b74d4e57c0f231700dff63c10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPICfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulClk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfgs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure SPI Module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulClk</td><td>is SPI bus clock frequency.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfgs</td><td>is SPI configure parameters. which can be OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx.html#gaa2f9e7bcc1616b9d99bd608e3f4a8674">SPI_DATA_LEN_8</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga4cd51fbb5aaccbe6659dd75059664627">SPI_DATA_LEN_9</a></li>
<li><a class="el" href="group___l_p_c17xx.html#gac37247b78eb9327f57faebe3b68c0b81">SPI_DATA_LEN_10</a></li>
<li><a class="el" href="group___l_p_c17xx.html#gafb2f3003341a85e62f47aca7c6cbb321">SPI_DATA_LEN_11</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga09c2fe697f991f94afcde66af1994806">SPI_DATA_LEN_12</a></li>
<li><a class="el" href="group___l_p_c17xx.html#gad6cd9a7b93ab0e305bff56f46c1fad14">SPI_DATA_LEN_13</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga6a40f879f08e7558ccfc88e6b82a9c18">SPI_DATA_LEN_14</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga533c4c077babfc727421a65a83714977">SPI_DATA_LEN_15</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga6c34d669f0f2d18ed2cff2a347251e6e">SPI_DATA_LEN_16</a></li>
<li><a class="el" href="group___l_p_c17xx.html#gaa335c2abdfad9e6f6c2677719d93b64e">SPI_MODE_MASTER</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga75f094fee5a9dc10b88401ccd17925d3">SPI_MODE_SLAVE</a></li>
<li><a class="el" href="group___l_p_c17xx.html#gab7c5fc382a31cde4a337edc1f71da83b">SPI_CPHA_FIRST</a></li>
<li><a class="el" href="group___l_p_c17xx.html#gaab7e4e7320cf5ce4bbd3c8ac57441626">SPI_CPHA_SECOND</a></li>
<li><a class="el" href="group___l_p_c17xx.html#gaf5161f1e7fb512ef0e58612267db52d6">SPI_CPOL_HIGH</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga83a0541021071c7e33997d3affc0c8d4">SPI_CPOL_LOW</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga8d194446c8ac9f3c878ead3c9382c9e4">SPI_LSB_FIRST</a></li>
<li><a class="el" href="group___l_p_c17xx.html#ga701fce0a1e220262d9912911e87c9e00">SPI_MSB_FIRST</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00236">236</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulActClk = 0;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; ~(</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#gaa2f9e7bcc1616b9d99bd608e3f4a8674">SPI_DATA_LEN_8</a>  |</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga4cd51fbb5aaccbe6659dd75059664627">SPI_DATA_LEN_9</a>  |</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#gac37247b78eb9327f57faebe3b68c0b81">SPI_DATA_LEN_10</a> |</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#gafb2f3003341a85e62f47aca7c6cbb321">SPI_DATA_LEN_11</a> |</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga09c2fe697f991f94afcde66af1994806">SPI_DATA_LEN_12</a> |</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#gad6cd9a7b93ab0e305bff56f46c1fad14">SPI_DATA_LEN_13</a> |</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga6a40f879f08e7558ccfc88e6b82a9c18">SPI_DATA_LEN_14</a> |</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga533c4c077babfc727421a65a83714977">SPI_DATA_LEN_15</a> |</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga6c34d669f0f2d18ed2cff2a347251e6e">SPI_DATA_LEN_16</a> |</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#gaa335c2abdfad9e6f6c2677719d93b64e">SPI_MODE_MASTER</a> |</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga75f094fee5a9dc10b88401ccd17925d3">SPI_MODE_SLAVE</a>  |</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#gab7c5fc382a31cde4a337edc1f71da83b">SPI_CPHA_FIRST</a>  |</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#gaab7e4e7320cf5ce4bbd3c8ac57441626">SPI_CPHA_SECOND</a> |</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#gaf5161f1e7fb512ef0e58612267db52d6">SPI_CPOL_HIGH</a>   |</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga83a0541021071c7e33997d3affc0c8d4">SPI_CPOL_LOW</a>    |</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga8d194446c8ac9f3c878ead3c9382c9e4">SPI_LSB_FIRST</a>   |</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                            <a class="code" href="group___l_p_c17xx.html#ga701fce0a1e220262d9912911e87c9e00">SPI_MSB_FIRST</a></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                        )</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;              ) == 0);</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">/********************* Configure SPI Clock frequency ***********************/</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    ulActClk = <a class="code" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gad617e44d42c15e52c6d5bda6fe37a20c">SysCtlPeripheralClockGet</a>(<a class="code" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a>);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    ulActClk /= ulClk;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// ulActClk/ulClk must be an even number greater than or equal to 8.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="comment">// Violations of this can result in unpredictable behavior.</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">if</span>( ((ulActClk/ulClk) &lt; 8) || ((ulActClk/ulClk)%2 != 0))</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    {</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keywordflow">while</span>(1); <span class="comment">//Error</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    }</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga042490d4a2ce295d0bc8c31bd56ce4c6">S0SPCCR</a>) = ulActClk/ulClk;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">/********************* Configure SPI Mode, PHA, POL, DataLen ***************/</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    ulTmpReg &amp;= ((~ulCfgs) &gt;&gt; 16);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    ulTmpReg |= (ulCfgs &amp; 0xFFFF);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>) = ulTmpReg;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx_html_gaab7e4e7320cf5ce4bbd3c8ac57441626"><div class="ttname"><a href="group___l_p_c17xx.html#gaab7e4e7320cf5ce4bbd3c8ac57441626">SPI_CPHA_SECOND</a></div><div class="ttdeci">#define SPI_CPHA_SECOND</div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00996">xspi.h:996</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gaa2f9e7bcc1616b9d99bd608e3f4a8674"><div class="ttname"><a href="group___l_p_c17xx.html#gaa2f9e7bcc1616b9d99bd608e3f4a8674">SPI_DATA_LEN_8</a></div><div class="ttdeci">#define SPI_DATA_LEN_8</div><div class="ttdoc">SPI Data Length 8-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00958">xspi.h:958</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga701fce0a1e220262d9912911e87c9e00"><div class="ttname"><a href="group___l_p_c17xx.html#ga701fce0a1e220262d9912911e87c9e00">SPI_MSB_FIRST</a></div><div class="ttdeci">#define SPI_MSB_FIRST</div><div class="ttdoc">SPI data is transferred MSB (bit 7) first. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l01008">xspi.h:1008</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gaa335c2abdfad9e6f6c2677719d93b64e"><div class="ttname"><a href="group___l_p_c17xx.html#gaa335c2abdfad9e6f6c2677719d93b64e">SPI_MODE_MASTER</a></div><div class="ttdeci">#define SPI_MODE_MASTER</div><div class="ttdoc">SPI Master Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00985">xspi.h:985</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gad6cd9a7b93ab0e305bff56f46c1fad14"><div class="ttname"><a href="group___l_p_c17xx.html#gad6cd9a7b93ab0e305bff56f46c1fad14">SPI_DATA_LEN_13</a></div><div class="ttdeci">#define SPI_DATA_LEN_13</div><div class="ttdoc">SPI Data Length 13-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00973">xspi.h:973</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga6a40f879f08e7558ccfc88e6b82a9c18"><div class="ttname"><a href="group___l_p_c17xx.html#ga6a40f879f08e7558ccfc88e6b82a9c18">SPI_DATA_LEN_14</a></div><div class="ttdeci">#define SPI_DATA_LEN_14</div><div class="ttdoc">SPI Data Length 14-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00976">xspi.h:976</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga042490d4a2ce295d0bc8c31bd56ce4c6"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga042490d4a2ce295d0bc8c31bd56ce4c6">S0SPCCR</a></div><div class="ttdeci">#define S0SPCCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00107">xhw_spi.h:107</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gac37247b78eb9327f57faebe3b68c0b81"><div class="ttname"><a href="group___l_p_c17xx.html#gac37247b78eb9327f57faebe3b68c0b81">SPI_DATA_LEN_10</a></div><div class="ttdeci">#define SPI_DATA_LEN_10</div><div class="ttdoc">SPI Data Length 10-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00964">xspi.h:964</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga3ddecf939b21cd44d3ac4da904babd74"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a></div><div class="ttdeci">#define S0SPCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00093">xhw_spi.h:93</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga533c4c077babfc727421a65a83714977"><div class="ttname"><a href="group___l_p_c17xx.html#ga533c4c077babfc727421a65a83714977">SPI_DATA_LEN_15</a></div><div class="ttdeci">#define SPI_DATA_LEN_15</div><div class="ttdoc">SPI Data Length 15-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00979">xspi.h:979</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga09c2fe697f991f94afcde66af1994806"><div class="ttname"><a href="group___l_p_c17xx.html#ga09c2fe697f991f94afcde66af1994806">SPI_DATA_LEN_12</a></div><div class="ttdeci">#define SPI_DATA_LEN_12</div><div class="ttdoc">SPI Data Length 12-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00970">xspi.h:970</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga6c34d669f0f2d18ed2cff2a347251e6e"><div class="ttname"><a href="group___l_p_c17xx.html#ga6c34d669f0f2d18ed2cff2a347251e6e">SPI_DATA_LEN_16</a></div><div class="ttdeci">#define SPI_DATA_LEN_16</div><div class="ttdoc">SPI Data Length 16-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00982">xspi.h:982</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gaf5161f1e7fb512ef0e58612267db52d6"><div class="ttname"><a href="group___l_p_c17xx.html#gaf5161f1e7fb512ef0e58612267db52d6">SPI_CPOL_HIGH</a></div><div class="ttdeci">#define SPI_CPOL_HIGH</div><div class="ttdoc">SCK is active high. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00999">xspi.h:999</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___exported___a_p_is_html_gad617e44d42c15e52c6d5bda6fe37a20c"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gad617e44d42c15e52c6d5bda6fe37a20c">SysCtlPeripheralClockGet</a></div><div class="ttdeci">unsigned long SysCtlPeripheralClockGet(unsigned long ulPeri)</div><div class="ttdoc">Get Peripheral Clock. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8c_source.html#l00878">xsysctl.c:878</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gab7c5fc382a31cde4a337edc1f71da83b"><div class="ttname"><a href="group___l_p_c17xx.html#gab7c5fc382a31cde4a337edc1f71da83b">SPI_CPHA_FIRST</a></div><div class="ttdeci">#define SPI_CPHA_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00992">xspi.h:992</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga75f094fee5a9dc10b88401ccd17925d3"><div class="ttname"><a href="group___l_p_c17xx.html#ga75f094fee5a9dc10b88401ccd17925d3">SPI_MODE_SLAVE</a></div><div class="ttdeci">#define SPI_MODE_SLAVE</div><div class="ttdoc">SPI Slave Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00988">xspi.h:988</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga83a0541021071c7e33997d3affc0c8d4"><div class="ttname"><a href="group___l_p_c17xx.html#ga83a0541021071c7e33997d3affc0c8d4">SPI_CPOL_LOW</a></div><div class="ttdeci">#define SPI_CPOL_LOW</div><div class="ttdoc">SCK is active low. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l01002">xspi.h:1002</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___peripheral_clock___config_html_gaa82056458f3e328d2a32b99181cb9e68"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a></div><div class="ttdeci">#define PCLKSEL_SPI</div><div class="ttdoc">Peripheral Clock for SPI. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01321">xsysctl.h:1321</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga4cd51fbb5aaccbe6659dd75059664627"><div class="ttname"><a href="group___l_p_c17xx.html#ga4cd51fbb5aaccbe6659dd75059664627">SPI_DATA_LEN_9</a></div><div class="ttdeci">#define SPI_DATA_LEN_9</div><div class="ttdoc">SPI Data Length 9-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00961">xspi.h:961</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gafb2f3003341a85e62f47aca7c6cbb321"><div class="ttname"><a href="group___l_p_c17xx.html#gafb2f3003341a85e62f47aca7c6cbb321">SPI_DATA_LEN_11</a></div><div class="ttdeci">#define SPI_DATA_LEN_11</div><div class="ttdoc">SPI Data Length 11-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00967">xspi.h:967</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga8d194446c8ac9f3c878ead3c9382c9e4"><div class="ttname"><a href="group___l_p_c17xx.html#ga8d194446c8ac9f3c878ead3c9382c9e4">SPI_LSB_FIRST</a></div><div class="ttdeci">#define SPI_LSB_FIRST</div><div class="ttdoc">SPI data is transferred LSB (bit 1) first. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l01005">xspi.h:1005</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga6f2cd78049cbe398edec461321ba1150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SPIDataReadWrite </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI single write read data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulVal</td><td>is the data ready to send via spi bus.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The receive data from spi slave. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00193">193</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">while</span>(0 == (<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>) &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga3011f1f10b90935e1852eee6f4ab634d">S0SPSR_SPIF</a>));</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>) = ulVal &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r_html_ga385a7a6a2b02e7ae43ae398195483136"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a></div><div class="ttdeci">#define S0SPDR_DATA_M</div><div class="ttdoc">SPI data mask. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00250">xhw_spi.h:250</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_gac1dcfdef505b8a51bfe8897d5f7cfea2"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a></div><div class="ttdeci">#define S0SPDR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00103">xhw_spi.h:103</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r_html_ga3011f1f10b90935e1852eee6f4ab634d"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga3011f1f10b90935e1852eee6f4ab634d">S0SPSR_SPIF</a></div><div class="ttdeci">#define S0SPSR_SPIF</div><div class="ttdoc">Transfer complete. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00232">xhw_spi.h:232</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga0b0d1de79372d1c997a49481b33eb142"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a></div><div class="ttdeci">#define S0SPSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00097">xhw_spi.h:97</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga622dc084ddb7b1f8d950cb948e75397e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SPIIntCallbackInit </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__x_low_layer.html#ga6ddfa2768a3cc2aae9ef0d0a3c65624f">xtEventCallback</a>&#160;</td>
          <td class="paramname"><em>pfnCallback</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register user interrupts callback function for the SPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">xtPortCallback</td><td>is user callback for the SPI.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00054">54</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;{</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// Avoid Compiler warning</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    (void) ulBase;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(pfnCallback != 0);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    g_pfnSPIHandlerCallbacks = pfnCallback;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordflow">return</span> (0);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga7bbc35be63c6c35e4f825f75cb8b3e86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPIIntDisable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00316">316</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// Avoid Compiler warning.</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    (void) ulBase;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7a680aa11e3c2ab17bfd92080a07bf38">S0SPCR_SPIE</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga3ddecf939b21cd44d3ac4da904babd74"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a></div><div class="ttdeci">#define S0SPCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00093">xhw_spi.h:93</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r_html_ga7a680aa11e3c2ab17bfd92080a07bf38"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7a680aa11e3c2ab17bfd92080a07bf38">S0SPCR_SPIE</a></div><div class="ttdeci">#define S0SPCR_SPIE</div><div class="ttdoc">Enable serial peripheral interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00169">xhw_spi.h:169</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa929cb022eaf72d76a348eb6e9aeed7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPIIntEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable SPI interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00294">294</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// Avoid Compiler warning.</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    (void) ulBase;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>) |= <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7a680aa11e3c2ab17bfd92080a07bf38">S0SPCR_SPIE</a>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga3ddecf939b21cd44d3ac4da904babd74"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a></div><div class="ttdeci">#define S0SPCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00093">xhw_spi.h:93</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r_html_ga7a680aa11e3c2ab17bfd92080a07bf38"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7a680aa11e3c2ab17bfd92080a07bf38">S0SPCR_SPIE</a></div><div class="ttdeci">#define S0SPCR_SPIE</div><div class="ttdoc">Enable serial peripheral interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00169">xhw_spi.h:169</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga30e3f83b5160a4fb7eb25b6f81cdd7b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> SPIIntFlagCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check ADC status flag. This function is used to check whether special flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlags</td><td>is the flag you want to check This value is the one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx.html#ga21d1db545ac068ceb3426d06d3091567">SPI_INT_SPIF</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of special flag.<ul>
<li>xtrue The check flag has been set.</li>
<li>xflase The check flag has not been set. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00369">369</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;{</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulFlags == <a class="code" href="group___l_p_c17xx.html#ga21d1db545ac068ceb3426d06d3091567">SPI_INT_SPIF</a>);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a>) &amp; ulFlags) <span class="comment">// Interrupt has occures.</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    {</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    }</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">else</span>                                   <span class="comment">// Interrupt has not occures.</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    {</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    }</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga21d1db545ac068ceb3426d06d3091567"><div class="ttname"><a href="group___l_p_c17xx.html#ga21d1db545ac068ceb3426d06d3091567">SPI_INT_SPIF</a></div><div class="ttdeci">#define SPI_INT_SPIF</div><div class="ttdoc">SPI interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l01011">xspi.h:1011</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_gab9db240a5132df781fd0aa8d2b7972ee"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#gab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a></div><div class="ttdeci">#define S0SPINT</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00111">xhw_spi.h:111</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga6a1c915d380f383d91fe95a00cd5ac6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPIIntFlagClear </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear SPI interrupt status flag. This function can be used to clear special SPI interrupt status flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlags</td><td>is SPI interrupt status flag. This parameter can be OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx.html#ga21d1db545ac068ceb3426d06d3091567">SPI_INT_SPIF</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00401">401</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;{</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulFlags == <a class="code" href="group___l_p_c17xx.html#ga21d1db545ac068ceb3426d06d3091567">SPI_INT_SPIF</a>);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="comment">// Clear interrupt flag.</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a>) |= <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_i_n_t.html#gaf094e1a2a9291d65e2727253544a8717">S0SPINT_SPIF</a>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga21d1db545ac068ceb3426d06d3091567"><div class="ttname"><a href="group___l_p_c17xx.html#ga21d1db545ac068ceb3426d06d3091567">SPI_INT_SPIF</a></div><div class="ttdeci">#define SPI_INT_SPIF</div><div class="ttdoc">SPI interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l01011">xspi.h:1011</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_i_n_t_html_gaf094e1a2a9291d65e2727253544a8717"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_i_n_t.html#gaf094e1a2a9291d65e2727253544a8717">S0SPINT_SPIF</a></div><div class="ttdeci">#define S0SPINT_SPIF</div><div class="ttdoc">SPI interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00286">xhw_spi.h:286</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_gab9db240a5132df781fd0aa8d2b7972ee"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#gab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a></div><div class="ttdeci">#define S0SPINT</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00111">xhw_spi.h:111</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga98037160bbba213b57e2651638c785b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SPIIntFlagGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI Interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The interrupt status of SPI, this value can be<ul>
<li><a class="el" href="group___l_p_c17xx.html#ga21d1db545ac068ceb3426d06d3091567">SPI_INT_SPIF</a> SPI event has been occurs. 0. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00340">340</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">// Avoid Compiler warning.</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    (void) ulBase;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a>);</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_gab9db240a5132df781fd0aa8d2b7972ee"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#gab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a></div><div class="ttdeci">#define S0SPINT</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00111">xhw_spi.h:111</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8dddc7e120f7a9135d9b71c74a62621f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> SPIStatCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check SPI status. This function check whether the spi status flag has been set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlags</td><td>is the SPI status flag, this value can be OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx.html#ga2b260b9fac1bc7cb301bb86b165a6386">SPI_ABRT</a> Slave abort</li>
<li><a class="el" href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a> Mode Fault</li>
<li><a class="el" href="group___l_p_c17xx.html#ga5f6275bc016c3a2e771602b6c7dda60f">SPI_ROVR</a> Read overrun</li>
<li><a class="el" href="group___l_p_c17xx.html#ga2cf51f1fd11658a657d05247f2c96669">SPI_WCOL</a> write collision</li>
<li><a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a> SPI transfer finish</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of checked flag.<ul>
<li><a class="el" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a> status flag has been set.</li>
<li>xflase status flag has not been set. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00090">90</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; ~(</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                           <a class="code" href="group___l_p_c17xx.html#ga2b260b9fac1bc7cb301bb86b165a6386">SPI_ABRT</a> |</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                           <a class="code" href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a> |</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                           <a class="code" href="group___l_p_c17xx.html#ga5f6275bc016c3a2e771602b6c7dda60f">SPI_ROVR</a> |</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                           <a class="code" href="group___l_p_c17xx.html#ga2cf51f1fd11658a657d05247f2c96669">SPI_WCOL</a> |</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                           <a class="code" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                        )</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;              ) == 0);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// Check Status Bit.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>) &amp; ulFlags)        <span class="comment">// Set</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">else</span>                                         <span class="comment">// Unset</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga2b260b9fac1bc7cb301bb86b165a6386"><div class="ttname"><a href="group___l_p_c17xx.html#ga2b260b9fac1bc7cb301bb86b165a6386">SPI_ABRT</a></div><div class="ttdeci">#define SPI_ABRT</div><div class="ttdoc">Slave abort. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00940">xspi.h:940</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga5f6275bc016c3a2e771602b6c7dda60f"><div class="ttname"><a href="group___l_p_c17xx.html#ga5f6275bc016c3a2e771602b6c7dda60f">SPI_ROVR</a></div><div class="ttdeci">#define SPI_ROVR</div><div class="ttdoc">Read overrun. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00946">xspi.h:946</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga2cf51f1fd11658a657d05247f2c96669"><div class="ttname"><a href="group___l_p_c17xx.html#ga2cf51f1fd11658a657d05247f2c96669">SPI_WCOL</a></div><div class="ttdeci">#define SPI_WCOL</div><div class="ttdoc">write collision </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00949">xspi.h:949</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga0b0d1de79372d1c997a49481b33eb142"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a></div><div class="ttdeci">#define S0SPSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00097">xhw_spi.h:97</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gab63d9c1408fd05dfc56c5d3a36c7e1ab"><div class="ttname"><a href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a></div><div class="ttdeci">#define SPI_SPIF</div><div class="ttdoc">SPI transfer finish. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00952">xspi.h:952</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga2b216e06a94c77056d10d2c419786c75"><div class="ttname"><a href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a></div><div class="ttdeci">#define SPI_MODF</div><div class="ttdoc">Mode Fault. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00943">xspi.h:943</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac1213d5cdca69f113f607581c0f763a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPIStatFlagClear </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear SPI status flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlags</td><td>is the flag ready to be clear. can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx.html#ga2b260b9fac1bc7cb301bb86b165a6386">SPI_ABRT</a> Slave abort</li>
<li><a class="el" href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a> Mode fault</li>
<li><a class="el" href="group___l_p_c17xx.html#ga5f6275bc016c3a2e771602b6c7dda60f">SPI_ROVR</a> Read overrun </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00154">154</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; ~(</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                           <a class="code" href="group___l_p_c17xx.html#ga2b260b9fac1bc7cb301bb86b165a6386">SPI_ABRT</a> |</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                           <a class="code" href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a> |</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                           <a class="code" href="group___l_p_c17xx.html#ga5f6275bc016c3a2e771602b6c7dda60f">SPI_ROVR</a></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                        )</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;              ) == 0);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">// Check Status Bit.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    (void) <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// Clear WCOL Write collision by reading SPI status register(S0SPSR),</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">// then accessing the SPI control register(S0SPCR).</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">if</span>(ulFlags &amp; <a class="code" href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a>)</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>) = ulTmpReg;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga3ddecf939b21cd44d3ac4da904babd74"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a></div><div class="ttdeci">#define S0SPCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00093">xhw_spi.h:93</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga2b260b9fac1bc7cb301bb86b165a6386"><div class="ttname"><a href="group___l_p_c17xx.html#ga2b260b9fac1bc7cb301bb86b165a6386">SPI_ABRT</a></div><div class="ttdeci">#define SPI_ABRT</div><div class="ttdoc">Slave abort. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00940">xspi.h:940</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga5f6275bc016c3a2e771602b6c7dda60f"><div class="ttname"><a href="group___l_p_c17xx.html#ga5f6275bc016c3a2e771602b6c7dda60f">SPI_ROVR</a></div><div class="ttdeci">#define SPI_ROVR</div><div class="ttdoc">Read overrun. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00946">xspi.h:946</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga0b0d1de79372d1c997a49481b33eb142"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a></div><div class="ttdeci">#define S0SPSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00097">xhw_spi.h:97</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga2b216e06a94c77056d10d2c419786c75"><div class="ttname"><a href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a></div><div class="ttdeci">#define SPI_MODF</div><div class="ttdoc">Mode Fault. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8h_source.html#l00943">xspi.h:943</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaf6a9f2315bb1f0d9e127ad9cfc3937d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SPIStatGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI bus status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of SPI, which is the OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx.html#ga2b260b9fac1bc7cb301bb86b165a6386">SPI_ABRT</a> Slave abort</li>
<li><a class="el" href="group___l_p_c17xx.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a> Mode Fault</li>
<li><a class="el" href="group___l_p_c17xx.html#ga5f6275bc016c3a2e771602b6c7dda60f">SPI_ROVR</a> Read overrun</li>
<li><a class="el" href="group___l_p_c17xx.html#ga2cf51f1fd11658a657d05247f2c96669">SPI_WCOL</a> write collision</li>
<li><a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a> SPI transfer finish </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00131">131</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga0b0d1de79372d1c997a49481b33eb142"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a></div><div class="ttdeci">#define S0SPSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00097">xhw_spi.h:97</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga21752ff78a6381539a6274a5a414b898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTBufRead </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char *&#160;</td>
          <td class="paramname"><em>pBuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulLen</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive a block of data via uart. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pBuf</td><td>is the buffer address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulLen</td><td>is the size of buffer, ulLen Bytes.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00594">594</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;{</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i = 0;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">for</span>(i = 0; i &lt; ulLen; i++)</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    {</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        pBuf[i] = <a class="code" href="group___l_p_c17xx.html#gac0f026016b948d237a7955449e6e197c">UARTByteRead</a>(ulBase);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    }</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gac0f026016b948d237a7955449e6e197c"><div class="ttname"><a href="group___l_p_c17xx.html#gac0f026016b948d237a7955449e6e197c">UARTByteRead</a></div><div class="ttdeci">unsigned char UARTByteRead(unsigned long ulBase)</div><div class="ttdoc">Receive an byte via uart. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8c_source.html#l00360">xuart.c:360</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga67016517348909c85032734385b5f879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTBufWrite </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char *&#160;</td>
          <td class="paramname"><em>pBuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulLen</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit a block of data via uart. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pBuf</td><td>is the buffer address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulLen</td><td>is the size of buffer, ulLen Bytes.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00562">562</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i = 0;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">for</span>(i = 0; i &lt; ulLen; i++)</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    {</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <a class="code" href="group___l_p_c17xx.html#gaa1f3061553b60868530b23ad03058015">UARTByteWrite</a>(ulBase, pBuf[i]);</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    }</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gaa1f3061553b60868530b23ad03058015"><div class="ttname"><a href="group___l_p_c17xx.html#gaa1f3061553b60868530b23ad03058015">UARTByteWrite</a></div><div class="ttdeci">void UARTByteWrite(unsigned long ulBase, unsigned char ucData)</div><div class="ttdoc">Transmit an byte via uart. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8c_source.html#l00402">xuart.c:402</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac0f026016b948d237a7955449e6e197c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char UARTByteRead </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive an byte via uart. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The byte received.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will exit unless receive an byte successfully. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00360">360</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">// DLAB MUST be zero.</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// Waiting UART receive one byte.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">do</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    {</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga9e3adac29ef2f5d2cf60c4cebe971de9">LSR_RDR</a>;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    }<span class="keywordflow">while</span>(0 == ulTmpReg);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="comment">// Read the byte.</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gaa6f7e7a9f4551d6151f9d45362118a50">RBR</a>);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">return</span> (ulTmpReg);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gaa6f7e7a9f4551d6151f9d45362118a50"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gaa6f7e7a9f4551d6151f9d45362118a50">RBR</a></div><div class="ttdeci">#define RBR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00091">xhw_uart.h:91</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_c_r_html_ga1cf80a668c79b3081803063178f40920"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a></div><div class="ttdeci">#define LCR_DLAB</div><div class="ttdoc">Divisor Latch Acess Bit(DLAB) </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00389">xhw_uart.h:389</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_s_r_html_ga9e3adac29ef2f5d2cf60c4cebe971de9"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga9e3adac29ef2f5d2cf60c4cebe971de9">LSR_RDR</a></div><div class="ttdeci">#define LSR_RDR</div><div class="ttdoc">Receiver Data Ready. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00439">xhw_uart.h:439</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gad51d51aee21f6cc77d4955221aee3dcb"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a></div><div class="ttdeci">#define LSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00127">xhw_uart.h:127</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga851cb396b6eaa97346364a772b439f37"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a></div><div class="ttdeci">#define LCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00119">xhw_uart.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8d3e1333bd0ab4b020469f2abd198b6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long UARTByteReadNoBlocking </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive an byte via uart not blocking. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">ucpData</td><td>is the pointer point to the address of receive buffer. This parameter NUST NOT be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the character read from the specified port, cast as a <em>long</em>. A <b>-1</b> is returned if there are no characters present in the receive FIFO.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Unlike <a class="el" href="group___l_p_c17xx.html#gac0f026016b948d237a7955449e6e197c">UARTByteRead</a>, when no data available, it will exit inmmediately. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00446">446</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;{</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="comment">// DLAB MUST be zero.</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">// Receive one byte ?</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>) &amp;  <a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga9e3adac29ef2f5d2cf60c4cebe971de9">LSR_RDR</a>)  <span class="comment">// Yes</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    {</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <span class="comment">// Read the byte.</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gaa6f7e7a9f4551d6151f9d45362118a50">RBR</a>);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    }</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">else</span>                                  <span class="comment">// No</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    {</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="keywordflow">return</span> (-1);</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    }</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gaa6f7e7a9f4551d6151f9d45362118a50"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gaa6f7e7a9f4551d6151f9d45362118a50">RBR</a></div><div class="ttdeci">#define RBR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00091">xhw_uart.h:91</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_c_r_html_ga1cf80a668c79b3081803063178f40920"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a></div><div class="ttdeci">#define LCR_DLAB</div><div class="ttdoc">Divisor Latch Acess Bit(DLAB) </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00389">xhw_uart.h:389</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_s_r_html_ga9e3adac29ef2f5d2cf60c4cebe971de9"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga9e3adac29ef2f5d2cf60c4cebe971de9">LSR_RDR</a></div><div class="ttdeci">#define LSR_RDR</div><div class="ttdoc">Receiver Data Ready. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00439">xhw_uart.h:439</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gad51d51aee21f6cc77d4955221aee3dcb"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a></div><div class="ttdeci">#define LSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00127">xhw_uart.h:127</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga851cb396b6eaa97346364a772b439f37"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a></div><div class="ttdeci">#define LCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00119">xhw_uart.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa1f3061553b60868530b23ad03058015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTByteWrite </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>ucData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit an byte via uart. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ucData</td><td>is the byte you want to transmit.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will exit unless transmit an byte successfully. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00402">402</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="comment">// DLAB MUST be zero.</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="comment">// Waiting UART receive one byte.</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">do</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    {</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga8c1a828f5fe296a9c1668cf3e72c00c1">LSR_THRE</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    }<span class="keywordflow">while</span>(0 == ulTmpReg);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">// Write Byte into FIFO.</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga5e9787adf3c9afcc4b781e85bb545b35">THR</a>) = (<span class="keywordtype">unsigned</span> long) ucData;    <span class="comment">// UART Data register.</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_c_r_html_ga1cf80a668c79b3081803063178f40920"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a></div><div class="ttdeci">#define LCR_DLAB</div><div class="ttdoc">Divisor Latch Acess Bit(DLAB) </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00389">xhw_uart.h:389</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gad51d51aee21f6cc77d4955221aee3dcb"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a></div><div class="ttdeci">#define LSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00127">xhw_uart.h:127</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga5e9787adf3c9afcc4b781e85bb545b35"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga5e9787adf3c9afcc4b781e85bb545b35">THR</a></div><div class="ttdeci">#define THR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00095">xhw_uart.h:95</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga851cb396b6eaa97346364a772b439f37"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a></div><div class="ttdeci">#define LCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00119">xhw_uart.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_s_r_html_ga8c1a828f5fe296a9c1668cf3e72c00c1"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga8c1a828f5fe296a9c1668cf3e72c00c1">LSR_THRE</a></div><div class="ttdeci">#define LSR_THRE</div><div class="ttdoc">Transmitter Holding Register Empty. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00454">xhw_uart.h:454</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gad47f2d4a56c78aa9c856a98f87206e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> UARTByteWriteNoBlocking </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>ucData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit an byte via uart not blocking. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ucData</td><td>is the byte you want to transmit.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Indicate the whether transmit byte sucessfully.<ul>
<li>xtrue Have received an byte succssfully.</li>
<li>xflase Have not received an byte.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Unlike <a class="el" href="group___l_p_c17xx.html#gaa1f3061553b60868530b23ad03058015">UARTByteWrite</a>, when FIFO is full, it will exit inmmediately. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00488">488</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;{</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// DLAB MUST be zero.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">// Transmitter FIFO is empty ?</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>);</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">if</span>(ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga8c1a828f5fe296a9c1668cf3e72c00c1">LSR_THRE</a>)            <span class="comment">// Yes</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    {</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        <span class="comment">// Write Byte into FIFO.</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga5e9787adf3c9afcc4b781e85bb545b35">THR</a>) = (<span class="keywordtype">unsigned</span> long)ucData;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    }</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">else</span>                               <span class="comment">// No</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    {</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    }</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_c_r_html_ga1cf80a668c79b3081803063178f40920"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a></div><div class="ttdeci">#define LCR_DLAB</div><div class="ttdoc">Divisor Latch Acess Bit(DLAB) </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00389">xhw_uart.h:389</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gad51d51aee21f6cc77d4955221aee3dcb"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a></div><div class="ttdeci">#define LSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00127">xhw_uart.h:127</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga5e9787adf3c9afcc4b781e85bb545b35"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga5e9787adf3c9afcc4b781e85bb545b35">THR</a></div><div class="ttdeci">#define THR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00095">xhw_uart.h:95</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga851cb396b6eaa97346364a772b439f37"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a></div><div class="ttdeci">#define LCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00119">xhw_uart.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_s_r_html_ga8c1a828f5fe296a9c1668cf3e72c00c1"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga8c1a828f5fe296a9c1668cf3e72c00c1">LSR_THRE</a></div><div class="ttdeci">#define LSR_THRE</div><div class="ttdoc">Transmitter Holding Register Empty. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00454">xhw_uart.h:454</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa1a758536f6db57d468b97aba71378c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBaud</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure UART. This function configure uart baud, data length, stop bit, parity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBaud</td><td>is the target baud.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is uart configure parameters. which can be the logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabfb5582277427208ba10e74830e54333">UART_CFG_LEN_5_BIT</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1a875577bceb9034bb4d8ec5707015d7">UART_CFG_LEN_6_BIT</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga64a60697ff6b40e3e680028d47193e28">UART_CFG_LEN_7_BIT</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga751dbffc6afa8a6929a25fea4dc41830">UART_CFG_LEN_8_BIT</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7b88b29011a9cb57be952c1aa91df8c0">UART_CFG_STOP_1_BIT</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0c1c35c4147a29bd5e0b5acd4bcadab0">UART_CFG_STOP_2_BIT</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa688163ea92bc559a8c524c3dee96eca">UART_CFG_PARITY_NONE</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga34fce19576dd9cdd13d5e542cc3a164d">UART_CFG_PARITY_ODD</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac4121638eb6464df5bdc4bd58fe66b99">UART_CFG_PARITY_EVEN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae396abd5cc9c33a9bfb99d4a362dc34f">UART_CFG_PARITY_1</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0f5d2064493d69897aaa39a653edc03c">UART_CFG_PARITY_0</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga054ae83923795d414d1ac725f1f0ff1e">UART_CFG_BREAK_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6ca0a87132690a3b1dc9789b15001deb">UART_CFG_BREAK_DIS</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01197">1197</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;{</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; ~(</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabfb5582277427208ba10e74830e54333">UART_CFG_LEN_5_BIT</a>   |</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1a875577bceb9034bb4d8ec5707015d7">UART_CFG_LEN_6_BIT</a>   |</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga64a60697ff6b40e3e680028d47193e28">UART_CFG_LEN_7_BIT</a>   |</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga751dbffc6afa8a6929a25fea4dc41830">UART_CFG_LEN_8_BIT</a>   |</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7b88b29011a9cb57be952c1aa91df8c0">UART_CFG_STOP_1_BIT</a>  |</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0c1c35c4147a29bd5e0b5acd4bcadab0">UART_CFG_STOP_2_BIT</a>  |</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa688163ea92bc559a8c524c3dee96eca">UART_CFG_PARITY_NONE</a> |</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga34fce19576dd9cdd13d5e542cc3a164d">UART_CFG_PARITY_ODD</a>  |</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac4121638eb6464df5bdc4bd58fe66b99">UART_CFG_PARITY_EVEN</a> |</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae396abd5cc9c33a9bfb99d4a362dc34f">UART_CFG_PARITY_1</a>    |</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0f5d2064493d69897aaa39a653edc03c">UART_CFG_PARITY_0</a>    |</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga054ae83923795d414d1ac725f1f0ff1e">UART_CFG_BREAK_EN</a>    |</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6ca0a87132690a3b1dc9789b15001deb">UART_CFG_BREAK_DIS</a></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;                       )</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;             ) == 0);</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="comment">// Configure UART Data length, Parity, stop bit, break.</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>);</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    ulTmpReg &amp;= ((~ulCfg) &gt;&gt; 16);</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    ulTmpReg |= (ulCfg &amp; 0xFFFF);</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>) = ulTmpReg;</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="comment">// Configure UART baud</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    UartSetDivisors(ulBase, ulBaud);</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga34fce19576dd9cdd13d5e542cc3a164d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga34fce19576dd9cdd13d5e542cc3a164d">UART_CFG_PARITY_ODD</a></div><div class="ttdeci">#define UART_CFG_PARITY_ODD</div><div class="ttdoc">UART odd parity. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00921">xuart.h:921</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga751dbffc6afa8a6929a25fea4dc41830"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga751dbffc6afa8a6929a25fea4dc41830">UART_CFG_LEN_8_BIT</a></div><div class="ttdeci">#define UART_CFG_LEN_8_BIT</div><div class="ttdoc">UART Data Length 8-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00909">xuart.h:909</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga054ae83923795d414d1ac725f1f0ff1e"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga054ae83923795d414d1ac725f1f0ff1e">UART_CFG_BREAK_EN</a></div><div class="ttdeci">#define UART_CFG_BREAK_EN</div><div class="ttdoc">Enable break transmission. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00933">xuart.h:933</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gac4121638eb6464df5bdc4bd58fe66b99"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gac4121638eb6464df5bdc4bd58fe66b99">UART_CFG_PARITY_EVEN</a></div><div class="ttdeci">#define UART_CFG_PARITY_EVEN</div><div class="ttdoc">UART even parity. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00924">xuart.h:924</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga0f5d2064493d69897aaa39a653edc03c"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0f5d2064493d69897aaa39a653edc03c">UART_CFG_PARITY_0</a></div><div class="ttdeci">#define UART_CFG_PARITY_0</div><div class="ttdoc">UART forced 0 stick parity. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00930">xuart.h:930</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaa688163ea92bc559a8c524c3dee96eca"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa688163ea92bc559a8c524c3dee96eca">UART_CFG_PARITY_NONE</a></div><div class="ttdeci">#define UART_CFG_PARITY_NONE</div><div class="ttdoc">UART None Parity. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00918">xuart.h:918</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga7b88b29011a9cb57be952c1aa91df8c0"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7b88b29011a9cb57be952c1aa91df8c0">UART_CFG_STOP_1_BIT</a></div><div class="ttdeci">#define UART_CFG_STOP_1_BIT</div><div class="ttdoc">UART Stop 1-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00912">xuart.h:912</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga64a60697ff6b40e3e680028d47193e28"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga64a60697ff6b40e3e680028d47193e28">UART_CFG_LEN_7_BIT</a></div><div class="ttdeci">#define UART_CFG_LEN_7_BIT</div><div class="ttdoc">UART Data Length 7-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00906">xuart.h:906</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga0c1c35c4147a29bd5e0b5acd4bcadab0"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0c1c35c4147a29bd5e0b5acd4bcadab0">UART_CFG_STOP_2_BIT</a></div><div class="ttdeci">#define UART_CFG_STOP_2_BIT</div><div class="ttdoc">UART Stop 2-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00915">xuart.h:915</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga6ca0a87132690a3b1dc9789b15001deb"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6ca0a87132690a3b1dc9789b15001deb">UART_CFG_BREAK_DIS</a></div><div class="ttdeci">#define UART_CFG_BREAK_DIS</div><div class="ttdoc">Disable break transmission. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00936">xuart.h:936</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga1a875577bceb9034bb4d8ec5707015d7"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1a875577bceb9034bb4d8ec5707015d7">UART_CFG_LEN_6_BIT</a></div><div class="ttdeci">#define UART_CFG_LEN_6_BIT</div><div class="ttdoc">UART Data Length 6-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00903">xuart.h:903</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gabfb5582277427208ba10e74830e54333"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gabfb5582277427208ba10e74830e54333">UART_CFG_LEN_5_BIT</a></div><div class="ttdeci">#define UART_CFG_LEN_5_BIT</div><div class="ttdoc">UART Data Length 5-bit. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00900">xuart.h:900</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gae396abd5cc9c33a9bfb99d4a362dc34f"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gae396abd5cc9c33a9bfb99d4a362dc34f">UART_CFG_PARITY_1</a></div><div class="ttdeci">#define UART_CFG_PARITY_1</div><div class="ttdoc">UART forced 1 stick parity. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00927">xuart.h:927</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga851cb396b6eaa97346364a772b439f37"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a></div><div class="ttdeci">#define LCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00119">xhw_uart.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga4f432032ad7cd753301b17c638498084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTFIFOCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure uart FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is the parameters to configure FIFO. which can be the OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac3e0833bd89af48e910cbcd7232fda20">FIFO_CFG_FIFO_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9b458d25ae421d016356d1ea3e9ec26c">FIFO_CFG_FIFO_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gad4782ac9e12bcdcb75890ae73cf2da55">FIFO_CFG_RX_FIFO_RESET</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga021bd113a399995b522b2b2299193ce6">FIFO_CFG_TX_FIFO_RESET</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6544f4d454fdf424d18cb672cd86e024">FIFO_CFG_DMA_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf85a53c89b363e31c318f9a21e88a734">FIFO_CFG_DMA_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6951836a0c2ed10e36c8c5893a4909f5">FIFO_CFG_RX_TRI_LVL_0</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gafeca3e39b579475c3ae6061c2cc09a38">FIFO_CFG_RX_TRI_LVL_1</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga37728798037c0f9c079f3cc548c45e83">FIFO_CFG_RX_TRI_LVL_2</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga238c3a9356f5f7da4137ccb44cb7b17c">FIFO_CFG_RX_TRI_LVL_3</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00901">901</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;{</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; ~(</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac3e0833bd89af48e910cbcd7232fda20">FIFO_CFG_FIFO_EN</a>       |</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9b458d25ae421d016356d1ea3e9ec26c">FIFO_CFG_FIFO_DIS</a>      |</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gad4782ac9e12bcdcb75890ae73cf2da55">FIFO_CFG_RX_FIFO_RESET</a> |</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga021bd113a399995b522b2b2299193ce6">FIFO_CFG_TX_FIFO_RESET</a> |</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6544f4d454fdf424d18cb672cd86e024">FIFO_CFG_DMA_EN</a>        |</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf85a53c89b363e31c318f9a21e88a734">FIFO_CFG_DMA_DIS</a>       |</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6951836a0c2ed10e36c8c5893a4909f5">FIFO_CFG_RX_TRI_LVL_0</a>  |</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gafeca3e39b579475c3ae6061c2cc09a38">FIFO_CFG_RX_TRI_LVL_1</a>  |</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga37728798037c0f9c079f3cc548c45e83">FIFO_CFG_RX_TRI_LVL_2</a>  |</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                             <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga238c3a9356f5f7da4137ccb44cb7b17c">FIFO_CFG_RX_TRI_LVL_3</a></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                         )</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;             ) == 0);</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="comment">// Configure FIFO</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga264b36b13386e3f62fe69e04711bc006">FCR</a>);</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    ulTmpReg &amp;= ((~ulCfg) &gt;&gt; 16);</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    ulTmpReg |= (ulCfg &amp; 0xFFFF);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga264b36b13386e3f62fe69e04711bc006">FCR</a>) = ulTmpReg;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga6544f4d454fdf424d18cb672cd86e024"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6544f4d454fdf424d18cb672cd86e024">FIFO_CFG_DMA_EN</a></div><div class="ttdeci">#define FIFO_CFG_DMA_EN</div><div class="ttdoc">Enable DMA Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00821">xuart.h:821</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga37728798037c0f9c079f3cc548c45e83"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga37728798037c0f9c079f3cc548c45e83">FIFO_CFG_RX_TRI_LVL_2</a></div><div class="ttdeci">#define FIFO_CFG_RX_TRI_LVL_2</div><div class="ttdoc">Trigger level 2 (8 characters) </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00833">xuart.h:833</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga9b458d25ae421d016356d1ea3e9ec26c"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9b458d25ae421d016356d1ea3e9ec26c">FIFO_CFG_FIFO_DIS</a></div><div class="ttdeci">#define FIFO_CFG_FIFO_DIS</div><div class="ttdoc">Disable FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00812">xuart.h:812</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga021bd113a399995b522b2b2299193ce6"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga021bd113a399995b522b2b2299193ce6">FIFO_CFG_TX_FIFO_RESET</a></div><div class="ttdeci">#define FIFO_CFG_TX_FIFO_RESET</div><div class="ttdoc">Flush Tx FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00818">xuart.h:818</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga238c3a9356f5f7da4137ccb44cb7b17c"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga238c3a9356f5f7da4137ccb44cb7b17c">FIFO_CFG_RX_TRI_LVL_3</a></div><div class="ttdeci">#define FIFO_CFG_RX_TRI_LVL_3</div><div class="ttdoc">Trigger level 3 (14 characters) </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00836">xuart.h:836</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaf85a53c89b363e31c318f9a21e88a734"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf85a53c89b363e31c318f9a21e88a734">FIFO_CFG_DMA_DIS</a></div><div class="ttdeci">#define FIFO_CFG_DMA_DIS</div><div class="ttdoc">Disable DMA Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00824">xuart.h:824</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga6951836a0c2ed10e36c8c5893a4909f5"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6951836a0c2ed10e36c8c5893a4909f5">FIFO_CFG_RX_TRI_LVL_0</a></div><div class="ttdeci">#define FIFO_CFG_RX_TRI_LVL_0</div><div class="ttdoc">Trigger level 0 (1 character) </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00827">xuart.h:827</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gad4782ac9e12bcdcb75890ae73cf2da55"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gad4782ac9e12bcdcb75890ae73cf2da55">FIFO_CFG_RX_FIFO_RESET</a></div><div class="ttdeci">#define FIFO_CFG_RX_FIFO_RESET</div><div class="ttdoc">Flush Rx FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00815">xuart.h:815</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gac3e0833bd89af48e910cbcd7232fda20"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gac3e0833bd89af48e910cbcd7232fda20">FIFO_CFG_FIFO_EN</a></div><div class="ttdeci">#define FIFO_CFG_FIFO_EN</div><div class="ttdoc">Enable FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00809">xuart.h:809</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga264b36b13386e3f62fe69e04711bc006"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga264b36b13386e3f62fe69e04711bc006">FCR</a></div><div class="ttdeci">#define FCR</div><div class="ttdoc">FCR FIFO Control Register. Controls UART FIFO usage and modes. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00115">xhw_uart.h:115</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gafeca3e39b579475c3ae6061c2cc09a38"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gafeca3e39b579475c3ae6061c2cc09a38">FIFO_CFG_RX_TRI_LVL_1</a></div><div class="ttdeci">#define FIFO_CFG_RX_TRI_LVL_1</div><div class="ttdoc">Trigger level 1 (4 characters) </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00830">xuart.h:830</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga1bbd5ca4de37adcc662bd4b38ed58a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long UARTIntCallbackInit </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__x_low_layer.html#ga6ddfa2768a3cc2aae9ef0d0a3c65624f">xtEventCallback</a>&#160;</td>
          <td class="paramname"><em>pfnCallback</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register user interrupts callback function for the UART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the base address of the UART port. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">xtPortCallback</td><td>is user callback for the UART.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00133">133</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) ||</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;             (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;             (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) ||</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;             (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(pfnCallback != 0);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// Register user call back function.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">switch</span>(ulBase)</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>:</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            {</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                g_pfnWDTHandlerCallbacks[0] = pfnCallback;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            }</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>:</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            {</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                g_pfnWDTHandlerCallbacks[1] = pfnCallback;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            }</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>:</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                g_pfnWDTHandlerCallbacks[2] = pfnCallback;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>:</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                g_pfnWDTHandlerCallbacks[3] = pfnCallback;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    }</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">return</span> (0);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga9b5e85acf8ff0ce74bf8b43686c306a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTIntDisable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulIntFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable UART Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulIntFlags</td><td>is the interrupt flag to be disabled. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00681">681</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;{</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulIntFlags &amp; ~(</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a>     |</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a>    |</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a>     |</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a>   |</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a>     |</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a>    |</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                    )</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;             ) == 0);</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="comment">// DLAB MUST be zero.</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="comment">//xHWREG(ulBase + LCR) &amp;= ~LCR_DLAB;</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// Clear interrupt control bit.</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga3e27fa35f9febccdc4a0c28a5c8cffbb">IER</a>) &amp;= ~ulIntFlags;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga3e27fa35f9febccdc4a0c28a5c8cffbb"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga3e27fa35f9febccdc4a0c28a5c8cffbb">IER</a></div><div class="ttdeci">#define IER</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00109">xhw_uart.h:109</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga9776ada3a93cef7a9f79292f866adbca"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a></div><div class="ttdeci">#define INT_RLS</div><div class="ttdoc">Receive line status interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01027">xuart.h:1027</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga7f5ae0a22f1da943913b2d7b0c3b3232"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a></div><div class="ttdeci">#define INT_MODEM</div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01031">xuart.h:1031</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga11a08871ab6935e6f7f78bdd069f31cc"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a></div><div class="ttdeci">#define INT_RDA</div><div class="ttdoc">Receive data available interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01021">xuart.h:1021</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga626c3efecd8d13454971c8ab83d9174d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a></div><div class="ttdeci">#define INT_THRE</div><div class="ttdoc">Transfer hold register empty interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01024">xuart.h:1024</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gab6e4245128a07556634a6ad02f8008bf"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></div><div class="ttdeci">#define INT_ABTO</div><div class="ttdoc">Auto-baud time-out interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01040">xuart.h:1040</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gabe2597f1263aa814d33c8308adee502d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a></div><div class="ttdeci">#define INT_ABEO</div><div class="ttdoc">Auto-baud end interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01037">xuart.h:1037</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaa534192ed020b1a184ed5c8656dfef5e"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a></div><div class="ttdeci">#define INT_CTS</div><div class="ttdoc">Clear to send interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01034">xuart.h:1034</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gae2e0dbcdb433d714f45934c531d38a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTIntEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulIntFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable UART Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulIntFlags</td><td>is the interrupt flag to be enabled. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00632">632</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;{</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulIntFlags &amp; ~(</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a>   |</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a>  |</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a>   |</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a> |</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a>   |</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a>  |</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                    )</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;             ) == 0);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="comment">// DLAB MUST be zero.</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a>;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="comment">// Set interrupt control bit.</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga3e27fa35f9febccdc4a0c28a5c8cffbb">IER</a>) |= ulIntFlags;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga3e27fa35f9febccdc4a0c28a5c8cffbb"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga3e27fa35f9febccdc4a0c28a5c8cffbb">IER</a></div><div class="ttdeci">#define IER</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00109">xhw_uart.h:109</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga9776ada3a93cef7a9f79292f866adbca"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a></div><div class="ttdeci">#define INT_RLS</div><div class="ttdoc">Receive line status interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01027">xuart.h:1027</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___l_c_r_html_ga1cf80a668c79b3081803063178f40920"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a></div><div class="ttdeci">#define LCR_DLAB</div><div class="ttdoc">Divisor Latch Acess Bit(DLAB) </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00389">xhw_uart.h:389</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga7f5ae0a22f1da943913b2d7b0c3b3232"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a></div><div class="ttdeci">#define INT_MODEM</div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01031">xuart.h:1031</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga11a08871ab6935e6f7f78bdd069f31cc"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a></div><div class="ttdeci">#define INT_RDA</div><div class="ttdoc">Receive data available interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01021">xuart.h:1021</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga626c3efecd8d13454971c8ab83d9174d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a></div><div class="ttdeci">#define INT_THRE</div><div class="ttdoc">Transfer hold register empty interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01024">xuart.h:1024</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gab6e4245128a07556634a6ad02f8008bf"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></div><div class="ttdeci">#define INT_ABTO</div><div class="ttdoc">Auto-baud time-out interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01040">xuart.h:1040</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gabe2597f1263aa814d33c8308adee502d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a></div><div class="ttdeci">#define INT_ABEO</div><div class="ttdoc">Auto-baud end interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01037">xuart.h:1037</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga851cb396b6eaa97346364a772b439f37"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a></div><div class="ttdeci">#define LCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00119">xhw_uart.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaa534192ed020b1a184ed5c8656dfef5e"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a></div><div class="ttdeci">#define INT_CTS</div><div class="ttdoc">Clear to send interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01034">xuart.h:1034</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaaf07adcaa093126b3a13125c9f7a9c92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTIntFlagClear </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulIntFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlags</td><td>is the Modem status flag that you want to check. This value must be logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00850">850</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;{</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulIntFlags &amp; ~(<a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a> | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a>)) == 0);</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">switch</span>(ulIntFlags)</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    {</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a>:</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a>:</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a> | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a>:</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;            {</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga48dc818c449e45d31cec291bd40e306c">ACR</a>) |= ulIntFlags;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;            }</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        <span class="keywordflow">default</span>:                         <span class="comment">// Error</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;            {</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                <span class="keywordflow">while</span>(1);</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;            }</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    }</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga48dc818c449e45d31cec291bd40e306c"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga48dc818c449e45d31cec291bd40e306c">ACR</a></div><div class="ttdeci">#define ACR</div><div class="ttdoc">ACR Auto-baud Control Register. Contains controls for the auto-baud feature. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00136">xhw_uart.h:136</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gab6e4245128a07556634a6ad02f8008bf"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></div><div class="ttdeci">#define INT_ABTO</div><div class="ttdoc">Auto-baud time-out interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01040">xuart.h:1040</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gabe2597f1263aa814d33c8308adee502d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a></div><div class="ttdeci">#define INT_ABEO</div><div class="ttdoc">Auto-baud end interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01037">xuart.h:1037</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gafdfb2f8e5c1b3b6e77e97f1fe7401f9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> UARTIntStatusCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulIntFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check UART Interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulIntFlags</td><td>is the interrupt flag to be checked. which can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>xtrue The checked flag has been set.</li>
<li>xflase The checked flag has not been set. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00764">764</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;{</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulIntFlags &amp; ~(</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                 <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0894a2062970ea29231d8169af280f0e">INT_FLAG_RLS</a>  |</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                 <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga22273b99e275855866a46c460e03276e">INT_FLAG_RDA</a>  |</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                                 <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga21f02f8cd3284b9410fd57a3e2fbd948">INT_FLAG_CTI</a>  |</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                                 <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga311c7420d92be72c8b2151f418116a7c">INT_FLAG_THRE</a> |</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                                 <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e652c62e76bf3a6f4d05c8320afa066">INT_FLAG_MODEM</a>|</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                                 <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59c603cf182c5c8eaa94d4984260e7ac">INT_FLAG_ABEO</a> |</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                 <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga31b8808eb99c78c0bb4b3d133a5efca7">INT_FLAG_ABTO</a></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                            )</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;             ) == 0);</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="keywordflow">switch</span>(ulIntFlags)</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    {</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59c603cf182c5c8eaa94d4984260e7ac">INT_FLAG_ABEO</a>:</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga31b8808eb99c78c0bb4b3d133a5efca7">INT_FLAG_ABTO</a>:</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59c603cf182c5c8eaa94d4984260e7ac">INT_FLAG_ABEO</a> | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga31b8808eb99c78c0bb4b3d133a5efca7">INT_FLAG_ABTO</a>:</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;            {</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga67004975983f9c99226d63db17ba74c4">IIR</a>) &amp; ulIntFlags)</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                {</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                    <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                }</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                {</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                    <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                }</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;            }</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0894a2062970ea29231d8169af280f0e">INT_FLAG_RLS</a>   :</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga22273b99e275855866a46c460e03276e">INT_FLAG_RDA</a>   :</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga21f02f8cd3284b9410fd57a3e2fbd948">INT_FLAG_CTI</a>   :</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga311c7420d92be72c8b2151f418116a7c">INT_FLAG_THRE</a>  :</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e652c62e76bf3a6f4d05c8320afa066">INT_FLAG_MODEM</a> :</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;            {</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga67004975983f9c99226d63db17ba74c4">IIR</a>);</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                <span class="comment">// Is there a pending interrupt?</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                <span class="keywordflow">if</span>(ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga6a38938a0e1b87f317b34ee02aad1d7d">IIR_INT_STAT</a>)      <span class="comment">// No</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                {</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                    <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                }</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                {</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                    ulTmpReg = (ulTmpReg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 1)) &gt;&gt; 1;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                    <span class="keywordflow">if</span> (ulTmpReg == ulIntFlags)</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                    {</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;                        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                    }</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                    {</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;                        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                    }</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                }</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;            }</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="keywordflow">default</span>:                                 <span class="comment">// Error</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;            {</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                <span class="keywordflow">while</span> (1);</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;            }</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    }</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga21f02f8cd3284b9410fd57a3e2fbd948"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga21f02f8cd3284b9410fd57a3e2fbd948">INT_FLAG_CTI</a></div><div class="ttdeci">#define INT_FLAG_CTI</div><div class="ttdoc">Character Time-Out Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01050">xuart.h:1050</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga59c603cf182c5c8eaa94d4984260e7ac"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59c603cf182c5c8eaa94d4984260e7ac">INT_FLAG_ABEO</a></div><div class="ttdeci">#define INT_FLAG_ABEO</div><div class="ttdoc">End of auto-baud interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01059">xuart.h:1059</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga31b8808eb99c78c0bb4b3d133a5efca7"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga31b8808eb99c78c0bb4b3d133a5efca7">INT_FLAG_ABTO</a></div><div class="ttdeci">#define INT_FLAG_ABTO</div><div class="ttdoc">Auto-baud time-out interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01062">xuart.h:1062</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga22273b99e275855866a46c460e03276e"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga22273b99e275855866a46c460e03276e">INT_FLAG_RDA</a></div><div class="ttdeci">#define INT_FLAG_RDA</div><div class="ttdoc">Receive Data Available. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01047">xuart.h:1047</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga67004975983f9c99226d63db17ba74c4"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga67004975983f9c99226d63db17ba74c4">IIR</a></div><div class="ttdeci">#define IIR</div><div class="ttdoc">IIR Interrupt ID Register. Identifies which interrupt(s) are pending. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00112">xhw_uart.h:112</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga62ff42ae97c28224d46f9b4e04c50991"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a></div><div class="ttdeci">#define BIT_MASK(Type, Begin, End)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00312">xhw_types.h:312</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga8e652c62e76bf3a6f4d05c8320afa066"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e652c62e76bf3a6f4d05c8320afa066">INT_FLAG_MODEM</a></div><div class="ttdeci">#define INT_FLAG_MODEM</div><div class="ttdoc">Modem Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01056">xuart.h:1056</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga311c7420d92be72c8b2151f418116a7c"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga311c7420d92be72c8b2151f418116a7c">INT_FLAG_THRE</a></div><div class="ttdeci">#define INT_FLAG_THRE</div><div class="ttdoc">THRE Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01053">xuart.h:1053</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga0894a2062970ea29231d8169af280f0e"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0894a2062970ea29231d8169af280f0e">INT_FLAG_RLS</a></div><div class="ttdeci">#define INT_FLAG_RLS</div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l01044">xuart.h:1044</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___i_i_r_html_ga6a38938a0e1b87f317b34ee02aad1d7d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga6a38938a0e1b87f317b34ee02aad1d7d">IIR_INT_STAT</a></div><div class="ttdeci">#define IIR_INT_STAT</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00257">xhw_uart.h:257</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga99a59643e1f5415d36e509ecc0605804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long UARTIntStatusGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get uart interrupt status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The interrupt status which consist of the logical OR the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a> </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00727">727</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;{</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">// Read status register.</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga67004975983f9c99226d63db17ba74c4">IIR</a>);</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga67004975983f9c99226d63db17ba74c4"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga67004975983f9c99226d63db17ba74c4">IIR</a></div><div class="ttdeci">#define IIR</div><div class="ttdoc">IIR Interrupt ID Register. Identifies which interrupt(s) are pending. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00112">xhw_uart.h:112</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gae7f0ee08219fc09670237f945e4f4e94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTIrDACfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure IrDA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is the checked flag, which consist of the OR of following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9e0d5c9dfda1f52e33a8239dd64a2d13">IRDA_INV_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gade05e865e5f9e00eef9a1d20576253ce">IRDA_INV_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae3a28f0750f7228693ae01693c4ea154">IRDA_FIX_PULSE_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaddf07c1357f58ca01f1776682b314afe">IRDA_FIX_PULSE_2</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa8830f83a7bc1d5c37640c8afc76a9c7">IRDA_FIX_PULSE_4</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga16a383f6b8d63471da8b83b1ddddc571">IRDA_FIX_PULSE_8</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga35361d5619bb41adf8e9250c4e88aaa5">IRDA_FIX_PULSE_16</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa3523aa21f24de0eb11d0bfe166401c2">IRDA_FIX_PULSE_32</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga3c3bbdde30af526beeb0b95a820498e4">IRDA_FIX_PULSE_64</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1645b574a6e12bbc4babf08c23f40367">IRDA_FIX_PULSE_128</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf440f4e3cea73cfff7f0fb5065fcb4c9">IRDA_FIX_PULSE_256</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is only suit for UART0/2/3. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01092">1092</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;{</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) ||</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) );</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; ~(</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9e0d5c9dfda1f52e33a8239dd64a2d13">IRDA_INV_EN</a>        |</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gade05e865e5f9e00eef9a1d20576253ce">IRDA_INV_DIS</a>       |</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae3a28f0750f7228693ae01693c4ea154">IRDA_FIX_PULSE_DIS</a> |</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaddf07c1357f58ca01f1776682b314afe">IRDA_FIX_PULSE_2</a>   |</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa8830f83a7bc1d5c37640c8afc76a9c7">IRDA_FIX_PULSE_4</a>   |</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga16a383f6b8d63471da8b83b1ddddc571">IRDA_FIX_PULSE_8</a>   |</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga35361d5619bb41adf8e9250c4e88aaa5">IRDA_FIX_PULSE_16</a>  |</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa3523aa21f24de0eb11d0bfe166401c2">IRDA_FIX_PULSE_32</a>  |</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga3c3bbdde30af526beeb0b95a820498e4">IRDA_FIX_PULSE_64</a>  |</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1645b574a6e12bbc4babf08c23f40367">IRDA_FIX_PULSE_128</a> |</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                           <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf440f4e3cea73cfff7f0fb5065fcb4c9">IRDA_FIX_PULSE_256</a></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                         )</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;             ) == 0);</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="comment">// Configure IrDA Invert, Fixed Pulse width.</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a>);</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    ulTmpReg &amp;= ((~ulCfg) &gt;&gt; 16);</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    ulTmpReg |= (ulCfg &amp; 0xFFFF);</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a>) = ulTmpReg;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga3c3bbdde30af526beeb0b95a820498e4"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga3c3bbdde30af526beeb0b95a820498e4">IRDA_FIX_PULSE_64</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_64</div><div class="ttdoc">Fixed pulse width: 64*Tpclk. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00891">xuart.h:891</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gaaff7444e9ac1fe9195afb20119888461"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a></div><div class="ttdeci">#define ICR</div><div class="ttdoc">ICR IrDA Control Register. Enables and configures the IrDA mode. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00139">xhw_uart.h:139</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga16a383f6b8d63471da8b83b1ddddc571"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga16a383f6b8d63471da8b83b1ddddc571">IRDA_FIX_PULSE_8</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_8</div><div class="ttdoc">Fixed pulse width: 8*Tpclk. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00882">xuart.h:882</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga9e0d5c9dfda1f52e33a8239dd64a2d13"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9e0d5c9dfda1f52e33a8239dd64a2d13">IRDA_INV_EN</a></div><div class="ttdeci">#define IRDA_INV_EN</div><div class="ttdoc">Invert input serial. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00867">xuart.h:867</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gade05e865e5f9e00eef9a1d20576253ce"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gade05e865e5f9e00eef9a1d20576253ce">IRDA_INV_DIS</a></div><div class="ttdeci">#define IRDA_INV_DIS</div><div class="ttdoc">Not Invert input serial. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00870">xuart.h:870</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaddf07c1357f58ca01f1776682b314afe"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaddf07c1357f58ca01f1776682b314afe">IRDA_FIX_PULSE_2</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_2</div><div class="ttdoc">Fixed pulse width: 2*Tpclk. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00876">xuart.h:876</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaf440f4e3cea73cfff7f0fb5065fcb4c9"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf440f4e3cea73cfff7f0fb5065fcb4c9">IRDA_FIX_PULSE_256</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_256</div><div class="ttdoc">Fixed pulse width: 256*Tpclk. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00897">xuart.h:897</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaa8830f83a7bc1d5c37640c8afc76a9c7"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa8830f83a7bc1d5c37640c8afc76a9c7">IRDA_FIX_PULSE_4</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_4</div><div class="ttdoc">Fixed pulse width: 4*Tpclk. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00879">xuart.h:879</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga1645b574a6e12bbc4babf08c23f40367"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1645b574a6e12bbc4babf08c23f40367">IRDA_FIX_PULSE_128</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_128</div><div class="ttdoc">Fixed pulse width: 128*Tpclk. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00894">xuart.h:894</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gae3a28f0750f7228693ae01693c4ea154"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gae3a28f0750f7228693ae01693c4ea154">IRDA_FIX_PULSE_DIS</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_DIS</div><div class="ttdoc">Disable fixed pulse width mode. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00873">xuart.h:873</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaa3523aa21f24de0eb11d0bfe166401c2"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa3523aa21f24de0eb11d0bfe166401c2">IRDA_FIX_PULSE_32</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_32</div><div class="ttdoc">Fixed pulse width: 32*Tpclk. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00888">xuart.h:888</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga35361d5619bb41adf8e9250c4e88aaa5"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga35361d5619bb41adf8e9250c4e88aaa5">IRDA_FIX_PULSE_16</a></div><div class="ttdeci">#define IRDA_FIX_PULSE_16</div><div class="ttdoc">Fixed pulse width: 16*Tpclk. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00885">xuart.h:885</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac358d80192791dfdd08f51f562873a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTIrDADisable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable IrDA Function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is only suit for UART0/2/3. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01159">1159</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;{</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga28b345caa378e56d407f84598e41d02b">ICR_IRDA_EN</a>;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gaaff7444e9ac1fe9195afb20119888461"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a></div><div class="ttdeci">#define ICR</div><div class="ttdoc">ICR IrDA Control Register. Enables and configures the IrDA mode. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00139">xhw_uart.h:139</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___i_c_r_html_ga28b345caa378e56d407f84598e41d02b"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga28b345caa378e56d407f84598e41d02b">ICR_IRDA_EN</a></div><div class="ttdeci">#define ICR_IRDA_EN</div><div class="ttdoc">IrDA Enable. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00566">xhw_uart.h:566</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga39b50f9056d86b4f64e6c8ca2e77af1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTIrDAEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable IrDA Function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is only suit for UART0/2/3. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01139">1139</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;{</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a>) |= <a class="code" href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga28b345caa378e56d407f84598e41d02b">ICR_IRDA_EN</a>;</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gaaff7444e9ac1fe9195afb20119888461"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a></div><div class="ttdeci">#define ICR</div><div class="ttdoc">ICR IrDA Control Register. Enables and configures the IrDA mode. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00139">xhw_uart.h:139</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___i_c_r_html_ga28b345caa378e56d407f84598e41d02b"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga28b345caa378e56d407f84598e41d02b">ICR_IRDA_EN</a></div><div class="ttdeci">#define ICR_IRDA_EN</div><div class="ttdoc">IrDA Enable. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00566">xhw_uart.h:566</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga4fc27399167dcd603088335958610807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTModemCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure Modem function. This function configure uart modem. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is uart modem configure parameters. which can be the logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7799762396f7b7eee6f5ac1b42c3ab6f">LOOPBACK_MODE_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga50d116f105888e87689a7f87992ae727">LOOPBACK_MODE_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gada84139d4efb97ae0c3608a1702ab0e3">AUTO_RTS_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1b449581fe753fbbda58207fe38106ce">AUTO_RTS_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa00b0b8563eb7e6b39a8d8b34750269d">AUTO_CTS_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga65578b86249fc3665869163a25ef3093">AUTO_CTS_DIS</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01252">1252</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;{</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>);</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; ~(</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;                       <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7799762396f7b7eee6f5ac1b42c3ab6f">LOOPBACK_MODE_EN</a>  | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga50d116f105888e87689a7f87992ae727">LOOPBACK_MODE_DIS</a> |</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                       <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gada84139d4efb97ae0c3608a1702ab0e3">AUTO_RTS_EN</a>       | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1b449581fe753fbbda58207fe38106ce">AUTO_RTS_DIS</a>      |</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;                       <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa00b0b8563eb7e6b39a8d8b34750269d">AUTO_CTS_EN</a>       | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga65578b86249fc3665869163a25ef3093">AUTO_CTS_DIS</a></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;                       )</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;             ) == 0);</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="comment">// Configure UART Modem.</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga65364db1603cde6f6533cb61bcfcf553">MCR</a>);</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    ulTmpReg &amp;= ((~ulCfg) &gt;&gt; 16);</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    ulTmpReg |= (ulCfg &amp; 0xFFFF);</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga65364db1603cde6f6533cb61bcfcf553">MCR</a>) = ulTmpReg;</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga50d116f105888e87689a7f87992ae727"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga50d116f105888e87689a7f87992ae727">LOOPBACK_MODE_DIS</a></div><div class="ttdeci">#define LOOPBACK_MODE_DIS</div><div class="ttdoc">Disable Modem loopback mode. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00942">xuart.h:942</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga1b449581fe753fbbda58207fe38106ce"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1b449581fe753fbbda58207fe38106ce">AUTO_RTS_DIS</a></div><div class="ttdeci">#define AUTO_RTS_DIS</div><div class="ttdoc">Disable Auto-RTS Flow control. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00948">xuart.h:948</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga7799762396f7b7eee6f5ac1b42c3ab6f"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7799762396f7b7eee6f5ac1b42c3ab6f">LOOPBACK_MODE_EN</a></div><div class="ttdeci">#define LOOPBACK_MODE_EN</div><div class="ttdoc">Enable Modem loopback mode. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00939">xuart.h:939</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga65578b86249fc3665869163a25ef3093"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga65578b86249fc3665869163a25ef3093">AUTO_CTS_DIS</a></div><div class="ttdeci">#define AUTO_CTS_DIS</div><div class="ttdoc">Disable Auto-CTS Flow control. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00954">xuart.h:954</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga65364db1603cde6f6533cb61bcfcf553"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga65364db1603cde6f6533cb61bcfcf553">MCR</a></div><div class="ttdeci">#define MCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00123">xhw_uart.h:123</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaa00b0b8563eb7e6b39a8d8b34750269d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa00b0b8563eb7e6b39a8d8b34750269d">AUTO_CTS_EN</a></div><div class="ttdeci">#define AUTO_CTS_EN</div><div class="ttdoc">Enable Auto-CTS Flow control. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00951">xuart.h:951</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gada84139d4efb97ae0c3608a1702ab0e3"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gada84139d4efb97ae0c3608a1702ab0e3">AUTO_RTS_EN</a></div><div class="ttdeci">#define AUTO_RTS_EN</div><div class="ttdoc">Enable Auto-RTS Flow control. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00945">xuart.h:945</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga42b5944161729b319be827333ecfed29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> UARTModemStatCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check Modem status Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlags</td><td>is the Modem status flag that you want to check. This value must be logical OR of the following value:<ul>
<li>xxx</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>xtrue The checked flag has been set.</li>
<li>xflase The checked flag has not been set. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01405">1405</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;{</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>);</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <span class="comment">// Check Status Bit.</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gad4806a0bfd996121bc27d2466393207e">MSR</a>) &amp; ulFlags)           <span class="comment">// Set</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    {</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    }</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">else</span>                                         <span class="comment">// Unset</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    {</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    }</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gad4806a0bfd996121bc27d2466393207e"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gad4806a0bfd996121bc27d2466393207e">MSR</a></div><div class="ttdeci">#define MSR</div><div class="ttdoc">Modem Status Register. Contains handshake signal status flags. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00130">xhw_uart.h:130</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga43b3012262d0bc310ff1165c4261dc25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long UARTModemStatGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Modem status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The Modem status value. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01380">1380</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;{</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>);</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gad4806a0bfd996121bc27d2466393207e">MSR</a>));</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gad4806a0bfd996121bc27d2466393207e"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gad4806a0bfd996121bc27d2466393207e">MSR</a></div><div class="ttdeci">#define MSR</div><div class="ttdoc">Modem Status Register. Contains handshake signal status flags. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00130">xhw_uart.h:130</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaee9e5276720928ff289b533aa1737bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTRS485AddrSet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure RS485 slave address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">uladdr</td><td>is rs485 slave address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01338">1338</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;{</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>);</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulAddr &amp; ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___r_s485_a_d_r_m_a_t_c_h.html#ga877e9f9196cee0cb7fa1cdc48656b781">RS485ADRMATCH_ADRMATCH_M</a>) == 0);</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga9145c1c07400d2fb8539db76dabffec5">ADRMATCH</a>) = (ulAddr &amp; <a class="code" href="group___l_p_c17xx___u_a_r_t___register___r_s485_a_d_r_m_a_t_c_h.html#ga877e9f9196cee0cb7fa1cdc48656b781">RS485ADRMATCH_ADRMATCH_M</a>);</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga9145c1c07400d2fb8539db76dabffec5"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga9145c1c07400d2fb8539db76dabffec5">ADRMATCH</a></div><div class="ttdeci">#define ADRMATCH</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00156">xhw_uart.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___r_s485_a_d_r_m_a_t_c_h_html_ga877e9f9196cee0cb7fa1cdc48656b781"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___r_s485_a_d_r_m_a_t_c_h.html#ga877e9f9196cee0cb7fa1cdc48656b781">RS485ADRMATCH_ADRMATCH_M</a></div><div class="ttdeci">#define RS485ADRMATCH_ADRMATCH_M</div><div class="ttdoc">Address match value. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00668">xhw_uart.h:668</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga34f78cd94905221e5e49a53c5d642eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTRS485Cfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure RS485 function. This function configure uart rs485. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is uart modem configure parameters. which can be the logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga378ecf9d6e01f3b2a723a136d6d69a46">RS485_NMM_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gad4b017746ffdf06dc920205e7f67ac55">RS485_NMM_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1b590550d6aa8497b69a80346596438f">RS485_RX_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaebd0bd2895235e3082610c2e8e04c583">RS485_RX_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa3a99a248bb58c0e94205a3afd7e99b9">RS485_AUTO_ADDR_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e835172c12178a1b264730e1de9e04d">RS485_AUTO_ADDR_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf085d278b8c73e5b68b028956aa443f2">RS485_AUTO_DIR_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e2d9ce0263bc74c22a2254be87dfff0">RS485_AUTO_DIR_RTS</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8aa53ed6e84c5806d86c689f0ac12392">RS485_AUTO_DIR_DTR</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga90812ffbb03d7581974204e119c42c98">RS485_AUTO_DIR_INV_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga49b64b8842df2a820c30fa7605297dbc">RS485_AUTO_DIR_INV_DIS</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01299">1299</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;{</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>);</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; ~(</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga378ecf9d6e01f3b2a723a136d6d69a46">RS485_NMM_DIS</a>         | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gad4b017746ffdf06dc920205e7f67ac55">RS485_NMM_EN</a>          |</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1b590550d6aa8497b69a80346596438f">RS485_RX_EN</a>           | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaebd0bd2895235e3082610c2e8e04c583">RS485_RX_DIS</a>          |</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa3a99a248bb58c0e94205a3afd7e99b9">RS485_AUTO_ADDR_EN</a>    | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e835172c12178a1b264730e1de9e04d">RS485_AUTO_ADDR_DIS</a>   |</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf085d278b8c73e5b68b028956aa443f2">RS485_AUTO_DIR_DIS</a>    |</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e2d9ce0263bc74c22a2254be87dfff0">RS485_AUTO_DIR_RTS</a>    |</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8aa53ed6e84c5806d86c689f0ac12392">RS485_AUTO_DIR_DTR</a>    |</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;                            <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga90812ffbb03d7581974204e119c42c98">RS485_AUTO_DIR_INV_EN</a> | <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga49b64b8842df2a820c30fa7605297dbc">RS485_AUTO_DIR_INV_DIS</a></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;                       )</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;             ) == 0);</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <span class="comment">// Configure RS485</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gaccb2679a98bbf5f3d78822b27615be16">RS485CTRL</a>);</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    ulTmpReg &amp;= ((~ulCfg) &gt;&gt; 16);</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    ulTmpReg |= (ulCfg &amp; 0xFFFF);</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gaccb2679a98bbf5f3d78822b27615be16">RS485CTRL</a>) = ulTmpReg;</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga90812ffbb03d7581974204e119c42c98"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga90812ffbb03d7581974204e119c42c98">RS485_AUTO_DIR_INV_EN</a></div><div class="ttdeci">#define RS485_AUTO_DIR_INV_EN</div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00988">xuart.h:988</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaebd0bd2895235e3082610c2e8e04c583"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaebd0bd2895235e3082610c2e8e04c583">RS485_RX_DIS</a></div><div class="ttdeci">#define RS485_RX_DIS</div><div class="ttdoc">Disable receiver. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00968">xuart.h:968</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gad4b017746ffdf06dc920205e7f67ac55"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gad4b017746ffdf06dc920205e7f67ac55">RS485_NMM_EN</a></div><div class="ttdeci">#define RS485_NMM_EN</div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00962">xuart.h:962</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga378ecf9d6e01f3b2a723a136d6d69a46"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga378ecf9d6e01f3b2a723a136d6d69a46">RS485_NMM_DIS</a></div><div class="ttdeci">#define RS485_NMM_DIS</div><div class="ttdoc">RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00957">xuart.h:957</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaf085d278b8c73e5b68b028956aa443f2"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf085d278b8c73e5b68b028956aa443f2">RS485_AUTO_DIR_DIS</a></div><div class="ttdeci">#define RS485_AUTO_DIR_DIS</div><div class="ttdoc">Disable Auto Direction Control. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00977">xuart.h:977</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga8e2d9ce0263bc74c22a2254be87dfff0"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e2d9ce0263bc74c22a2254be87dfff0">RS485_AUTO_DIR_RTS</a></div><div class="ttdeci">#define RS485_AUTO_DIR_RTS</div><div class="ttdoc">Enable Auto Direction Control, use pin RTS as direction control. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00980">xuart.h:980</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gaa3a99a248bb58c0e94205a3afd7e99b9"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa3a99a248bb58c0e94205a3afd7e99b9">RS485_AUTO_ADDR_EN</a></div><div class="ttdeci">#define RS485_AUTO_ADDR_EN</div><div class="ttdoc">Enable Auto Address detect. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00971">xuart.h:971</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga49b64b8842df2a820c30fa7605297dbc"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga49b64b8842df2a820c30fa7605297dbc">RS485_AUTO_DIR_INV_DIS</a></div><div class="ttdeci">#define RS485_AUTO_DIR_INV_DIS</div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00993">xuart.h:993</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga1b590550d6aa8497b69a80346596438f"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1b590550d6aa8497b69a80346596438f">RS485_RX_EN</a></div><div class="ttdeci">#define RS485_RX_EN</div><div class="ttdoc">Enable receiver. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00965">xuart.h:965</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga8aa53ed6e84c5806d86c689f0ac12392"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8aa53ed6e84c5806d86c689f0ac12392">RS485_AUTO_DIR_DTR</a></div><div class="ttdeci">#define RS485_AUTO_DIR_DTR</div><div class="ttdoc">Enable Auto Direction Control, use pin DTR as direction control. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00983">xuart.h:983</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga8e835172c12178a1b264730e1de9e04d"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e835172c12178a1b264730e1de9e04d">RS485_AUTO_ADDR_DIS</a></div><div class="ttdeci">#define RS485_AUTO_ADDR_DIS</div><div class="ttdoc">Disable Auto Address detect. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00974">xuart.h:974</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gaccb2679a98bbf5f3d78822b27615be16"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gaccb2679a98bbf5f3d78822b27615be16">RS485CTRL</a></div><div class="ttdeci">#define RS485CTRL</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00152">xhw_uart.h:152</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga713b53479a965c0629e2661cb79c980c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTRS485DlyTimeSet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure RS485 Delay Time value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">uladdr</td><td>is rs485 delay time value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01360">1360</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;{</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>);</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulVal &amp; ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___r_s485_d_l_y.html#ga551cd2937f8e9187ad69423018bac9d2">RS485DLY_DLY_M</a>) == 0);</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga9eb296a50b47f2ff9d95ec74c6d51ec3">RS485DLY</a>) = (ulVal &amp; <a class="code" href="group___l_p_c17xx___u_a_r_t___register___r_s485_d_l_y.html#ga551cd2937f8e9187ad69423018bac9d2">RS485DLY_DLY_M</a>);</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___r_s485_d_l_y_html_ga551cd2937f8e9187ad69423018bac9d2"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___r_s485_d_l_y.html#ga551cd2937f8e9187ad69423018bac9d2">RS485DLY_DLY_M</a></div><div class="ttdeci">#define RS485DLY_DLY_M</div><div class="ttdoc">Direction control delay value. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00686">xhw_uart.h:686</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga9eb296a50b47f2ff9d95ec74c6d51ec3"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga9eb296a50b47f2ff9d95ec74c6d51ec3">RS485DLY</a></div><div class="ttdeci">#define RS485DLY</div><div class="ttdoc">RS-485/EIA-485 direction control delay. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00159">xhw_uart.h:159</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaff26b3bd2768f3c0d297126b05871fc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> UARTStatCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check UART status flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlags</td><td>is the checked flag, which consist of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga752c8dd5aac000a77d4ce5f55930bef1">RX_FIFO_NOT_EMPTY</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59f58864bb61f9450d236b712214a9d0">OVERRUN_ERR</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac8a34f3fae782b1f62195c0d8f1d5d38">PARITY_ERR</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga19cf3fb3576b5fa62d2a0d781e2a724b">FRAMING_ERR</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga632353c1e42f09c0454d8229be921cff">BREAK_INT</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab83b3d1f29b7cf3fd354c850802c04a9">TX_FIFO_EMPTY</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae4034d6a21b6646c8710d09e43bd9383">TX_EMPTY</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab67c09461421f54059aefdbdf9d1d4ed">RX_FIFO_ERR</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>xtrue The checked flag has been set.</li>
<li>xflase The checked flag has not been set. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l01035">1035</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;{</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulFlags &amp; ~(</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;                              <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga752c8dd5aac000a77d4ce5f55930bef1">RX_FIFO_NOT_EMPTY</a> |</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                              <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59f58864bb61f9450d236b712214a9d0">OVERRUN_ERR</a>       |</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;                              <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac8a34f3fae782b1f62195c0d8f1d5d38">PARITY_ERR</a>        |</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                              <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga19cf3fb3576b5fa62d2a0d781e2a724b">FRAMING_ERR</a>       |</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                              <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga632353c1e42f09c0454d8229be921cff">BREAK_INT</a>         |</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;                              <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab83b3d1f29b7cf3fd354c850802c04a9">TX_FIFO_EMPTY</a>     |</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                              <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae4034d6a21b6646c8710d09e43bd9383">TX_EMPTY</a>          |</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                              <a class="code" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab67c09461421f54059aefdbdf9d1d4ed">RX_FIFO_ERR</a></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                         )</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;             ) == 0);</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>) &amp; ulFlags)</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    {</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    }</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    {</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    }</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gab67c09461421f54059aefdbdf9d1d4ed"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gab67c09461421f54059aefdbdf9d1d4ed">RX_FIFO_ERR</a></div><div class="ttdeci">#define RX_FIFO_ERR</div><div class="ttdoc">Error in Rx FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00864">xuart.h:864</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga632353c1e42f09c0454d8229be921cff"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga632353c1e42f09c0454d8229be921cff">BREAK_INT</a></div><div class="ttdeci">#define BREAK_INT</div><div class="ttdoc">Break interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00851">xuart.h:851</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga59f58864bb61f9450d236b712214a9d0"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59f58864bb61f9450d236b712214a9d0">OVERRUN_ERR</a></div><div class="ttdeci">#define OVERRUN_ERR</div><div class="ttdoc">Overrun error. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00842">xuart.h:842</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gab83b3d1f29b7cf3fd354c850802c04a9"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gab83b3d1f29b7cf3fd354c850802c04a9">TX_FIFO_EMPTY</a></div><div class="ttdeci">#define TX_FIFO_EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00856">xuart.h:856</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gae4034d6a21b6646c8710d09e43bd9383"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gae4034d6a21b6646c8710d09e43bd9383">TX_EMPTY</a></div><div class="ttdeci">#define TX_EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00861">xuart.h:861</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga752c8dd5aac000a77d4ce5f55930bef1"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga752c8dd5aac000a77d4ce5f55930bef1">RX_FIFO_NOT_EMPTY</a></div><div class="ttdeci">#define RX_FIFO_NOT_EMPTY</div><div class="ttdoc">The UART receiver FIFO is not empty. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00839">xuart.h:839</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gad51d51aee21f6cc77d4955221aee3dcb"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a></div><div class="ttdeci">#define LSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00127">xhw_uart.h:127</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_gac8a34f3fae782b1f62195c0d8f1d5d38"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#gac8a34f3fae782b1f62195c0d8f1d5d38">PARITY_ERR</a></div><div class="ttdeci">#define PARITY_ERR</div><div class="ttdoc">Parity error. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00845">xuart.h:845</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___cfg_html_ga19cf3fb3576b5fa62d2a0d781e2a724b"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___cfg.html#ga19cf3fb3576b5fa62d2a0d781e2a724b">FRAMING_ERR</a></div><div class="ttdeci">#define FRAMING_ERR</div><div class="ttdoc">Framing error. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8h_source.html#l00848">xuart.h:848</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gae6088ed7b6e9436968ffd169be3e114c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long UARTStatGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get UART status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of uart, which consist of the logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga752c8dd5aac000a77d4ce5f55930bef1">RX_FIFO_NOT_EMPTY</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59f58864bb61f9450d236b712214a9d0">OVERRUN_ERR</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac8a34f3fae782b1f62195c0d8f1d5d38">PARITY_ERR</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga19cf3fb3576b5fa62d2a0d781e2a724b">FRAMING_ERR</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga632353c1e42f09c0454d8229be921cff">BREAK_INT</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab83b3d1f29b7cf3fd354c850802c04a9">TX_FIFO_EMPTY</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae4034d6a21b6646c8710d09e43bd9383">TX_EMPTY</a></li>
<li><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab67c09461421f54059aefdbdf9d1d4ed">RX_FIFO_ERR</a> </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00999">999</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;{</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordflow">return</span>( <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>) );</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_gad51d51aee21f6cc77d4955221aee3dcb"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a></div><div class="ttdeci">#define LSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00127">xhw_uart.h:127</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gafdb699f9e715695217527e977a262995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTStrSend </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char *&#160;</td>
          <td class="paramname"><em>pStr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send string. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pStr</td><td>is the target string.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will continue transmit until meet '\0' in string. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00532">532</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;{</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">while</span>(NULL != *pStr)</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    {</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <a class="code" href="group___l_p_c17xx.html#gaa1f3061553b60868530b23ad03058015">UARTByteWrite</a>(ulBase, *pStr++);</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    }</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_gaa1f3061553b60868530b23ad03058015"><div class="ttname"><a href="group___l_p_c17xx.html#gaa1f3061553b60868530b23ad03058015">UARTByteWrite</a></div><div class="ttdeci">void UARTByteWrite(unsigned long ulBase, unsigned char ucData)</div><div class="ttdoc">Transmit an byte via uart. </div><div class="ttdef"><b>Definition:</b> <a href="xuart_8c_source.html#l00402">xuart.c:402</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gab6d36f99f07be3f4c02ba6f53088fd8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTTransStart </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start transmit function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00944">944</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;{</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga88515ba18a979600b1c79179ec97c142">TER</a>) |= <a class="code" href="group___l_p_c17xx___u_a_r_t___register___t_e_r.html#ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66">TER_TX_EN</a>;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga88515ba18a979600b1c79179ec97c142"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga88515ba18a979600b1c79179ec97c142">TER</a></div><div class="ttdeci">#define TER</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00147">xhw_uart.h:147</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___t_e_r_html_ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___t_e_r.html#ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66">TER_TX_EN</a></div><div class="ttdeci">#define TER_TX_EN</div><div class="ttdoc">Transmitter Enable. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00617">xhw_uart.h:617</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga17f3cf71c7e2be7dc989eeba291d99ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UARTTransStop </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop transmit function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the uart module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></li>
<li><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8c_source.html#l00967">967</a> of file <a class="el" href="xuart_8c_source.html">xuart.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;{</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="comment">// Check input parameters.</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>) ||</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;            (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>) || (ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>) );</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___uart___register___offsets.html#ga88515ba18a979600b1c79179ec97c142">TER</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___u_a_r_t___register___t_e_r.html#ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66">TER_TX_EN</a>;</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga7a07348b4332ff6b88abf6092347deba"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></div><div class="ttdeci">#define UART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00156">xhw_memmap.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga2eff3896840fdf741bd67d2d7fe99a34"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></div><div class="ttdeci">#define UART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00179">xhw_memmap.h:179</a></div></div>
<div class="ttc" id="group___l_p_c17xx___uart___register___offsets_html_ga88515ba18a979600b1c79179ec97c142"><div class="ttname"><a href="group___l_p_c17xx___uart___register___offsets.html#ga88515ba18a979600b1c79179ec97c142">TER</a></div><div class="ttdeci">#define TER</div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00147">xhw_uart.h:147</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga383bf0c4670c3a7fa72df80f66331a46"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></div><div class="ttdeci">#define UART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00157">xhw_memmap.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac9998d643534960b684d45a60b998421"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></div><div class="ttdeci">#define UART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00178">xhw_memmap.h:178</a></div></div>
<div class="ttc" id="group___l_p_c17xx___u_a_r_t___register___t_e_r_html_ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66"><div class="ttname"><a href="group___l_p_c17xx___u_a_r_t___register___t_e_r.html#ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66">TER_TX_EN</a></div><div class="ttdeci">#define TER_TX_EN</div><div class="ttdoc">Transmitter Enable. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__uart_8h_source.html#l00617">xhw_uart.h:617</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
