// Seed: 832335329
module module_0 ();
  logic [-1 : -1] id_1;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output tri id_13
);
  assign id_7 = -1'd0;
  module_0 modCall_1 ();
endmodule
