============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 09 2025  09:37:24 am
  Module:                 risc_cpu
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (115 ps) Setup Check with Pin ctrl0_skip_next_reg/CK->D
          Group: C2C
     Startpoint: (R) data_reg_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) ctrl0_skip_next_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     196                  
     Required Time:=    4804                  
      Launch Clock:-       0                  
         Data Path:-    4689                  
             Slack:=     115                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  data_reg_reg[0]/CK    -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  data_reg_reg[0]/Q     -       CK->Q F     DFFRXL         2  7.8   251   368     368    (-,-) 
  g4440__9945/CO        -       B->CO F     ADDHX1         3  9.4   170   215     583    (-,-) 
  g4434__7482/Y         -       B0->Y F     OA21XL         1  4.5   156   176     759    (-,-) 
  g4512__5115/Y         -       B->Y  F     OR2XL          2  7.5   241   234     993    (-,-) 
  g4400__5107/Y         -       B0->Y F     OA21X1         1  4.5   100   176    1169    (-,-) 
  g4528__2883/Y         -       B->Y  F     OR2XL          2  7.5   241   216    1385    (-,-) 
  g4392__1666/Y         -       B0->Y R     OAI21XL        1  4.6   297   158    1542    (-,-) 
  g4538__5477/Y         -       B0->Y F     OAI2BB1XL      2  7.5   477   357    1900    (-,-) 
  g4383__6161/Y         -       B0->Y R     OAI21XL        1  4.8   307   249    2148    (-,-) 
  g4380__4733/Y         -       B0->Y F     OAI2BB1X1      2  7.5   279   254    2402    (-,-) 
  g4376__1881/Y         -       B0->Y R     OAI21XL        1  4.6   297   172    2574    (-,-) 
  g4532__1666/Y         -       B0->Y F     OAI2BB1XL      2  7.5   477   357    2931    (-,-) 
  g4368__5122/Y         -       B0->Y R     OAI21XL        1  4.6   316   246    3177    (-,-) 
  g4540__2398/Y         -       B0->Y F     OAI2BB1XL      1  5.0   340   289    3466    (-,-) 
  g4544__6260/Y         -       B->Y  F     XNOR2XL        1  4.5   157   266    3732    (-,-) 
  g4353__5526/Y         -       A1->Y R     AOI22XL        1  4.8   315   232    3964    (-,-) 
  g4352__8428/Y         -       B->Y  F     NAND2X1        2  7.1   273   241    4206    (-,-) 
  g4350__4319/Y         -       D->Y  F     OR4X1          1  4.5   130   305    4511    (-,-) 
  g4349__6260/Y         -       B->Y  R     NOR2XL         1  4.5   265   178    4689    (-,-) 
  ctrl0_skip_next_reg/D -       -     R     DFFRXL         1    -     -     0    4689    (-,-) 
#----------------------------------------------------------------------------------------------



Path 2: MET (503 ps) Setup Check with Pin ir_reg[5]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     198                  
     Required Time:=    4802                  
      Launch Clock:-       0                  
         Data Path:-    4299                  
             Slack:=     503                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g1013__5115/Y         -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g918__5526/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g886__5107/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g854__7410/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4427__1705/Y         -       B->Y   F     AND2XL         2  6.9   220   191    4299    (-,-) 
  ir_reg[5]/D           -       -      F     DFFSXL         2    -     -     0    4299    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 3: MET (503 ps) Setup Check with Pin ir_reg[7]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     198                  
     Required Time:=    4802                  
      Launch Clock:-       0                  
         Data Path:-    4299                  
             Slack:=     503                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g1008__5122/Y         -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g896__5122/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g883__6417/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g851__2883/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4428__5122/Y         -       B->Y   F     AND2XL         2  6.9   220   191    4299    (-,-) 
  ir_reg[7]/D           -       -      F     DFFSXL         2    -     -     0    4299    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 4: MET (598 ps) Setup Check with Pin data_reg_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     100                  
     Required Time:=    4900                  
      Launch Clock:-       0                  
         Data Path:-    4302                  
             Slack:=     598                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g997__2398/Y          -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g901__5115/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g879__2883/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g849__9315/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4435__4733/Y         -       B->Y   F     AND2XL         2  7.1   226   194    4302    (-,-) 
  data_reg_reg[4]/D     -       -      F     DFFRXL         2    -     -     0    4302    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 5: MET (598 ps) Setup Check with Pin data_reg_reg[3]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     100                  
     Required Time:=    4900                  
      Launch Clock:-       0                  
         Data Path:-    4302                  
             Slack:=     598                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g1009__8246/Y         -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g914__5107/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g884__5477/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g853__1666/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4437__6161/Y         -       B->Y   F     AND2XL         2  7.1   226   194    4302    (-,-) 
  data_reg_reg[3]/D     -       -      F     DFFRXL         2    -     -     0    4302    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 6: MET (598 ps) Setup Check with Pin ir_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     100                  
     Required Time:=    4900                  
      Launch Clock:-       0                  
         Data Path:-    4302                  
             Slack:=     598                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g985__5115/Y          -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g890__5526/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g873__5115/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g856__5477/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4431__6131/Y         -       B->Y   F     AND2XL         2  7.1   226   194    4302    (-,-) 
  ir_reg[2]/D           -       -      F     DFFRXL         2    -     -     0    4302    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 7: MET (603 ps) Setup Check with Pin data_reg_reg[7]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      98                  
     Required Time:=    4902                  
      Launch Clock:-       0                  
         Data Path:-    4299                  
             Slack:=     603                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g1008__5122/Y         -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g896__5122/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g883__6417/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g851__2883/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4428__5122/Y         -       B->Y   F     AND2XL         2  6.9   220   191    4299    (-,-) 
  data_reg_reg[7]/D     -       -      F     DFFRXL         2    -     -     0    4299    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 8: MET (603 ps) Setup Check with Pin data_reg_reg[6]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      98                  
     Required Time:=    4902                  
      Launch Clock:-       0                  
         Data Path:-    4299                  
             Slack:=     603                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g990__9945/Y          -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g892__3680/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g874__7482/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g850__9945/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4426__2802/Y         -       B->Y   F     AND2XL         2  6.9   220   191    4299    (-,-) 
  data_reg_reg[6]/D     -       -      F     DFFRXL         2    -     -     0    4299    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 9: MET (603 ps) Setup Check with Pin data_reg_reg[5]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      98                  
     Required Time:=    4902                  
      Launch Clock:-       0                  
         Data Path:-    4299                  
             Slack:=     603                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g1013__5115/Y         -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g918__5526/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g886__5107/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g854__7410/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4427__1705/Y         -       B->Y   F     AND2XL         2  6.9   220   191    4299    (-,-) 
  data_reg_reg[5]/D     -       -      F     DFFRXL         2    -     -     0    4299    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 10: MET (603 ps) Setup Check with Pin data_reg_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      98                  
     Required Time:=    4902                  
      Launch Clock:-       0                  
         Data Path:-    4299                  
             Slack:=     603                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g1001__8428/Y         -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g906__9945/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g881__1666/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g855__6417/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4429__8246/Y         -       B->Y   F     AND2XL         2  6.9   220   191    4299    (-,-) 
  data_reg_reg[0]/D     -       -      F     DFFRXL         2    -     -     0    4299    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 11: MET (603 ps) Setup Check with Pin ir_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      98                  
     Required Time:=    4902                  
      Launch Clock:-       0                  
         Data Path:-    4299                  
             Slack:=     603                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g1001__8428/Y         -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g906__9945/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g881__1666/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g855__6417/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4429__8246/Y         -       B->Y   F     AND2XL         2  6.9   220   191    4299    (-,-) 
  ir_reg[0]/D           -       -      F     DFFRXL         2    -     -     0    4299    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 12: MET (603 ps) Setup Check with Pin ir_reg[6]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      98                  
     Required Time:=    4902                  
      Launch Clock:-       0                  
         Data Path:-    4299                  
             Slack:=     603                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g990__9945/Y          -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g892__3680/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g874__7482/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g850__9945/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4426__2802/Y         -       B->Y   F     AND2XL         2  6.9   220   191    4299    (-,-) 
  ir_reg[6]/D           -       -      F     DFFRXL         2    -     -     0    4299    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 13: MET (612 ps) Setup Check with Pin ir_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      82                  
     Required Time:=    4918                  
      Launch Clock:-       0                  
         Data Path:-    4305                  
             Slack:=     612                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g992__2346/Y          -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g898__7098/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g877__9315/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g852__2346/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4430__7098/Y         -       B->Y   F     AND2XL         2  7.3   232   197    4305    (-,-) 
  ir_reg[1]/D           -       -      F     DFFRHQX1       2    -     -     0    4305    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 14: MET (612 ps) Setup Check with Pin data_reg_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      82                  
     Required Time:=    4918                  
      Launch Clock:-       0                  
         Data Path:-    4305                  
             Slack:=     612                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g992__2346/Y          -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g898__7098/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g877__9315/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g852__2346/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4430__7098/Y         -       B->Y   F     AND2XL         2  7.3   232   197    4305    (-,-) 
  data_reg_reg[1]/D     -       -      F     DFFRHQX1       2    -     -     0    4305    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 15: MET (617 ps) Setup Check with Pin ir_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    4302                  
             Slack:=     617                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g997__2398/Y          -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g901__5115/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g879__2883/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g849__9315/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4435__4733/Y         -       B->Y   F     AND2XL         2  7.1   226   194    4302    (-,-) 
  ir_reg[4]/D           -       -      F     DFFRHQX1       2    -     -     0    4302    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 16: MET (617 ps) Setup Check with Pin ir_reg[3]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    4302                  
             Slack:=     617                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g1009__8246/Y         -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g914__5107/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g884__5477/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g853__1666/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4437__6161/Y         -       B->Y   F     AND2XL         2  7.1   226   194    4302    (-,-) 
  ir_reg[3]/D           -       -      F     DFFRHQX1       2    -     -     0    4302    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 17: MET (617 ps) Setup Check with Pin data_reg_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    4302                  
             Slack:=     617                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN -       CK->QN F     DFFRXL         9 27.8   832   715     715    (-,-) 
  g4165__5107/Y         -       S0->Y  R     MX2XL          7 19.4   518   618    1333    (-,-) 
  g4651/Y               -       A->Y   F     INVXL          2  6.9   280   306    1639    (-,-) 
  g524__6260/Y          -       B->Y   F     AND2XL         8 21.8   661   455    2094    (-,-) 
  g581__4683/Y          -       A->Y   F     AND2XL         8 21.8   663   565    2659    (-,-) 
  g985__5115/Y          -       A1->Y  F     AO22XL         1  4.5   160   392    3051    (-,-) 
  g890__5526/Y          -       C0->Y  R     AOI221XL       1  4.5   459   282    3333    (-,-) 
  g873__5115/Y          -       C->Y   F     NAND3XL        1  4.5   463   388    3720    (-,-) 
  g856__5477/Y          -       B->Y   F     OR4X1          1  4.5   130   388    4108    (-,-) 
  g4431__6131/Y         -       B->Y   F     AND2XL         2  7.1   226   194    4302    (-,-) 
  data_reg_reg[2]/D     -       -      F     DFFRHQX1       2    -     -     0    4302    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 18: MET (640 ps) Setup Check with Pin reg0_out_reg[7]/CK->D
          Group: C2C
     Startpoint: (R) data_reg_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) reg0_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     148                  
     Required Time:=    4852                  
      Launch Clock:-       0                  
         Data Path:-    4212                  
             Slack:=     640                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  data_reg_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  data_reg_reg[0]/Q  -       CK->Q F     DFFRXL         2  7.8   251   368     368    (-,-) 
  g4440__9945/CO     -       B->CO F     ADDHX1         3  9.4   170   215     583    (-,-) 
  g4434__7482/Y      -       B0->Y F     OA21XL         1  4.5   156   176     759    (-,-) 
  g4512__5115/Y      -       B->Y  F     OR2XL          2  7.5   241   234     993    (-,-) 
  g4400__5107/Y      -       B0->Y F     OA21X1         1  4.5   100   176    1169    (-,-) 
  g4528__2883/Y      -       B->Y  F     OR2XL          2  7.5   241   216    1385    (-,-) 
  g4392__1666/Y      -       B0->Y R     OAI21XL        1  4.6   297   158    1542    (-,-) 
  g4538__5477/Y      -       B0->Y F     OAI2BB1XL      2  7.5   477   357    1900    (-,-) 
  g4383__6161/Y      -       B0->Y R     OAI21XL        1  4.8   307   249    2148    (-,-) 
  g4380__4733/Y      -       B0->Y F     OAI2BB1X1      2  7.5   279   254    2402    (-,-) 
  g4376__1881/Y      -       B0->Y R     OAI21XL        1  4.6   297   172    2574    (-,-) 
  g4532__1666/Y      -       B0->Y F     OAI2BB1XL      2  7.5   477   357    2931    (-,-) 
  g4368__5122/Y      -       B0->Y R     OAI21XL        1  4.6   316   246    3177    (-,-) 
  g4540__2398/Y      -       B0->Y F     OAI2BB1XL      1  5.0   340   289    3466    (-,-) 
  g4544__6260/Y      -       B->Y  R     XNOR2XL        1  4.5   139   300    3766    (-,-) 
  g4353__5526/Y      -       A1->Y F     AOI22XL        1  4.8   363   251    4017    (-,-) 
  g4352__8428/Y      -       B->Y  R     NAND2X1        2  7.1   168   195    4212    (-,-) 
  reg0_out_reg[7]/D  -       -     R     DFFRHQX1       2    -     -     0    4212    (-,-) 
#-------------------------------------------------------------------------------------------



Path 19: MET (950 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3846                  
             Slack:=     950                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  drc_bufs4213/Y                        -       A->Y   F     BUFX2            2  6.9    95   457    3669    (-,-) 
  g4103__8428/Y                         -       A->Y   R     NOR2XL           1  4.6   303   177    3846    (-,-) 
  mem0_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3846    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 20: MET (950 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3846                  
             Slack:=     950                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  drc_bufs4213/Y                        -       A->Y   F     BUFX2            2  6.9    95   457    3669    (-,-) 
  g4099__2398/Y                         -       A->Y   R     NOR2XL           1  4.6   303   177    3846    (-,-) 
  mem0_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3846    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 21: MET (1055 ps) Setup Check with Pin reg0_out_reg[6]/CK->D
          Group: C2C
     Startpoint: (R) data_reg_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg0_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    3804                  
             Slack:=    1055                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  data_reg_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  data_reg_reg[0]/Q  -       CK->Q F     DFFRXL         2  7.8   251   368     368    (-,-) 
  g4440__9945/CO     -       B->CO F     ADDHX1         3  9.4   170   215     583    (-,-) 
  g4434__7482/Y      -       B0->Y F     OA21XL         1  4.5   156   176     759    (-,-) 
  g4512__5115/Y      -       B->Y  F     OR2XL          2  7.5   241   234     993    (-,-) 
  g4400__5107/Y      -       B0->Y F     OA21X1         1  4.5   100   176    1169    (-,-) 
  g4528__2883/Y      -       B->Y  F     OR2XL          2  7.5   241   216    1385    (-,-) 
  g4392__1666/Y      -       B0->Y R     OAI21XL        1  4.6   297   158    1542    (-,-) 
  g4538__5477/Y      -       B0->Y F     OAI2BB1XL      2  7.5   477   357    1900    (-,-) 
  g4383__6161/Y      -       B0->Y R     OAI21XL        1  4.8   307   249    2148    (-,-) 
  g4380__4733/Y      -       B0->Y F     OAI2BB1X1      2  7.5   279   254    2402    (-,-) 
  g4376__1881/Y      -       B0->Y R     OAI21XL        1  4.6   297   172    2574    (-,-) 
  g4532__1666/Y      -       B0->Y F     OAI2BB1XL      2  7.5   477   357    2931    (-,-) 
  g4362__1617/Y      -       B->Y  F     XOR2XL         1  4.5   158   311    3242    (-,-) 
  g4357__6783/Y      -       A1->Y R     AOI22XL        1  4.5   299   225    3466    (-,-) 
  g4542__5107/Y      -       B->Y  F     NAND2XL        2  7.1   450   337    3804    (-,-) 
  reg0_out_reg[6]/D  -       -     F     DFFRHQX1       2    -     -     0    3804    (-,-) 
#-------------------------------------------------------------------------------------------



Path 22: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4104__5526/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 23: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4107__1617/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 24: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4106__3680/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 25: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4102__4319/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 26: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4119__9315/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 27: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4101__6260/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 28: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4100__5107/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 29: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4096__7410/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 30: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                         -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4117__4733/Y                         -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 31: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                        -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                        -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                        -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                        -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                              -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                        -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4118__6161/Y                        -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 32: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                        -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                        -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                        -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                        -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                              -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                        -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4121__2883/Y                        -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 33: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                        -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                        -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                        -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                        -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                              -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                        -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4116__7482/Y                        -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 34: MET (1083 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1083                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                        -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                        -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                        -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                        -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                              -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                        -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4105__6783/Y                        -       A->Y   R     NOR2XL           1  4.6   303   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST0/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 35: MET (1086 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     202                  
     Required Time:=    4798                  
      Launch Clock:-       0                  
         Data Path:-    3713                  
             Slack:=    1086                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                        -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                        -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                        -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                        -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                              -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g4148__1666/Y                        -       B->Y   F     OR2XL           15 39.1  1166   746    3212    (-,-) 
  g4120__9945/Y                        -       A->Y   R     NOR2XL           1  4.6   297   501    3713    (-,-) 
  mem0_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3713    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 36: MET (1360 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3436                  
             Slack:=    1360                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  drc_bufs4207/Y                        -       A->Y   F     BUFX2            2  6.9    84   298    3262    (-,-) 
  g4092__9945/Y                         -       A->Y   R     NOR2XL           1  4.6   303   174    3436    (-,-) 
  mem0_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3436    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 37: MET (1360 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3436                  
             Slack:=    1360                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  drc_bufs4207/Y                        -       A->Y   F     BUFX2            2  6.9    84   298    3262    (-,-) 
  g4097__6417/Y                         -       A->Y   R     NOR2XL           1  4.6   303   174    3436    (-,-) 
  mem0_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3436    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 38: MET (1479 ps) Setup Check with Pin data_in_out_reg[4]/CK->D
          Group: I2C
     Startpoint: (R) data_in[4]
          Clock: (R) clk
       Endpoint: (R) data_in_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     351                  
     Required Time:=    4649                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     670                  
             Slack:=    1479                  

Exceptions/Constraints:
  input_delay             2500            risc_cpu_gate.sdc_line_3_3_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  data_in[4]           -       -     R     (arrival)      1  6.3     0     0    2500    (-,-) 
  drc_bufs3541/Y       -       A->Y  F     INVXL          4 11.9   364   213    2713    (-,-) 
  drc_bufs3477/Y       -       A->Y  R     INVXL          9 25.1   660   457    3170    (-,-) 
  data_in_out_reg[4]/D -       -     R     DFFQX1         9    -     -     0    3170    (-,-) 
#---------------------------------------------------------------------------------------------



Path 39: MET (1479 ps) Setup Check with Pin data_in_out_reg[2]/CK->D
          Group: I2C
     Startpoint: (R) data_in[2]
          Clock: (R) clk
       Endpoint: (R) data_in_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     351                  
     Required Time:=    4649                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     670                  
             Slack:=    1479                  

Exceptions/Constraints:
  input_delay             2500            risc_cpu_gate.sdc_line_3_5_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  data_in[2]           -       -     R     (arrival)      1  6.3     0     0    2500    (-,-) 
  drc_bufs3537/Y       -       A->Y  F     INVXL          4 11.9   364   213    2713    (-,-) 
  drc_bufs3473/Y       -       A->Y  R     INVXL          9 25.1   660   457    3170    (-,-) 
  data_in_out_reg[2]/D -       -     R     DFFQX1         9    -     -     0    3170    (-,-) 
#---------------------------------------------------------------------------------------------



Path 40: MET (1479 ps) Setup Check with Pin data_in_out_reg[0]/CK->D
          Group: I2C
     Startpoint: (R) data_in[0]
          Clock: (R) clk
       Endpoint: (R) data_in_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     351                  
     Required Time:=    4649                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     670                  
             Slack:=    1479                  

Exceptions/Constraints:
  input_delay             2500            risc_cpu_gate.sdc_line_3_7_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  data_in[0]           -       -     R     (arrival)      1  6.3     0     0    2500    (-,-) 
  drc_bufs3533/Y       -       A->Y  F     INVXL          4 11.9   364   213    2713    (-,-) 
  drc_bufs3469/Y       -       A->Y  R     INVXL          9 25.1   660   457    3170    (-,-) 
  data_in_out_reg[0]/D -       -     R     DFFQX1         9    -     -     0    3170    (-,-) 
#---------------------------------------------------------------------------------------------



Path 41: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4094__2346/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 42: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4098__5477/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 43: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4112__7098/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 44: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4091__9315/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 45: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4095__1666/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 46: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4113__6131/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 47: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4093__2883/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 48: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4108__2802/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 49: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                 -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                 -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                         -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                         -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                         -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                         -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                               -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                            -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4122__2346/Y                         -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 50: MET (1486 ps) Clock Gating Setup Check at cgic pin mem0_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) ctrl0_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem0_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3310                  
             Slack:=    1486                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ctrl0_state_reg[2]/CK                -       -      R     (arrival)        3    -     0     0       0    (-,-) 
  ctrl0_state_reg[2]/QN                -       CK->QN F     DFFRXL           9 27.8   832   715     715    (-,-) 
  g4287__6417/Y                        -       B->Y   F     OR2XL            3  9.5   298   451    1166    (-,-) 
  g4184__7098/Y                        -       B->Y   F     OR2XL            2  7.0   224   268    1434    (-,-) 
  g4175__3680/Y                        -       B->Y   R     NOR2XL           1  4.5   265   208    1642    (-,-) 
  g4166__6260/Y                        -       B->Y   R     AND2XL           9 24.3   638   474    2115    (-,-) 
  g4283/Y                              -       A->Y   F     INVXL            2  6.9   303   350    2466    (-,-) 
  g2__4733/Y                           -       AN->Y  F     NAND2BX2        15 39.1   657   498    2964    (-,-) 
  g4109__1705/Y                        -       A->Y   R     NOR2XL           1  4.6   303   347    3310    (-,-) 
  mem0_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0    3310    (-,-) 
#----------------------------------------------------------------------------------------------------------------

