 
****************************************
check_design summary:
Version:     Q-2019.12-SP5-5
Date:        Mon Oct 24 01:51:47 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Shorted outputs (LINT-31)                                       1
--------------------------------------------------------------------------------

Warning: In design 'FIFO', output port 'empty_o' is connected directly to output port 'A_empty_o'. (LINT-31)
1
