
Tandem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003714  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000090  20000000  00003714  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b0  20000090  000037a4  00020090  2**2
                  ALLOC
  3 .stack        00002000  20000140  00003854  00020090  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
  6 .debug_info   00030003  00000000  00000000  00020111  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004396  00000000  00000000  00050114  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004a11  00000000  00000000  000544aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000568  00000000  00000000  00058ebb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000518  00000000  00000000  00059423  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b7f2  00000000  00000000  0005993b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f4f9  00000000  00000000  0007512d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000897ce  00000000  00000000  00084626  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000f40  00000000  00000000  0010ddf4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	40 21 00 20 19 01 00 00 15 01 00 00 15 01 00 00     @!. ............
	...
      2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
      3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      4c:	15 01 00 00 2d 03 00 00 15 01 00 00 15 01 00 00     ....-...........
      5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000090 	.word	0x20000090
      d4:	00000000 	.word	0x00000000
      d8:	00003714 	.word	0x00003714

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000094 	.word	0x20000094
     108:	00003714 	.word	0x00003714
     10c:	00003714 	.word	0x00003714
     110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
     118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
     11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
     11e:	429a      	cmp	r2, r3
     120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     122:	001a      	movs	r2, r3
     124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
     126:	429a      	cmp	r2, r3
     128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
     12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
     12c:	3303      	adds	r3, #3
     12e:	1a9b      	subs	r3, r3, r2
     130:	089b      	lsrs	r3, r3, #2
     132:	3301      	adds	r3, #1
     134:	009b      	lsls	r3, r3, #2
     136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
     13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
     13c:	588c      	ldr	r4, [r1, r2]
     13e:	5084      	str	r4, [r0, r2]
     140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     142:	429a      	cmp	r2, r3
     144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
     148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
     14a:	429a      	cmp	r2, r3
     14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
     14e:	43d3      	mvns	r3, r2
     150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
     152:	185b      	adds	r3, r3, r1
     154:	2103      	movs	r1, #3
     156:	438b      	bics	r3, r1
     158:	3304      	adds	r3, #4
     15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     15c:	2100      	movs	r1, #0
     15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     160:	4293      	cmp	r3, r2
     162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
     166:	21ff      	movs	r1, #255	; 0xff
     168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
     16a:	438b      	bics	r3, r1
     16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     16e:	39fd      	subs	r1, #253	; 0xfd
     170:	2390      	movs	r3, #144	; 0x90
     172:	005b      	lsls	r3, r3, #1
     174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
     176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
     17a:	78d3      	ldrb	r3, [r2, #3]
     17c:	2503      	movs	r5, #3
     17e:	43ab      	bics	r3, r5
     180:	2402      	movs	r4, #2
     182:	4323      	orrs	r3, r4
     184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	270c      	movs	r7, #12
     18a:	43bb      	bics	r3, r7
     18c:	2608      	movs	r6, #8
     18e:	4333      	orrs	r3, r6
     190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
     194:	7b98      	ldrb	r0, [r3, #14]
     196:	2230      	movs	r2, #48	; 0x30
     198:	4390      	bics	r0, r2
     19a:	2220      	movs	r2, #32
     19c:	4310      	orrs	r0, r2
     19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1a0:	7b99      	ldrb	r1, [r3, #14]
     1a2:	43b9      	bics	r1, r7
     1a4:	4331      	orrs	r1, r6
     1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1a8:	7b9a      	ldrb	r2, [r3, #14]
     1aa:	43aa      	bics	r2, r5
     1ac:	4322      	orrs	r2, r4
     1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
     1b2:	6853      	ldr	r3, [r2, #4]
     1b4:	2180      	movs	r1, #128	; 0x80
     1b6:	430b      	orrs	r3, r1
     1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
     1bc:	4798      	blx	r3
        main();
     1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
     1c0:	4798      	blx	r3
     1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
     1c4:	00003714 	.word	0x00003714
     1c8:	20000000 	.word	0x20000000
     1cc:	20000090 	.word	0x20000090
     1d0:	20000004 	.word	0x20000004
     1d4:	20000090 	.word	0x20000090
     1d8:	20000140 	.word	0x20000140
     1dc:	e000ed00 	.word	0xe000ed00
     1e0:	00000000 	.word	0x00000000
     1e4:	41007000 	.word	0x41007000
     1e8:	41005000 	.word	0x41005000
     1ec:	41004800 	.word	0x41004800
     1f0:	41004000 	.word	0x41004000
     1f4:	000033f5 	.word	0x000033f5
     1f8:	000016c5 	.word	0x000016c5

000001fc <_i2c_slave_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     1fc:	6801      	ldr	r1, [r0, #0]

	/* Return sync status */
#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     1fe:	2203      	movs	r2, #3
     200:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_slave_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_slave_is_syncing(module)) {
     202:	421a      	tst	r2, r3
     204:	d1fc      	bne.n	200 <_i2c_slave_wait_for_sync+0x4>
		/* Wait for I<SUP>2</SUP>C module to sync */
	}
}
     206:	4770      	bx	lr

00000208 <master_election>:
#include "Master.h"
#include "interrupt.h"


uint8_t master_election()
{
     208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     20a:	4c14      	ldr	r4, [pc, #80]	; (25c <master_election+0x54>)
     20c:	6825      	ldr	r5, [r4, #0]
	/* Disable global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
     20e:	0020      	movs	r0, r4
     210:	4f13      	ldr	r7, [pc, #76]	; (260 <master_election+0x58>)
     212:	47b8      	blx	r7

	/* Disable module */
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     214:	682b      	ldr	r3, [r5, #0]
     216:	2602      	movs	r6, #2
     218:	43b3      	bics	r3, r6
     21a:	602b      	str	r3, [r5, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     21c:	6825      	ldr	r5, [r4, #0]
	_i2c_slave_wait_for_sync(module);
     21e:	0020      	movs	r0, r4
     220:	47b8      	blx	r7
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
     222:	682b      	ldr	r3, [r5, #0]
     224:	4333      	orrs	r3, r6
     226:	602b      	str	r3, [r5, #0]
	i2c_slave_disable(&i2c_slave_instance);
	i2c_slave_enable(&i2c_slave_instance);
	configure_i2c_slave();	
     228:	4b0e      	ldr	r3, [pc, #56]	; (264 <master_election+0x5c>)
     22a:	4798      	blx	r3
	uint8_t i_am_master = 0;
	enum i2c_slave_direction dir = i2c_slave_get_direction_wait(&i2c_slave_instance);
     22c:	0020      	movs	r0, r4
     22e:	4b0e      	ldr	r3, [pc, #56]	; (268 <master_election+0x60>)
     230:	4798      	blx	r3
	
	if(dir == I2C_SLAVE_DIRECTION_NONE)
     232:	2802      	cmp	r0, #2
     234:	d003      	beq.n	23e <master_election+0x36>
		configure_i2c_master();
		i_am_master = 1;
	}	
	else
	{
		init_irq_pin();
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <master_election+0x64>)
     238:	4798      	blx	r3
	uint8_t i_am_master = 0;
     23a:	2000      	movs	r0, #0
	}
	return i_am_master;
}
     23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		init_irq_interrupt();
     23e:	4b0c      	ldr	r3, [pc, #48]	; (270 <master_election+0x68>)
     240:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     242:	4806      	ldr	r0, [pc, #24]	; (25c <master_election+0x54>)
     244:	6804      	ldr	r4, [r0, #0]
	_i2c_slave_wait_for_sync(module);
     246:	4b06      	ldr	r3, [pc, #24]	; (260 <master_election+0x58>)
     248:	4798      	blx	r3
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     24a:	6823      	ldr	r3, [r4, #0]
     24c:	2202      	movs	r2, #2
     24e:	4393      	bics	r3, r2
     250:	6023      	str	r3, [r4, #0]
		configure_i2c_master();
     252:	4b08      	ldr	r3, [pc, #32]	; (274 <master_election+0x6c>)
     254:	4798      	blx	r3
		i_am_master = 1;
     256:	2001      	movs	r0, #1
     258:	e7f0      	b.n	23c <master_election+0x34>
     25a:	46c0      	nop			; (mov r8, r8)
     25c:	20000130 	.word	0x20000130
     260:	000001fd 	.word	0x000001fd
     264:	00001571 	.word	0x00001571
     268:	00000b95 	.word	0x00000b95
     26c:	00001655 	.word	0x00001655
     270:	00001605 	.word	0x00001605
     274:	000014dd 	.word	0x000014dd

00000278 <send_master>:

void send_master(enum messages msg_type, uint8_t data)
{
     278:	b570      	push	{r4, r5, r6, lr}
	write_buffer_master[MSG_TYPE] = msg_type;
     27a:	4b07      	ldr	r3, [pc, #28]	; (298 <send_master+0x20>)
     27c:	7018      	strb	r0, [r3, #0]
	write_buffer_master[DATA] = data;
     27e:	7059      	strb	r1, [r3, #1]
	packet_master.data = write_buffer_master;
     280:	4a06      	ldr	r2, [pc, #24]	; (29c <send_master+0x24>)
     282:	6053      	str	r3, [r2, #4]
	enum status_code status = STATUS_BUSY;
	while (status != STATUS_OK)
	{
		status = i2c_master_write_packet_wait(&i2c_master_instance, &packet_master);
     284:	0016      	movs	r6, r2
     286:	4d06      	ldr	r5, [pc, #24]	; (2a0 <send_master+0x28>)
     288:	4c06      	ldr	r4, [pc, #24]	; (2a4 <send_master+0x2c>)
     28a:	0031      	movs	r1, r6
     28c:	0028      	movs	r0, r5
     28e:	47a0      	blx	r4
	while (status != STATUS_OK)
     290:	2800      	cmp	r0, #0
     292:	d1fa      	bne.n	28a <send_master+0x12>
	}
	//port_pin_set_output_level(LED_0_PIN, LED_0_ACTIVE);
}
     294:	bd70      	pop	{r4, r5, r6, pc}
     296:	46c0      	nop			; (mov r8, r8)
     298:	20000024 	.word	0x20000024
     29c:	2000000c 	.word	0x2000000c
     2a0:	20000120 	.word	0x20000120
     2a4:	000008d5 	.word	0x000008d5

000002a8 <read_slave>:
#include "Slave.h"

void read_slave(enum messages msg_type)
{
     2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     2aa:	0006      	movs	r6, r0
	packet_slave.data = read_buffer_slave;
     2ac:	4b08      	ldr	r3, [pc, #32]	; (2d0 <read_slave+0x28>)
     2ae:	4a09      	ldr	r2, [pc, #36]	; (2d4 <read_slave+0x2c>)
     2b0:	6053      	str	r3, [r2, #4]
	while (read_buffer_slave[MSG_TYPE] != msg_type)
     2b2:	781b      	ldrb	r3, [r3, #0]
     2b4:	4283      	cmp	r3, r0
     2b6:	d009      	beq.n	2cc <read_slave+0x24>
	{
		i2c_slave_read_packet_wait(&i2c_slave_instance, &packet_slave);
     2b8:	0015      	movs	r5, r2
     2ba:	4c07      	ldr	r4, [pc, #28]	; (2d8 <read_slave+0x30>)
     2bc:	4f07      	ldr	r7, [pc, #28]	; (2dc <read_slave+0x34>)
     2be:	0029      	movs	r1, r5
     2c0:	0020      	movs	r0, r4
     2c2:	47b8      	blx	r7
	while (read_buffer_slave[MSG_TYPE] != msg_type)
     2c4:	4b02      	ldr	r3, [pc, #8]	; (2d0 <read_slave+0x28>)
     2c6:	781b      	ldrb	r3, [r3, #0]
     2c8:	42b3      	cmp	r3, r6
     2ca:	d1f8      	bne.n	2be <read_slave+0x16>
	}
	//port_pin_set_output_level(LED_0_PIN, LED_0_ACTIVE);
}
     2cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     2ce:	46c0      	nop			; (mov r8, r8)
     2d0:	20000020 	.word	0x20000020
     2d4:	20000018 	.word	0x20000018
     2d8:	20000130 	.word	0x20000130
     2dc:	00000a7d 	.word	0x00000a7d

000002e0 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2e0:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2e2:	2a00      	cmp	r2, #0
     2e4:	d001      	beq.n	2ea <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     2e6:	0018      	movs	r0, r3
     2e8:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     2ea:	008b      	lsls	r3, r1, #2
     2ec:	4a06      	ldr	r2, [pc, #24]	; (308 <extint_register_callback+0x28>)
     2ee:	589b      	ldr	r3, [r3, r2]
     2f0:	2b00      	cmp	r3, #0
     2f2:	d003      	beq.n	2fc <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     2f4:	4283      	cmp	r3, r0
     2f6:	d005      	beq.n	304 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     2f8:	231d      	movs	r3, #29
     2fa:	e7f4      	b.n	2e6 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     2fc:	0089      	lsls	r1, r1, #2
     2fe:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     300:	2300      	movs	r3, #0
     302:	e7f0      	b.n	2e6 <extint_register_callback+0x6>
		return STATUS_OK;
     304:	2300      	movs	r3, #0
     306:	e7ee      	b.n	2e6 <extint_register_callback+0x6>
     308:	200000e0 	.word	0x200000e0

0000030c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     30c:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     30e:	2900      	cmp	r1, #0
     310:	d001      	beq.n	316 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     312:	0018      	movs	r0, r3
     314:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     316:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     318:	281f      	cmp	r0, #31
     31a:	d800      	bhi.n	31e <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     31c:	4a02      	ldr	r2, [pc, #8]	; (328 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     31e:	2301      	movs	r3, #1
     320:	4083      	lsls	r3, r0
     322:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     324:	2300      	movs	r3, #0
     326:	e7f4      	b.n	312 <extint_chan_enable_callback+0x6>
     328:	40001800 	.word	0x40001800

0000032c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     32c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     32e:	2200      	movs	r2, #0
     330:	4b10      	ldr	r3, [pc, #64]	; (374 <EIC_Handler+0x48>)
     332:	701a      	strb	r2, [r3, #0]
     334:	2300      	movs	r3, #0
     336:	4910      	ldr	r1, [pc, #64]	; (378 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     338:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     33a:	4e10      	ldr	r6, [pc, #64]	; (37c <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     33c:	4c0d      	ldr	r4, [pc, #52]	; (374 <EIC_Handler+0x48>)
     33e:	e00a      	b.n	356 <EIC_Handler+0x2a>
		return eics[eic_index];
     340:	490d      	ldr	r1, [pc, #52]	; (378 <EIC_Handler+0x4c>)
     342:	e008      	b.n	356 <EIC_Handler+0x2a>
     344:	7823      	ldrb	r3, [r4, #0]
     346:	3301      	adds	r3, #1
     348:	b2db      	uxtb	r3, r3
     34a:	7023      	strb	r3, [r4, #0]
     34c:	2b0f      	cmp	r3, #15
     34e:	d810      	bhi.n	372 <EIC_Handler+0x46>
		return NULL;
     350:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     352:	2b1f      	cmp	r3, #31
     354:	d9f4      	bls.n	340 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     356:	0028      	movs	r0, r5
     358:	4018      	ands	r0, r3
     35a:	2201      	movs	r2, #1
     35c:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     35e:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     360:	4210      	tst	r0, r2
     362:	d0ef      	beq.n	344 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     364:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     366:	009b      	lsls	r3, r3, #2
     368:	599b      	ldr	r3, [r3, r6]
     36a:	2b00      	cmp	r3, #0
     36c:	d0ea      	beq.n	344 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     36e:	4798      	blx	r3
     370:	e7e8      	b.n	344 <EIC_Handler+0x18>
			}
		}
	}
}
     372:	bd70      	pop	{r4, r5, r6, pc}
     374:	200000dc 	.word	0x200000dc
     378:	40001800 	.word	0x40001800
     37c:	200000e0 	.word	0x200000e0

00000380 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     380:	4a04      	ldr	r2, [pc, #16]	; (394 <_extint_enable+0x14>)
     382:	7813      	ldrb	r3, [r2, #0]
     384:	2102      	movs	r1, #2
     386:	430b      	orrs	r3, r1
     388:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     38a:	7853      	ldrb	r3, [r2, #1]
     38c:	b25b      	sxtb	r3, r3
     38e:	2b00      	cmp	r3, #0
     390:	dbfb      	blt.n	38a <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     392:	4770      	bx	lr
     394:	40001800 	.word	0x40001800

00000398 <_system_extint_init>:
{
     398:	b500      	push	{lr}
     39a:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     39c:	4a12      	ldr	r2, [pc, #72]	; (3e8 <_system_extint_init+0x50>)
     39e:	6993      	ldr	r3, [r2, #24]
     3a0:	2140      	movs	r1, #64	; 0x40
     3a2:	430b      	orrs	r3, r1
     3a4:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     3a6:	a901      	add	r1, sp, #4
     3a8:	2300      	movs	r3, #0
     3aa:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3ac:	2005      	movs	r0, #5
     3ae:	4b0f      	ldr	r3, [pc, #60]	; (3ec <_system_extint_init+0x54>)
     3b0:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     3b2:	2005      	movs	r0, #5
     3b4:	4b0e      	ldr	r3, [pc, #56]	; (3f0 <_system_extint_init+0x58>)
     3b6:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3b8:	4a0e      	ldr	r2, [pc, #56]	; (3f4 <_system_extint_init+0x5c>)
     3ba:	7813      	ldrb	r3, [r2, #0]
     3bc:	2101      	movs	r1, #1
     3be:	430b      	orrs	r3, r1
     3c0:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3c2:	7853      	ldrb	r3, [r2, #1]
     3c4:	b25b      	sxtb	r3, r3
     3c6:	2b00      	cmp	r3, #0
     3c8:	dbfb      	blt.n	3c2 <_system_extint_init+0x2a>
     3ca:	4b0b      	ldr	r3, [pc, #44]	; (3f8 <_system_extint_init+0x60>)
     3cc:	0019      	movs	r1, r3
     3ce:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     3d0:	2200      	movs	r2, #0
     3d2:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     3d4:	4299      	cmp	r1, r3
     3d6:	d1fc      	bne.n	3d2 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3d8:	2210      	movs	r2, #16
     3da:	4b08      	ldr	r3, [pc, #32]	; (3fc <_system_extint_init+0x64>)
     3dc:	601a      	str	r2, [r3, #0]
	_extint_enable();
     3de:	4b08      	ldr	r3, [pc, #32]	; (400 <_system_extint_init+0x68>)
     3e0:	4798      	blx	r3
}
     3e2:	b003      	add	sp, #12
     3e4:	bd00      	pop	{pc}
     3e6:	46c0      	nop			; (mov r8, r8)
     3e8:	40000400 	.word	0x40000400
     3ec:	00001361 	.word	0x00001361
     3f0:	000012d5 	.word	0x000012d5
     3f4:	40001800 	.word	0x40001800
     3f8:	200000e0 	.word	0x200000e0
     3fc:	e000e100 	.word	0xe000e100
     400:	00000381 	.word	0x00000381

00000404 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     404:	2300      	movs	r3, #0
     406:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     408:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     40a:	2201      	movs	r2, #1
     40c:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     40e:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     410:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     412:	3302      	adds	r3, #2
     414:	72c3      	strb	r3, [r0, #11]
}
     416:	4770      	bx	lr

00000418 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     418:	b5f0      	push	{r4, r5, r6, r7, lr}
     41a:	b083      	sub	sp, #12
     41c:	0005      	movs	r5, r0
     41e:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     420:	a901      	add	r1, sp, #4
     422:	2300      	movs	r3, #0
     424:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     426:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     428:	7923      	ldrb	r3, [r4, #4]
     42a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     42c:	7a23      	ldrb	r3, [r4, #8]
     42e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     430:	7820      	ldrb	r0, [r4, #0]
     432:	4b15      	ldr	r3, [pc, #84]	; (488 <extint_chan_set_config+0x70>)
     434:	4798      	blx	r3
		return NULL;
     436:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     438:	2d1f      	cmp	r5, #31
     43a:	d800      	bhi.n	43e <extint_chan_set_config+0x26>
		return eics[eic_index];
     43c:	4813      	ldr	r0, [pc, #76]	; (48c <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     43e:	2207      	movs	r2, #7
     440:	402a      	ands	r2, r5
     442:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     444:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     446:	7aa3      	ldrb	r3, [r4, #10]
     448:	2b00      	cmp	r3, #0
     44a:	d001      	beq.n	450 <extint_chan_set_config+0x38>
     44c:	2308      	movs	r3, #8
     44e:	431f      	orrs	r7, r3
     450:	08eb      	lsrs	r3, r5, #3
     452:	009b      	lsls	r3, r3, #2
     454:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     456:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     458:	260f      	movs	r6, #15
     45a:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     45c:	43b1      	bics	r1, r6
			(new_config << config_pos);
     45e:	4097      	lsls	r7, r2
     460:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     462:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     464:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     466:	7a63      	ldrb	r3, [r4, #9]
     468:	2b00      	cmp	r3, #0
     46a:	d106      	bne.n	47a <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     46c:	6943      	ldr	r3, [r0, #20]
     46e:	2201      	movs	r2, #1
     470:	40aa      	lsls	r2, r5
     472:	4393      	bics	r3, r2
     474:	6143      	str	r3, [r0, #20]
	}
}
     476:	b003      	add	sp, #12
     478:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     47a:	6942      	ldr	r2, [r0, #20]
     47c:	2301      	movs	r3, #1
     47e:	40ab      	lsls	r3, r5
     480:	4313      	orrs	r3, r2
     482:	6143      	str	r3, [r0, #20]
     484:	e7f7      	b.n	476 <extint_chan_set_config+0x5e>
     486:	46c0      	nop			; (mov r8, r8)
     488:	00001459 	.word	0x00001459
     48c:	40001800 	.word	0x40001800

00000490 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     490:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     492:	2207      	movs	r2, #7
     494:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     496:	421a      	tst	r2, r3
     498:	d1fc      	bne.n	494 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     49a:	4770      	bx	lr

0000049c <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     49c:	b5f0      	push	{r4, r5, r6, r7, lr}
     49e:	46d6      	mov	lr, sl
     4a0:	464f      	mov	r7, r9
     4a2:	4646      	mov	r6, r8
     4a4:	b5c0      	push	{r6, r7, lr}
     4a6:	b08a      	sub	sp, #40	; 0x28
     4a8:	0006      	movs	r6, r0
     4aa:	000f      	movs	r7, r1
     4ac:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     4ae:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     4b0:	0008      	movs	r0, r1
     4b2:	4b97      	ldr	r3, [pc, #604]	; (710 <i2c_master_init+0x274>)
     4b4:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     4b6:	4a97      	ldr	r2, [pc, #604]	; (714 <i2c_master_init+0x278>)
     4b8:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     4ba:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     4bc:	2301      	movs	r3, #1
     4be:	40ab      	lsls	r3, r5
     4c0:	430b      	orrs	r3, r1
     4c2:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     4c4:	a909      	add	r1, sp, #36	; 0x24
     4c6:	7b23      	ldrb	r3, [r4, #12]
     4c8:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     4ca:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     4cc:	b2c5      	uxtb	r5, r0
     4ce:	0028      	movs	r0, r5
     4d0:	4b91      	ldr	r3, [pc, #580]	; (718 <i2c_master_init+0x27c>)
     4d2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     4d4:	0028      	movs	r0, r5
     4d6:	4b91      	ldr	r3, [pc, #580]	; (71c <i2c_master_init+0x280>)
     4d8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     4da:	7b20      	ldrb	r0, [r4, #12]
     4dc:	2100      	movs	r1, #0
     4de:	4b90      	ldr	r3, [pc, #576]	; (720 <i2c_master_init+0x284>)
     4e0:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     4e2:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     4e4:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     4e6:	079b      	lsls	r3, r3, #30
     4e8:	d505      	bpl.n	4f6 <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     4ea:	b00a      	add	sp, #40	; 0x28
     4ec:	bc1c      	pop	{r2, r3, r4}
     4ee:	4690      	mov	r8, r2
     4f0:	4699      	mov	r9, r3
     4f2:	46a2      	mov	sl, r4
     4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     4f6:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     4f8:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     4fa:	07db      	lsls	r3, r3, #31
     4fc:	d4f5      	bmi.n	4ea <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     4fe:	2314      	movs	r3, #20
     500:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     502:	6833      	ldr	r3, [r6, #0]
     504:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     506:	0018      	movs	r0, r3
     508:	4b81      	ldr	r3, [pc, #516]	; (710 <i2c_master_init+0x274>)
     50a:	4798      	blx	r3
     50c:	0005      	movs	r5, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     50e:	2380      	movs	r3, #128	; 0x80
     510:	aa08      	add	r2, sp, #32
     512:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     514:	2300      	movs	r3, #0
     516:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     518:	2201      	movs	r2, #1
     51a:	a908      	add	r1, sp, #32
     51c:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     51e:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     520:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     522:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     524:	2800      	cmp	r0, #0
     526:	d100      	bne.n	52a <i2c_master_init+0x8e>
     528:	e0af      	b.n	68a <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     52a:	ab08      	add	r3, sp, #32
     52c:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     52e:	2302      	movs	r3, #2
     530:	aa08      	add	r2, sp, #32
     532:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     534:	0c00      	lsrs	r0, r0, #16
     536:	b2c0      	uxtb	r0, r0
     538:	0011      	movs	r1, r2
     53a:	4b7a      	ldr	r3, [pc, #488]	; (724 <i2c_master_init+0x288>)
     53c:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     53e:	2f00      	cmp	r7, #0
     540:	d100      	bne.n	544 <i2c_master_init+0xa8>
     542:	e0a7      	b.n	694 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     544:	ab08      	add	r3, sp, #32
     546:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     548:	2302      	movs	r3, #2
     54a:	aa08      	add	r2, sp, #32
     54c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     54e:	0c3f      	lsrs	r7, r7, #16
     550:	b2f8      	uxtb	r0, r7
     552:	0011      	movs	r1, r2
     554:	4b73      	ldr	r3, [pc, #460]	; (724 <i2c_master_init+0x288>)
     556:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     558:	8aa3      	ldrh	r3, [r4, #20]
     55a:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     55c:	8ae3      	ldrh	r3, [r4, #22]
     55e:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     560:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     562:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     564:	2b00      	cmp	r3, #0
     566:	d104      	bne.n	572 <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     568:	4b6f      	ldr	r3, [pc, #444]	; (728 <i2c_master_init+0x28c>)
     56a:	789b      	ldrb	r3, [r3, #2]
     56c:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     56e:	0fdb      	lsrs	r3, r3, #31
     570:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     572:	68a1      	ldr	r1, [r4, #8]
     574:	6923      	ldr	r3, [r4, #16]
     576:	430b      	orrs	r3, r1
     578:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     57a:	2224      	movs	r2, #36	; 0x24
     57c:	5ca2      	ldrb	r2, [r4, r2]
     57e:	2a00      	cmp	r2, #0
     580:	d002      	beq.n	588 <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     582:	2280      	movs	r2, #128	; 0x80
     584:	05d2      	lsls	r2, r2, #23
     586:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     588:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     58a:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     58c:	222c      	movs	r2, #44	; 0x2c
     58e:	5ca2      	ldrb	r2, [r4, r2]
     590:	2a00      	cmp	r2, #0
     592:	d103      	bne.n	59c <i2c_master_init+0x100>
     594:	2280      	movs	r2, #128	; 0x80
     596:	0492      	lsls	r2, r2, #18
     598:	4291      	cmp	r1, r2
     59a:	d102      	bne.n	5a2 <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     59c:	2280      	movs	r2, #128	; 0x80
     59e:	0512      	lsls	r2, r2, #20
     5a0:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     5a2:	222d      	movs	r2, #45	; 0x2d
     5a4:	5ca2      	ldrb	r2, [r4, r2]
     5a6:	2a00      	cmp	r2, #0
     5a8:	d002      	beq.n	5b0 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     5aa:	2280      	movs	r2, #128	; 0x80
     5ac:	0412      	lsls	r2, r2, #16
     5ae:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     5b0:	222e      	movs	r2, #46	; 0x2e
     5b2:	5ca2      	ldrb	r2, [r4, r2]
     5b4:	2a00      	cmp	r2, #0
     5b6:	d002      	beq.n	5be <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     5b8:	2280      	movs	r2, #128	; 0x80
     5ba:	03d2      	lsls	r2, r2, #15
     5bc:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     5be:	4642      	mov	r2, r8
     5c0:	6812      	ldr	r2, [r2, #0]
     5c2:	4313      	orrs	r3, r2
     5c4:	4642      	mov	r2, r8
     5c6:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     5c8:	2380      	movs	r3, #128	; 0x80
     5ca:	005b      	lsls	r3, r3, #1
     5cc:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     5ce:	0028      	movs	r0, r5
     5d0:	3014      	adds	r0, #20
     5d2:	b2c0      	uxtb	r0, r0
     5d4:	4b55      	ldr	r3, [pc, #340]	; (72c <i2c_master_init+0x290>)
     5d6:	4798      	blx	r3
     5d8:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     5da:	23fa      	movs	r3, #250	; 0xfa
     5dc:	009b      	lsls	r3, r3, #2
     5de:	6822      	ldr	r2, [r4, #0]
     5e0:	435a      	muls	r2, r3
     5e2:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     5e4:	6863      	ldr	r3, [r4, #4]
     5e6:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     5e8:	4d51      	ldr	r5, [pc, #324]	; (730 <i2c_master_init+0x294>)
     5ea:	47a8      	blx	r5
     5ec:	9000      	str	r0, [sp, #0]
     5ee:	9101      	str	r1, [sp, #4]
     5f0:	464b      	mov	r3, r9
     5f2:	0058      	lsls	r0, r3, #1
     5f4:	47a8      	blx	r5
     5f6:	9002      	str	r0, [sp, #8]
     5f8:	9103      	str	r1, [sp, #12]
     5fa:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     5fc:	47a8      	blx	r5
     5fe:	9004      	str	r0, [sp, #16]
     600:	9105      	str	r1, [sp, #20]
     602:	4f4c      	ldr	r7, [pc, #304]	; (734 <i2c_master_init+0x298>)
     604:	4a4c      	ldr	r2, [pc, #304]	; (738 <i2c_master_init+0x29c>)
     606:	4b4d      	ldr	r3, [pc, #308]	; (73c <i2c_master_init+0x2a0>)
     608:	9800      	ldr	r0, [sp, #0]
     60a:	9901      	ldr	r1, [sp, #4]
     60c:	47b8      	blx	r7
     60e:	0002      	movs	r2, r0
     610:	000b      	movs	r3, r1
     612:	9804      	ldr	r0, [sp, #16]
     614:	9905      	ldr	r1, [sp, #20]
     616:	47b8      	blx	r7
     618:	4e49      	ldr	r6, [pc, #292]	; (740 <i2c_master_init+0x2a4>)
     61a:	2200      	movs	r2, #0
     61c:	4b49      	ldr	r3, [pc, #292]	; (744 <i2c_master_init+0x2a8>)
     61e:	47b0      	blx	r6
     620:	9004      	str	r0, [sp, #16]
     622:	9105      	str	r1, [sp, #20]
     624:	4648      	mov	r0, r9
     626:	47a8      	blx	r5
     628:	0002      	movs	r2, r0
     62a:	000b      	movs	r3, r1
     62c:	9804      	ldr	r0, [sp, #16]
     62e:	9905      	ldr	r1, [sp, #20]
     630:	47b8      	blx	r7
     632:	0002      	movs	r2, r0
     634:	000b      	movs	r3, r1
     636:	4d44      	ldr	r5, [pc, #272]	; (748 <i2c_master_init+0x2ac>)
     638:	9800      	ldr	r0, [sp, #0]
     63a:	9901      	ldr	r1, [sp, #4]
     63c:	47a8      	blx	r5
     63e:	9a02      	ldr	r2, [sp, #8]
     640:	9b03      	ldr	r3, [sp, #12]
     642:	47b0      	blx	r6
     644:	2200      	movs	r2, #0
     646:	4b41      	ldr	r3, [pc, #260]	; (74c <i2c_master_init+0x2b0>)
     648:	47a8      	blx	r5
     64a:	9a02      	ldr	r2, [sp, #8]
     64c:	9b03      	ldr	r3, [sp, #12]
     64e:	4d40      	ldr	r5, [pc, #256]	; (750 <i2c_master_init+0x2b4>)
     650:	47a8      	blx	r5
     652:	4b40      	ldr	r3, [pc, #256]	; (754 <i2c_master_init+0x2b8>)
     654:	4798      	blx	r3
     656:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     658:	2380      	movs	r3, #128	; 0x80
     65a:	049b      	lsls	r3, r3, #18
     65c:	68a2      	ldr	r2, [r4, #8]
     65e:	429a      	cmp	r2, r3
     660:	d01e      	beq.n	6a0 <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     662:	0003      	movs	r3, r0
     664:	2040      	movs	r0, #64	; 0x40
     666:	2dff      	cmp	r5, #255	; 0xff
     668:	d900      	bls.n	66c <i2c_master_init+0x1d0>
     66a:	e73e      	b.n	4ea <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     66c:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     66e:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     670:	25ff      	movs	r5, #255	; 0xff
     672:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     674:	0624      	lsls	r4, r4, #24
     676:	4325      	orrs	r5, r4
     678:	0400      	lsls	r0, r0, #16
     67a:	23ff      	movs	r3, #255	; 0xff
     67c:	041b      	lsls	r3, r3, #16
     67e:	4018      	ands	r0, r3
     680:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     682:	4643      	mov	r3, r8
     684:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     686:	2000      	movs	r0, #0
     688:	e72f      	b.n	4ea <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     68a:	2100      	movs	r1, #0
     68c:	4640      	mov	r0, r8
     68e:	4b32      	ldr	r3, [pc, #200]	; (758 <i2c_master_init+0x2bc>)
     690:	4798      	blx	r3
     692:	e74a      	b.n	52a <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     694:	2101      	movs	r1, #1
     696:	4640      	mov	r0, r8
     698:	4b2f      	ldr	r3, [pc, #188]	; (758 <i2c_master_init+0x2bc>)
     69a:	4798      	blx	r3
     69c:	0007      	movs	r7, r0
     69e:	e751      	b.n	544 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     6a0:	26fa      	movs	r6, #250	; 0xfa
     6a2:	00b6      	lsls	r6, r6, #2
     6a4:	4653      	mov	r3, sl
     6a6:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     6a8:	9800      	ldr	r0, [sp, #0]
     6aa:	9901      	ldr	r1, [sp, #4]
     6ac:	0002      	movs	r2, r0
     6ae:	000b      	movs	r3, r1
     6b0:	4c23      	ldr	r4, [pc, #140]	; (740 <i2c_master_init+0x2a4>)
     6b2:	47a0      	blx	r4
     6b4:	9000      	str	r0, [sp, #0]
     6b6:	9101      	str	r1, [sp, #4]
     6b8:	0030      	movs	r0, r6
     6ba:	4b1d      	ldr	r3, [pc, #116]	; (730 <i2c_master_init+0x294>)
     6bc:	4798      	blx	r3
     6be:	2200      	movs	r2, #0
     6c0:	4b26      	ldr	r3, [pc, #152]	; (75c <i2c_master_init+0x2c0>)
     6c2:	47b8      	blx	r7
     6c4:	0002      	movs	r2, r0
     6c6:	000b      	movs	r3, r1
     6c8:	9800      	ldr	r0, [sp, #0]
     6ca:	9901      	ldr	r1, [sp, #4]
     6cc:	4c20      	ldr	r4, [pc, #128]	; (750 <i2c_master_init+0x2b4>)
     6ce:	47a0      	blx	r4
     6d0:	2200      	movs	r2, #0
     6d2:	4b1e      	ldr	r3, [pc, #120]	; (74c <i2c_master_init+0x2b0>)
     6d4:	4c1c      	ldr	r4, [pc, #112]	; (748 <i2c_master_init+0x2ac>)
     6d6:	47a0      	blx	r4
     6d8:	4b1e      	ldr	r3, [pc, #120]	; (754 <i2c_master_init+0x2b8>)
     6da:	4798      	blx	r3
     6dc:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     6de:	d00c      	beq.n	6fa <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     6e0:	0031      	movs	r1, r6
     6e2:	9807      	ldr	r0, [sp, #28]
     6e4:	4b1e      	ldr	r3, [pc, #120]	; (760 <i2c_master_init+0x2c4>)
     6e6:	4798      	blx	r3
     6e8:	3802      	subs	r0, #2
     6ea:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     6ec:	002b      	movs	r3, r5
     6ee:	2dff      	cmp	r5, #255	; 0xff
     6f0:	d80c      	bhi.n	70c <i2c_master_init+0x270>
     6f2:	28ff      	cmp	r0, #255	; 0xff
     6f4:	d9bc      	bls.n	670 <i2c_master_init+0x1d4>
     6f6:	2040      	movs	r0, #64	; 0x40
     6f8:	e6f7      	b.n	4ea <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     6fa:	0071      	lsls	r1, r6, #1
     6fc:	1e48      	subs	r0, r1, #1
     6fe:	9b07      	ldr	r3, [sp, #28]
     700:	469c      	mov	ip, r3
     702:	4460      	add	r0, ip
     704:	4b16      	ldr	r3, [pc, #88]	; (760 <i2c_master_init+0x2c4>)
     706:	4798      	blx	r3
     708:	3801      	subs	r0, #1
     70a:	e7ef      	b.n	6ec <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     70c:	2040      	movs	r0, #64	; 0x40
     70e:	e6ec      	b.n	4ea <i2c_master_init+0x4e>
     710:	00000d7d 	.word	0x00000d7d
     714:	40000400 	.word	0x40000400
     718:	00001361 	.word	0x00001361
     71c:	000012d5 	.word	0x000012d5
     720:	00000bb9 	.word	0x00000bb9
     724:	00001459 	.word	0x00001459
     728:	41002000 	.word	0x41002000
     72c:	0000137d 	.word	0x0000137d
     730:	00003349 	.word	0x00003349
     734:	000027b5 	.word	0x000027b5
     738:	e826d695 	.word	0xe826d695
     73c:	3e112e0b 	.word	0x3e112e0b
     740:	00001b2d 	.word	0x00001b2d
     744:	40240000 	.word	0x40240000
     748:	00002cb5 	.word	0x00002cb5
     74c:	3ff00000 	.word	0x3ff00000
     750:	0000214d 	.word	0x0000214d
     754:	000032e1 	.word	0x000032e1
     758:	00000c05 	.word	0x00000c05
     75c:	40080000 	.word	0x40080000
     760:	000017ed 	.word	0x000017ed

00000764 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     764:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     766:	7e1a      	ldrb	r2, [r3, #24]
     768:	0792      	lsls	r2, r2, #30
     76a:	d507      	bpl.n	77c <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     76c:	2202      	movs	r2, #2
     76e:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     770:	8b5b      	ldrh	r3, [r3, #26]
     772:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     774:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     776:	17db      	asrs	r3, r3, #31
     778:	4018      	ands	r0, r3
}
     77a:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     77c:	8b5a      	ldrh	r2, [r3, #26]
     77e:	0752      	lsls	r2, r2, #29
     780:	d506      	bpl.n	790 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     782:	6859      	ldr	r1, [r3, #4]
     784:	22c0      	movs	r2, #192	; 0xc0
     786:	0292      	lsls	r2, r2, #10
     788:	430a      	orrs	r2, r1
     78a:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     78c:	2018      	movs	r0, #24
     78e:	e7f4      	b.n	77a <_i2c_master_address_response+0x16>
	return STATUS_OK;
     790:	2000      	movs	r0, #0
     792:	e7f2      	b.n	77a <_i2c_master_address_response+0x16>

00000794 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     794:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     796:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     798:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     79a:	2401      	movs	r4, #1
     79c:	2502      	movs	r5, #2
     79e:	7e11      	ldrb	r1, [r2, #24]
     7a0:	4221      	tst	r1, r4
     7a2:	d10b      	bne.n	7bc <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     7a4:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     7a6:	4229      	tst	r1, r5
     7a8:	d106      	bne.n	7b8 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     7aa:	3301      	adds	r3, #1
     7ac:	b29b      	uxth	r3, r3
     7ae:	8901      	ldrh	r1, [r0, #8]
     7b0:	4299      	cmp	r1, r3
     7b2:	d8f4      	bhi.n	79e <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     7b4:	2012      	movs	r0, #18
     7b6:	e002      	b.n	7be <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     7b8:	2000      	movs	r0, #0
     7ba:	e000      	b.n	7be <_i2c_master_wait_for_bus+0x2a>
     7bc:	2000      	movs	r0, #0
}
     7be:	bd30      	pop	{r4, r5, pc}

000007c0 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     7c0:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7c2:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     7c4:	6862      	ldr	r2, [r4, #4]
     7c6:	2380      	movs	r3, #128	; 0x80
     7c8:	02db      	lsls	r3, r3, #11
     7ca:	4313      	orrs	r3, r2
     7cc:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     7ce:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     7d0:	4b02      	ldr	r3, [pc, #8]	; (7dc <_i2c_master_send_hs_master_code+0x1c>)
     7d2:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     7d4:	2301      	movs	r3, #1
     7d6:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     7d8:	bd10      	pop	{r4, pc}
     7da:	46c0      	nop			; (mov r8, r8)
     7dc:	00000795 	.word	0x00000795

000007e0 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     7e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     7e2:	46de      	mov	lr, fp
     7e4:	4657      	mov	r7, sl
     7e6:	464e      	mov	r6, r9
     7e8:	4645      	mov	r5, r8
     7ea:	b5e0      	push	{r5, r6, r7, lr}
     7ec:	b083      	sub	sp, #12
     7ee:	0006      	movs	r6, r0
     7f0:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7f2:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     7f4:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     7f6:	4b32      	ldr	r3, [pc, #200]	; (8c0 <_i2c_master_write_packet+0xe0>)
     7f8:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     7fa:	7a7b      	ldrb	r3, [r7, #9]
     7fc:	2b00      	cmp	r3, #0
     7fe:	d11d      	bne.n	83c <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     800:	686b      	ldr	r3, [r5, #4]
     802:	4a30      	ldr	r2, [pc, #192]	; (8c4 <_i2c_master_write_packet+0xe4>)
     804:	4013      	ands	r3, r2
     806:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     808:	7a3b      	ldrb	r3, [r7, #8]
     80a:	2b00      	cmp	r3, #0
     80c:	d01b      	beq.n	846 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     80e:	883b      	ldrh	r3, [r7, #0]
     810:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     812:	7a7a      	ldrb	r2, [r7, #9]
     814:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     816:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     818:	2280      	movs	r2, #128	; 0x80
     81a:	0212      	lsls	r2, r2, #8
     81c:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     81e:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     820:	0030      	movs	r0, r6
     822:	4b29      	ldr	r3, [pc, #164]	; (8c8 <_i2c_master_write_packet+0xe8>)
     824:	4798      	blx	r3
     826:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     828:	2800      	cmp	r0, #0
     82a:	d013      	beq.n	854 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     82c:	9801      	ldr	r0, [sp, #4]
     82e:	b003      	add	sp, #12
     830:	bc3c      	pop	{r2, r3, r4, r5}
     832:	4690      	mov	r8, r2
     834:	4699      	mov	r9, r3
     836:	46a2      	mov	sl, r4
     838:	46ab      	mov	fp, r5
     83a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     83c:	7ab9      	ldrb	r1, [r7, #10]
     83e:	0030      	movs	r0, r6
     840:	4b22      	ldr	r3, [pc, #136]	; (8cc <_i2c_master_write_packet+0xec>)
     842:	4798      	blx	r3
     844:	e7dc      	b.n	800 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     846:	883b      	ldrh	r3, [r7, #0]
     848:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     84a:	7a7a      	ldrb	r2, [r7, #9]
     84c:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     84e:	4313      	orrs	r3, r2
     850:	626b      	str	r3, [r5, #36]	; 0x24
     852:	e7e5      	b.n	820 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     854:	0030      	movs	r0, r6
     856:	4b1e      	ldr	r3, [pc, #120]	; (8d0 <_i2c_master_write_packet+0xf0>)
     858:	4798      	blx	r3
     85a:	1e03      	subs	r3, r0, #0
     85c:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     85e:	d1e5      	bne.n	82c <_i2c_master_write_packet+0x4c>
     860:	46a0      	mov	r8, r4
     862:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     864:	3320      	adds	r3, #32
     866:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     868:	4b15      	ldr	r3, [pc, #84]	; (8c0 <_i2c_master_write_packet+0xe0>)
     86a:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     86c:	4b16      	ldr	r3, [pc, #88]	; (8c8 <_i2c_master_write_packet+0xe8>)
     86e:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     870:	4544      	cmp	r4, r8
     872:	d015      	beq.n	8a0 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     874:	8b6b      	ldrh	r3, [r5, #26]
     876:	464a      	mov	r2, r9
     878:	4213      	tst	r3, r2
     87a:	d01d      	beq.n	8b8 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     87c:	0030      	movs	r0, r6
     87e:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     880:	687b      	ldr	r3, [r7, #4]
     882:	5d1a      	ldrb	r2, [r3, r4]
     884:	2328      	movs	r3, #40	; 0x28
     886:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     888:	0030      	movs	r0, r6
     88a:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     88c:	2800      	cmp	r0, #0
     88e:	d106      	bne.n	89e <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     890:	8b6b      	ldrh	r3, [r5, #26]
     892:	3401      	adds	r4, #1
     894:	075b      	lsls	r3, r3, #29
     896:	d5eb      	bpl.n	870 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     898:	231e      	movs	r3, #30
     89a:	9301      	str	r3, [sp, #4]
     89c:	e000      	b.n	8a0 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     89e:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     8a0:	7ab3      	ldrb	r3, [r6, #10]
     8a2:	2b00      	cmp	r3, #0
     8a4:	d0c2      	beq.n	82c <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     8a6:	0030      	movs	r0, r6
     8a8:	4b05      	ldr	r3, [pc, #20]	; (8c0 <_i2c_master_write_packet+0xe0>)
     8aa:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8ac:	686a      	ldr	r2, [r5, #4]
     8ae:	23c0      	movs	r3, #192	; 0xc0
     8b0:	029b      	lsls	r3, r3, #10
     8b2:	4313      	orrs	r3, r2
     8b4:	606b      	str	r3, [r5, #4]
     8b6:	e7b9      	b.n	82c <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     8b8:	2341      	movs	r3, #65	; 0x41
     8ba:	9301      	str	r3, [sp, #4]
     8bc:	e7b6      	b.n	82c <_i2c_master_write_packet+0x4c>
     8be:	46c0      	nop			; (mov r8, r8)
     8c0:	00000491 	.word	0x00000491
     8c4:	fffbffff 	.word	0xfffbffff
     8c8:	00000795 	.word	0x00000795
     8cc:	000007c1 	.word	0x000007c1
     8d0:	00000765 	.word	0x00000765

000008d4 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     8d4:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     8d6:	2301      	movs	r3, #1
     8d8:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     8da:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     8dc:	4b01      	ldr	r3, [pc, #4]	; (8e4 <i2c_master_write_packet_wait+0x10>)
     8de:	4798      	blx	r3
}
     8e0:	bd10      	pop	{r4, pc}
     8e2:	46c0      	nop			; (mov r8, r8)
     8e4:	000007e1 	.word	0x000007e1

000008e8 <_i2c_slave_wait_for_sync>:
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     8e8:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     8ea:	2203      	movs	r2, #3
     8ec:	69cb      	ldr	r3, [r1, #28]
	while (i2c_slave_is_syncing(module)) {
     8ee:	421a      	tst	r2, r3
     8f0:	d1fc      	bne.n	8ec <_i2c_slave_wait_for_sync+0x4>
}
     8f2:	4770      	bx	lr

000008f4 <_i2c_slave_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_slave_wait_for_bus(
		struct i2c_slave_module *const module)
{
     8f4:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     8f6:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply */
	uint16_t timeout_counter = 0;
     8f8:	2300      	movs	r3, #0
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     8fa:	2404      	movs	r4, #4
     8fc:	2501      	movs	r5, #1
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     8fe:	2602      	movs	r6, #2
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     900:	7e11      	ldrb	r1, [r2, #24]
     902:	4221      	tst	r1, r4
     904:	d10e      	bne.n	924 <_i2c_slave_wait_for_bus+0x30>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     906:	7e11      	ldrb	r1, [r2, #24]
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     908:	4229      	tst	r1, r5
     90a:	d10d      	bne.n	928 <_i2c_slave_wait_for_bus+0x34>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH))) {
     90c:	7e11      	ldrb	r1, [r2, #24]
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     90e:	4231      	tst	r1, r6
     910:	d106      	bne.n	920 <_i2c_slave_wait_for_bus+0x2c>

		/* Check timeout condition */
		if (++timeout_counter >= module->buffer_timeout) {
     912:	3301      	adds	r3, #1
     914:	b29b      	uxth	r3, r3
     916:	88c1      	ldrh	r1, [r0, #6]
     918:	4299      	cmp	r1, r3
     91a:	d8f1      	bhi.n	900 <_i2c_slave_wait_for_bus+0xc>
			return STATUS_ERR_TIMEOUT;
     91c:	2012      	movs	r0, #18
     91e:	e002      	b.n	926 <_i2c_slave_wait_for_bus+0x32>
		}
	}
	return STATUS_OK;
     920:	2000      	movs	r0, #0
     922:	e000      	b.n	926 <_i2c_slave_wait_for_bus+0x32>
     924:	2000      	movs	r0, #0
}
     926:	bd70      	pop	{r4, r5, r6, pc}
	return STATUS_OK;
     928:	2000      	movs	r0, #0
     92a:	e7fc      	b.n	926 <_i2c_slave_wait_for_bus+0x32>

0000092c <i2c_slave_init>:
{
     92c:	b5f0      	push	{r4, r5, r6, r7, lr}
     92e:	b085      	sub	sp, #20
     930:	0005      	movs	r5, r0
     932:	000c      	movs	r4, r1
     934:	0016      	movs	r6, r2
	module->hw = hw;
     936:	6029      	str	r1, [r5, #0]
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     938:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     93a:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     93c:	079b      	lsls	r3, r3, #30
     93e:	d501      	bpl.n	944 <i2c_slave_init+0x18>
}
     940:	b005      	add	sp, #20
     942:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     944:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     946:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     948:	07db      	lsls	r3, r3, #31
     94a:	d4f9      	bmi.n	940 <i2c_slave_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     94c:	0008      	movs	r0, r1
     94e:	4b43      	ldr	r3, [pc, #268]	; (a5c <i2c_slave_init+0x130>)
     950:	4798      	blx	r3
     952:	4b43      	ldr	r3, [pc, #268]	; (a60 <i2c_slave_init+0x134>)
     954:	469c      	mov	ip, r3
     956:	6a19      	ldr	r1, [r3, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     958:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     95a:	2701      	movs	r7, #1
     95c:	003a      	movs	r2, r7
     95e:	409a      	lsls	r2, r3
     960:	0013      	movs	r3, r2
     962:	430b      	orrs	r3, r1
     964:	4662      	mov	r2, ip
     966:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     968:	a903      	add	r1, sp, #12
     96a:	7e33      	ldrb	r3, [r6, #24]
     96c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     96e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     970:	b2c3      	uxtb	r3, r0
     972:	9301      	str	r3, [sp, #4]
     974:	0018      	movs	r0, r3
     976:	4b3b      	ldr	r3, [pc, #236]	; (a64 <i2c_slave_init+0x138>)
     978:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     97a:	9801      	ldr	r0, [sp, #4]
     97c:	4b3a      	ldr	r3, [pc, #232]	; (a68 <i2c_slave_init+0x13c>)
     97e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     980:	7e30      	ldrb	r0, [r6, #24]
     982:	2100      	movs	r1, #0
     984:	4b39      	ldr	r3, [pc, #228]	; (a6c <i2c_slave_init+0x140>)
     986:	4798      	blx	r3
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     988:	2310      	movs	r3, #16
     98a:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     98c:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     98e:	8933      	ldrh	r3, [r6, #8]
     990:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     992:	7c33      	ldrb	r3, [r6, #16]
     994:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     996:	2380      	movs	r3, #128	; 0x80
     998:	aa02      	add	r2, sp, #8
     99a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     99c:	2300      	movs	r3, #0
     99e:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     9a0:	7097      	strb	r7, [r2, #2]
	config->powersave    = false;
     9a2:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     9a4:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     9a6:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     9a8:	2800      	cmp	r0, #0
     9aa:	d04b      	beq.n	a44 <i2c_slave_init+0x118>
	pin_conf.mux_position = pad0 & 0xFFFF;
     9ac:	ab02      	add	r3, sp, #8
     9ae:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     9b0:	2302      	movs	r3, #2
     9b2:	aa02      	add	r2, sp, #8
     9b4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     9b6:	0c00      	lsrs	r0, r0, #16
     9b8:	b2c0      	uxtb	r0, r0
     9ba:	0011      	movs	r1, r2
     9bc:	4b2c      	ldr	r3, [pc, #176]	; (a70 <i2c_slave_init+0x144>)
     9be:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     9c0:	2d00      	cmp	r5, #0
     9c2:	d044      	beq.n	a4e <i2c_slave_init+0x122>
	pin_conf.mux_position = pad1 & 0xFFFF;
     9c4:	ab02      	add	r3, sp, #8
     9c6:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     9c8:	2302      	movs	r3, #2
     9ca:	aa02      	add	r2, sp, #8
     9cc:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     9ce:	0c2d      	lsrs	r5, r5, #16
     9d0:	b2e8      	uxtb	r0, r5
     9d2:	0011      	movs	r1, r2
     9d4:	4b26      	ldr	r3, [pc, #152]	; (a70 <i2c_slave_init+0x144>)
     9d6:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     9d8:	7e73      	ldrb	r3, [r6, #25]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     9da:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     9dc:	2b00      	cmp	r3, #0
     9de:	d104      	bne.n	9ea <i2c_slave_init+0xbe>
     9e0:	4b24      	ldr	r3, [pc, #144]	; (a74 <i2c_slave_init+0x148>)
     9e2:	789b      	ldrb	r3, [r3, #2]
     9e4:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     9e6:	0fdb      	lsrs	r3, r3, #31
     9e8:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     9ea:	2325      	movs	r3, #37	; 0x25
     9ec:	5cf3      	ldrb	r3, [r6, r3]
     9ee:	2b00      	cmp	r3, #0
     9f0:	d104      	bne.n	9fc <i2c_slave_init+0xd0>
     9f2:	2380      	movs	r3, #128	; 0x80
     9f4:	049b      	lsls	r3, r3, #18
     9f6:	6971      	ldr	r1, [r6, #20]
     9f8:	4299      	cmp	r1, r3
     9fa:	d102      	bne.n	a02 <i2c_slave_init+0xd6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     9fc:	2380      	movs	r3, #128	; 0x80
     9fe:	051b      	lsls	r3, r3, #20
     a00:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     a02:	6820      	ldr	r0, [r4, #0]
     a04:	6873      	ldr	r3, [r6, #4]
     a06:	6971      	ldr	r1, [r6, #20]
     a08:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     a0a:	2124      	movs	r1, #36	; 0x24
     a0c:	5c71      	ldrb	r1, [r6, r1]
     a0e:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     a10:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     a12:	2126      	movs	r1, #38	; 0x26
     a14:	5c71      	ldrb	r1, [r6, r1]
     a16:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     a18:	430b      	orrs	r3, r1
     a1a:	4303      	orrs	r3, r0
     a1c:	4313      	orrs	r3, r2
     a1e:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     a20:	8972      	ldrh	r2, [r6, #10]
     a22:	2380      	movs	r3, #128	; 0x80
     a24:	005b      	lsls	r3, r3, #1
     a26:	4313      	orrs	r3, r2
     a28:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a2a:	89b3      	ldrh	r3, [r6, #12]
     a2c:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     a2e:	89f2      	ldrh	r2, [r6, #14]
     a30:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a32:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     a34:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     a36:	4313      	orrs	r3, r2
     a38:	7c32      	ldrb	r2, [r6, #16]
     a3a:	03d2      	lsls	r2, r2, #15
     a3c:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a3e:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     a40:	2000      	movs	r0, #0
     a42:	e77d      	b.n	940 <i2c_slave_init+0x14>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     a44:	2100      	movs	r1, #0
     a46:	0020      	movs	r0, r4
     a48:	4b0b      	ldr	r3, [pc, #44]	; (a78 <i2c_slave_init+0x14c>)
     a4a:	4798      	blx	r3
     a4c:	e7ae      	b.n	9ac <i2c_slave_init+0x80>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     a4e:	2101      	movs	r1, #1
     a50:	0020      	movs	r0, r4
     a52:	4b09      	ldr	r3, [pc, #36]	; (a78 <i2c_slave_init+0x14c>)
     a54:	4798      	blx	r3
     a56:	0005      	movs	r5, r0
     a58:	e7b4      	b.n	9c4 <i2c_slave_init+0x98>
     a5a:	46c0      	nop			; (mov r8, r8)
     a5c:	00000d7d 	.word	0x00000d7d
     a60:	40000400 	.word	0x40000400
     a64:	00001361 	.word	0x00001361
     a68:	000012d5 	.word	0x000012d5
     a6c:	00000bb9 	.word	0x00000bb9
     a70:	00001459 	.word	0x00001459
     a74:	41002000 	.word	0x41002000
     a78:	00000c05 	.word	0x00000c05

00000a7c <i2c_slave_read_packet_wait>:
 * \retval STATUS_ERR_ERR_OVERFLOW  Last byte received overflows buffer
 */
enum status_code i2c_slave_read_packet_wait(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
     a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a7e:	46de      	mov	lr, fp
     a80:	4657      	mov	r7, sl
     a82:	464e      	mov	r6, r9
     a84:	4645      	mov	r5, r8
     a86:	b5e0      	push	{r5, r6, r7, lr}
     a88:	0007      	movs	r7, r0
     a8a:	000e      	movs	r6, r1
	Assert(module->hw);
	Assert(packet);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	uint16_t length = packet->data_length;
     a8c:	880d      	ldrh	r5, [r1, #0]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     a8e:	2417      	movs	r4, #23
	if (length == 0) {
     a90:	2d00      	cmp	r5, #0
     a92:	d106      	bne.n	aa2 <i2c_slave_read_packet_wait+0x26>
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
		/* Clear stop flag */
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
	}
	return STATUS_OK;
}
     a94:	0020      	movs	r0, r4
     a96:	bc3c      	pop	{r2, r3, r4, r5}
     a98:	4690      	mov	r8, r2
     a9a:	4699      	mov	r9, r3
     a9c:	46a2      	mov	sl, r4
     a9e:	46ab      	mov	fp, r5
     aa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     aa2:	6803      	ldr	r3, [r0, #0]
     aa4:	4698      	mov	r8, r3
	status = _i2c_slave_wait_for_bus(module);
     aa6:	4b38      	ldr	r3, [pc, #224]	; (b88 <i2c_slave_read_packet_wait+0x10c>)
     aa8:	4798      	blx	r3
     aaa:	1e04      	subs	r4, r0, #0
	if (status != STATUS_OK) {
     aac:	d1f2      	bne.n	a94 <i2c_slave_read_packet_wait+0x18>
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     aae:	4643      	mov	r3, r8
     ab0:	7e1b      	ldrb	r3, [r3, #24]
		return STATUS_ERR_DENIED;
     ab2:	341c      	adds	r4, #28
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     ab4:	079b      	lsls	r3, r3, #30
     ab6:	d5ed      	bpl.n	a94 <i2c_slave_read_packet_wait+0x18>
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     ab8:	4643      	mov	r3, r8
     aba:	8b5a      	ldrh	r2, [r3, #26]
     abc:	2343      	movs	r3, #67	; 0x43
		return STATUS_ERR_IO;
     abe:	3c0c      	subs	r4, #12
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     ac0:	421a      	tst	r2, r3
     ac2:	d1e7      	bne.n	a94 <i2c_slave_read_packet_wait+0x18>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     ac4:	4643      	mov	r3, r8
     ac6:	8b5b      	ldrh	r3, [r3, #26]
     ac8:	071b      	lsls	r3, r3, #28
     aca:	d50e      	bpl.n	aea <i2c_slave_read_packet_wait+0x6e>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     acc:	4643      	mov	r3, r8
     ace:	685a      	ldr	r2, [r3, #4]
     ad0:	2380      	movs	r3, #128	; 0x80
     ad2:	02db      	lsls	r3, r3, #11
     ad4:	4313      	orrs	r3, r2
     ad6:	4642      	mov	r2, r8
     ad8:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     ada:	6852      	ldr	r2, [r2, #4]
     adc:	23c0      	movs	r3, #192	; 0xc0
     ade:	029b      	lsls	r3, r3, #10
     ae0:	4313      	orrs	r3, r2
     ae2:	4642      	mov	r2, r8
     ae4:	6053      	str	r3, [r2, #4]
		return STATUS_ERR_BAD_FORMAT;
     ae6:	340a      	adds	r4, #10
     ae8:	e7d4      	b.n	a94 <i2c_slave_read_packet_wait+0x18>
	i2c_hw->CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
     aea:	4643      	mov	r3, r8
     aec:	685b      	ldr	r3, [r3, #4]
     aee:	4a27      	ldr	r2, [pc, #156]	; (b8c <i2c_slave_read_packet_wait+0x110>)
     af0:	4013      	ands	r3, r2
     af2:	4642      	mov	r2, r8
     af4:	6053      	str	r3, [r2, #4]
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     af6:	6852      	ldr	r2, [r2, #4]
     af8:	23c0      	movs	r3, #192	; 0xc0
     afa:	029b      	lsls	r3, r3, #10
     afc:	4313      	orrs	r3, r2
     afe:	4642      	mov	r2, r8
     b00:	6053      	str	r3, [r2, #4]
	while (length--) {
     b02:	3d01      	subs	r5, #1
     b04:	b2ad      	uxth	r5, r5
     b06:	1c6b      	adds	r3, r5, #1
     b08:	4699      	mov	r9, r3
     b0a:	2500      	movs	r5, #0
		status = _i2c_slave_wait_for_bus(module);
     b0c:	4b1e      	ldr	r3, [pc, #120]	; (b88 <i2c_slave_read_packet_wait+0x10c>)
     b0e:	469a      	mov	sl, r3
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b10:	2301      	movs	r3, #1
     b12:	469b      	mov	fp, r3
		status = _i2c_slave_wait_for_bus(module);
     b14:	0038      	movs	r0, r7
     b16:	47d0      	blx	sl
     b18:	1e04      	subs	r4, r0, #0
		if (status != STATUS_OK) {
     b1a:	d1bb      	bne.n	a94 <i2c_slave_read_packet_wait+0x18>
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b1c:	4643      	mov	r3, r8
     b1e:	7e1b      	ldrb	r3, [r3, #24]
     b20:	465a      	mov	r2, fp
     b22:	4213      	tst	r3, r2
     b24:	d12b      	bne.n	b7e <i2c_slave_read_packet_wait+0x102>
				i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
     b26:	4643      	mov	r3, r8
     b28:	7e1b      	ldrb	r3, [r3, #24]
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b2a:	079b      	lsls	r3, r3, #30
     b2c:	d427      	bmi.n	b7e <i2c_slave_read_packet_wait+0x102>
		_i2c_slave_wait_for_sync(module);
     b2e:	0038      	movs	r0, r7
     b30:	4b17      	ldr	r3, [pc, #92]	; (b90 <i2c_slave_read_packet_wait+0x114>)
     b32:	4798      	blx	r3
		packet->data[i++] = i2c_hw->DATA.reg;
     b34:	2328      	movs	r3, #40	; 0x28
     b36:	4642      	mov	r2, r8
     b38:	5cd3      	ldrb	r3, [r2, r3]
     b3a:	6872      	ldr	r2, [r6, #4]
     b3c:	5553      	strb	r3, [r2, r5]
     b3e:	3501      	adds	r5, #1
	while (length--) {
     b40:	454d      	cmp	r5, r9
     b42:	d1e7      	bne.n	b14 <i2c_slave_read_packet_wait+0x98>
	status = _i2c_slave_wait_for_bus(module);
     b44:	0038      	movs	r0, r7
     b46:	4b10      	ldr	r3, [pc, #64]	; (b88 <i2c_slave_read_packet_wait+0x10c>)
     b48:	4798      	blx	r3
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
     b4a:	4643      	mov	r3, r8
     b4c:	7e1b      	ldrb	r3, [r3, #24]
     b4e:	075b      	lsls	r3, r3, #29
     b50:	d50c      	bpl.n	b6c <i2c_slave_read_packet_wait+0xf0>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     b52:	4643      	mov	r3, r8
     b54:	685a      	ldr	r2, [r3, #4]
     b56:	2380      	movs	r3, #128	; 0x80
     b58:	02db      	lsls	r3, r3, #11
     b5a:	4313      	orrs	r3, r2
     b5c:	4642      	mov	r2, r8
     b5e:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     b60:	6852      	ldr	r2, [r2, #4]
     b62:	2380      	movs	r3, #128	; 0x80
     b64:	029b      	lsls	r3, r3, #10
     b66:	4313      	orrs	r3, r2
     b68:	4642      	mov	r2, r8
     b6a:	6053      	str	r3, [r2, #4]
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
     b6c:	4643      	mov	r3, r8
     b6e:	7e1b      	ldrb	r3, [r3, #24]
     b70:	07db      	lsls	r3, r3, #31
     b72:	d400      	bmi.n	b76 <i2c_slave_read_packet_wait+0xfa>
     b74:	e78e      	b.n	a94 <i2c_slave_read_packet_wait+0x18>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     b76:	2301      	movs	r3, #1
     b78:	4642      	mov	r2, r8
     b7a:	7613      	strb	r3, [r2, #24]
     b7c:	e78a      	b.n	a94 <i2c_slave_read_packet_wait+0x18>
			i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     b7e:	2301      	movs	r3, #1
     b80:	4642      	mov	r2, r8
     b82:	7613      	strb	r3, [r2, #24]
			return STATUS_ABORTED;
     b84:	2404      	movs	r4, #4
     b86:	e785      	b.n	a94 <i2c_slave_read_packet_wait+0x18>
     b88:	000008f5 	.word	0x000008f5
     b8c:	fffbffff 	.word	0xfffbffff
     b90:	000008e9 	.word	0x000008e9

00000b94 <i2c_slave_get_direction_wait>:
 * \retval I2C_SLAVE_DIRECTION_READ   Write request from master
 * \retval I2C_SLAVE_DIRECTION_WRITE  Read request from master
 */
enum i2c_slave_direction i2c_slave_get_direction_wait(
		struct i2c_slave_module *const module)
{
     b94:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     b96:	6804      	ldr	r4, [r0, #0]

	enum status_code status;

	/* Wait for address interrupt */
	status = _i2c_slave_wait_for_bus(module);
     b98:	4b06      	ldr	r3, [pc, #24]	; (bb4 <i2c_slave_get_direction_wait+0x20>)
     b9a:	4798      	blx	r3

	if (status != STATUS_OK) {
		/* Timeout, return */
		return I2C_SLAVE_DIRECTION_NONE;
     b9c:	2302      	movs	r3, #2
	if (status != STATUS_OK) {
     b9e:	2800      	cmp	r0, #0
     ba0:	d001      	beq.n	ba6 <i2c_slave_get_direction_wait+0x12>
		return I2C_SLAVE_DIRECTION_WRITE;
	} else {
		/* Write request from master */
		return I2C_SLAVE_DIRECTION_READ;
	}
}
     ba2:	0018      	movs	r0, r3
     ba4:	bd10      	pop	{r4, pc}
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     ba6:	7e22      	ldrb	r2, [r4, #24]
     ba8:	0792      	lsls	r2, r2, #30
     baa:	d5fa      	bpl.n	ba2 <i2c_slave_get_direction_wait+0xe>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     bac:	8b63      	ldrh	r3, [r4, #26]
     bae:	071b      	lsls	r3, r3, #28
		return I2C_SLAVE_DIRECTION_NONE;
     bb0:	0fdb      	lsrs	r3, r3, #31
     bb2:	e7f6      	b.n	ba2 <i2c_slave_get_direction_wait+0xe>
     bb4:	000008f5 	.word	0x000008f5

00000bb8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     bb8:	b510      	push	{r4, lr}
     bba:	b082      	sub	sp, #8
     bbc:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     bbe:	4b0e      	ldr	r3, [pc, #56]	; (bf8 <sercom_set_gclk_generator+0x40>)
     bc0:	781b      	ldrb	r3, [r3, #0]
     bc2:	2b00      	cmp	r3, #0
     bc4:	d007      	beq.n	bd6 <sercom_set_gclk_generator+0x1e>
     bc6:	2900      	cmp	r1, #0
     bc8:	d105      	bne.n	bd6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     bca:	4b0b      	ldr	r3, [pc, #44]	; (bf8 <sercom_set_gclk_generator+0x40>)
     bcc:	785b      	ldrb	r3, [r3, #1]
     bce:	4283      	cmp	r3, r0
     bd0:	d010      	beq.n	bf4 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     bd2:	201d      	movs	r0, #29
     bd4:	e00c      	b.n	bf0 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     bd6:	a901      	add	r1, sp, #4
     bd8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     bda:	2013      	movs	r0, #19
     bdc:	4b07      	ldr	r3, [pc, #28]	; (bfc <sercom_set_gclk_generator+0x44>)
     bde:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     be0:	2013      	movs	r0, #19
     be2:	4b07      	ldr	r3, [pc, #28]	; (c00 <sercom_set_gclk_generator+0x48>)
     be4:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     be6:	4b04      	ldr	r3, [pc, #16]	; (bf8 <sercom_set_gclk_generator+0x40>)
     be8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     bea:	2201      	movs	r2, #1
     bec:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     bee:	2000      	movs	r0, #0
}
     bf0:	b002      	add	sp, #8
     bf2:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     bf4:	2000      	movs	r0, #0
     bf6:	e7fb      	b.n	bf0 <sercom_set_gclk_generator+0x38>
     bf8:	200000ac 	.word	0x200000ac
     bfc:	00001361 	.word	0x00001361
     c00:	000012d5 	.word	0x000012d5

00000c04 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     c04:	4b40      	ldr	r3, [pc, #256]	; (d08 <_sercom_get_default_pad+0x104>)
     c06:	4298      	cmp	r0, r3
     c08:	d031      	beq.n	c6e <_sercom_get_default_pad+0x6a>
     c0a:	d90a      	bls.n	c22 <_sercom_get_default_pad+0x1e>
     c0c:	4b3f      	ldr	r3, [pc, #252]	; (d0c <_sercom_get_default_pad+0x108>)
     c0e:	4298      	cmp	r0, r3
     c10:	d04d      	beq.n	cae <_sercom_get_default_pad+0xaa>
     c12:	4b3f      	ldr	r3, [pc, #252]	; (d10 <_sercom_get_default_pad+0x10c>)
     c14:	4298      	cmp	r0, r3
     c16:	d05a      	beq.n	cce <_sercom_get_default_pad+0xca>
     c18:	4b3e      	ldr	r3, [pc, #248]	; (d14 <_sercom_get_default_pad+0x110>)
     c1a:	4298      	cmp	r0, r3
     c1c:	d037      	beq.n	c8e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     c1e:	2000      	movs	r0, #0
}
     c20:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     c22:	4b3d      	ldr	r3, [pc, #244]	; (d18 <_sercom_get_default_pad+0x114>)
     c24:	4298      	cmp	r0, r3
     c26:	d00c      	beq.n	c42 <_sercom_get_default_pad+0x3e>
     c28:	4b3c      	ldr	r3, [pc, #240]	; (d1c <_sercom_get_default_pad+0x118>)
     c2a:	4298      	cmp	r0, r3
     c2c:	d1f7      	bne.n	c1e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c2e:	2901      	cmp	r1, #1
     c30:	d017      	beq.n	c62 <_sercom_get_default_pad+0x5e>
     c32:	2900      	cmp	r1, #0
     c34:	d05d      	beq.n	cf2 <_sercom_get_default_pad+0xee>
     c36:	2902      	cmp	r1, #2
     c38:	d015      	beq.n	c66 <_sercom_get_default_pad+0x62>
     c3a:	2903      	cmp	r1, #3
     c3c:	d015      	beq.n	c6a <_sercom_get_default_pad+0x66>
	return 0;
     c3e:	2000      	movs	r0, #0
     c40:	e7ee      	b.n	c20 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c42:	2901      	cmp	r1, #1
     c44:	d007      	beq.n	c56 <_sercom_get_default_pad+0x52>
     c46:	2900      	cmp	r1, #0
     c48:	d051      	beq.n	cee <_sercom_get_default_pad+0xea>
     c4a:	2902      	cmp	r1, #2
     c4c:	d005      	beq.n	c5a <_sercom_get_default_pad+0x56>
     c4e:	2903      	cmp	r1, #3
     c50:	d005      	beq.n	c5e <_sercom_get_default_pad+0x5a>
	return 0;
     c52:	2000      	movs	r0, #0
     c54:	e7e4      	b.n	c20 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c56:	4832      	ldr	r0, [pc, #200]	; (d20 <_sercom_get_default_pad+0x11c>)
     c58:	e7e2      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c5a:	4832      	ldr	r0, [pc, #200]	; (d24 <_sercom_get_default_pad+0x120>)
     c5c:	e7e0      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c5e:	4832      	ldr	r0, [pc, #200]	; (d28 <_sercom_get_default_pad+0x124>)
     c60:	e7de      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c62:	4832      	ldr	r0, [pc, #200]	; (d2c <_sercom_get_default_pad+0x128>)
     c64:	e7dc      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c66:	4832      	ldr	r0, [pc, #200]	; (d30 <_sercom_get_default_pad+0x12c>)
     c68:	e7da      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c6a:	4832      	ldr	r0, [pc, #200]	; (d34 <_sercom_get_default_pad+0x130>)
     c6c:	e7d8      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c6e:	2901      	cmp	r1, #1
     c70:	d007      	beq.n	c82 <_sercom_get_default_pad+0x7e>
     c72:	2900      	cmp	r1, #0
     c74:	d03f      	beq.n	cf6 <_sercom_get_default_pad+0xf2>
     c76:	2902      	cmp	r1, #2
     c78:	d005      	beq.n	c86 <_sercom_get_default_pad+0x82>
     c7a:	2903      	cmp	r1, #3
     c7c:	d005      	beq.n	c8a <_sercom_get_default_pad+0x86>
	return 0;
     c7e:	2000      	movs	r0, #0
     c80:	e7ce      	b.n	c20 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c82:	482d      	ldr	r0, [pc, #180]	; (d38 <_sercom_get_default_pad+0x134>)
     c84:	e7cc      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c86:	482d      	ldr	r0, [pc, #180]	; (d3c <_sercom_get_default_pad+0x138>)
     c88:	e7ca      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c8a:	482d      	ldr	r0, [pc, #180]	; (d40 <_sercom_get_default_pad+0x13c>)
     c8c:	e7c8      	b.n	c20 <_sercom_get_default_pad+0x1c>
     c8e:	2901      	cmp	r1, #1
     c90:	d007      	beq.n	ca2 <_sercom_get_default_pad+0x9e>
     c92:	2900      	cmp	r1, #0
     c94:	d031      	beq.n	cfa <_sercom_get_default_pad+0xf6>
     c96:	2902      	cmp	r1, #2
     c98:	d005      	beq.n	ca6 <_sercom_get_default_pad+0xa2>
     c9a:	2903      	cmp	r1, #3
     c9c:	d005      	beq.n	caa <_sercom_get_default_pad+0xa6>
	return 0;
     c9e:	2000      	movs	r0, #0
     ca0:	e7be      	b.n	c20 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ca2:	4828      	ldr	r0, [pc, #160]	; (d44 <_sercom_get_default_pad+0x140>)
     ca4:	e7bc      	b.n	c20 <_sercom_get_default_pad+0x1c>
     ca6:	4828      	ldr	r0, [pc, #160]	; (d48 <_sercom_get_default_pad+0x144>)
     ca8:	e7ba      	b.n	c20 <_sercom_get_default_pad+0x1c>
     caa:	4828      	ldr	r0, [pc, #160]	; (d4c <_sercom_get_default_pad+0x148>)
     cac:	e7b8      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cae:	2901      	cmp	r1, #1
     cb0:	d007      	beq.n	cc2 <_sercom_get_default_pad+0xbe>
     cb2:	2900      	cmp	r1, #0
     cb4:	d023      	beq.n	cfe <_sercom_get_default_pad+0xfa>
     cb6:	2902      	cmp	r1, #2
     cb8:	d005      	beq.n	cc6 <_sercom_get_default_pad+0xc2>
     cba:	2903      	cmp	r1, #3
     cbc:	d005      	beq.n	cca <_sercom_get_default_pad+0xc6>
	return 0;
     cbe:	2000      	movs	r0, #0
     cc0:	e7ae      	b.n	c20 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     cc2:	4823      	ldr	r0, [pc, #140]	; (d50 <_sercom_get_default_pad+0x14c>)
     cc4:	e7ac      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cc6:	4823      	ldr	r0, [pc, #140]	; (d54 <_sercom_get_default_pad+0x150>)
     cc8:	e7aa      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cca:	4823      	ldr	r0, [pc, #140]	; (d58 <_sercom_get_default_pad+0x154>)
     ccc:	e7a8      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cce:	2901      	cmp	r1, #1
     cd0:	d007      	beq.n	ce2 <_sercom_get_default_pad+0xde>
     cd2:	2900      	cmp	r1, #0
     cd4:	d015      	beq.n	d02 <_sercom_get_default_pad+0xfe>
     cd6:	2902      	cmp	r1, #2
     cd8:	d005      	beq.n	ce6 <_sercom_get_default_pad+0xe2>
     cda:	2903      	cmp	r1, #3
     cdc:	d005      	beq.n	cea <_sercom_get_default_pad+0xe6>
	return 0;
     cde:	2000      	movs	r0, #0
     ce0:	e79e      	b.n	c20 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ce2:	481e      	ldr	r0, [pc, #120]	; (d5c <_sercom_get_default_pad+0x158>)
     ce4:	e79c      	b.n	c20 <_sercom_get_default_pad+0x1c>
     ce6:	481e      	ldr	r0, [pc, #120]	; (d60 <_sercom_get_default_pad+0x15c>)
     ce8:	e79a      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cea:	481e      	ldr	r0, [pc, #120]	; (d64 <_sercom_get_default_pad+0x160>)
     cec:	e798      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cee:	481e      	ldr	r0, [pc, #120]	; (d68 <_sercom_get_default_pad+0x164>)
     cf0:	e796      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cf2:	2003      	movs	r0, #3
     cf4:	e794      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cf6:	481d      	ldr	r0, [pc, #116]	; (d6c <_sercom_get_default_pad+0x168>)
     cf8:	e792      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cfa:	481d      	ldr	r0, [pc, #116]	; (d70 <_sercom_get_default_pad+0x16c>)
     cfc:	e790      	b.n	c20 <_sercom_get_default_pad+0x1c>
     cfe:	481d      	ldr	r0, [pc, #116]	; (d74 <_sercom_get_default_pad+0x170>)
     d00:	e78e      	b.n	c20 <_sercom_get_default_pad+0x1c>
     d02:	481d      	ldr	r0, [pc, #116]	; (d78 <_sercom_get_default_pad+0x174>)
     d04:	e78c      	b.n	c20 <_sercom_get_default_pad+0x1c>
     d06:	46c0      	nop			; (mov r8, r8)
     d08:	42001000 	.word	0x42001000
     d0c:	42001800 	.word	0x42001800
     d10:	42001c00 	.word	0x42001c00
     d14:	42001400 	.word	0x42001400
     d18:	42000800 	.word	0x42000800
     d1c:	42000c00 	.word	0x42000c00
     d20:	00050003 	.word	0x00050003
     d24:	00060003 	.word	0x00060003
     d28:	00070003 	.word	0x00070003
     d2c:	00010003 	.word	0x00010003
     d30:	001e0003 	.word	0x001e0003
     d34:	001f0003 	.word	0x001f0003
     d38:	000d0002 	.word	0x000d0002
     d3c:	000e0002 	.word	0x000e0002
     d40:	000f0002 	.word	0x000f0002
     d44:	00110003 	.word	0x00110003
     d48:	00120003 	.word	0x00120003
     d4c:	00130003 	.word	0x00130003
     d50:	003f0005 	.word	0x003f0005
     d54:	003e0005 	.word	0x003e0005
     d58:	00520005 	.word	0x00520005
     d5c:	00170003 	.word	0x00170003
     d60:	00180003 	.word	0x00180003
     d64:	00190003 	.word	0x00190003
     d68:	00040003 	.word	0x00040003
     d6c:	000c0002 	.word	0x000c0002
     d70:	00100003 	.word	0x00100003
     d74:	00530005 	.word	0x00530005
     d78:	00160003 	.word	0x00160003

00000d7c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     d7c:	b530      	push	{r4, r5, lr}
     d7e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     d80:	4b0b      	ldr	r3, [pc, #44]	; (db0 <_sercom_get_sercom_inst_index+0x34>)
     d82:	466a      	mov	r2, sp
     d84:	cb32      	ldmia	r3!, {r1, r4, r5}
     d86:	c232      	stmia	r2!, {r1, r4, r5}
     d88:	cb32      	ldmia	r3!, {r1, r4, r5}
     d8a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     d8c:	9b00      	ldr	r3, [sp, #0]
     d8e:	4283      	cmp	r3, r0
     d90:	d00b      	beq.n	daa <_sercom_get_sercom_inst_index+0x2e>
     d92:	2301      	movs	r3, #1
     d94:	009a      	lsls	r2, r3, #2
     d96:	4669      	mov	r1, sp
     d98:	5852      	ldr	r2, [r2, r1]
     d9a:	4282      	cmp	r2, r0
     d9c:	d006      	beq.n	dac <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     d9e:	3301      	adds	r3, #1
     da0:	2b06      	cmp	r3, #6
     da2:	d1f7      	bne.n	d94 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     da4:	2000      	movs	r0, #0
}
     da6:	b007      	add	sp, #28
     da8:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     daa:	2300      	movs	r3, #0
			return i;
     dac:	b2d8      	uxtb	r0, r3
     dae:	e7fa      	b.n	da6 <_sercom_get_sercom_inst_index+0x2a>
     db0:	00003608 	.word	0x00003608

00000db4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     db4:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     db6:	2000      	movs	r0, #0
     db8:	4b08      	ldr	r3, [pc, #32]	; (ddc <delay_init+0x28>)
     dba:	4798      	blx	r3
     dbc:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     dbe:	4c08      	ldr	r4, [pc, #32]	; (de0 <delay_init+0x2c>)
     dc0:	21fa      	movs	r1, #250	; 0xfa
     dc2:	0089      	lsls	r1, r1, #2
     dc4:	47a0      	blx	r4
     dc6:	4b07      	ldr	r3, [pc, #28]	; (de4 <delay_init+0x30>)
     dc8:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     dca:	4907      	ldr	r1, [pc, #28]	; (de8 <delay_init+0x34>)
     dcc:	0028      	movs	r0, r5
     dce:	47a0      	blx	r4
     dd0:	4b06      	ldr	r3, [pc, #24]	; (dec <delay_init+0x38>)
     dd2:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     dd4:	2205      	movs	r2, #5
     dd6:	4b06      	ldr	r3, [pc, #24]	; (df0 <delay_init+0x3c>)
     dd8:	601a      	str	r2, [r3, #0]
}
     dda:	bd70      	pop	{r4, r5, r6, pc}
     ddc:	00001249 	.word	0x00001249
     de0:	000017ed 	.word	0x000017ed
     de4:	20000000 	.word	0x20000000
     de8:	000f4240 	.word	0x000f4240
     dec:	20000004 	.word	0x20000004
     df0:	e000e010 	.word	0xe000e010

00000df4 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     df4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     df6:	4b08      	ldr	r3, [pc, #32]	; (e18 <delay_cycles_us+0x24>)
     df8:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     dfa:	4a08      	ldr	r2, [pc, #32]	; (e1c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     dfc:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     dfe:	2180      	movs	r1, #128	; 0x80
     e00:	0249      	lsls	r1, r1, #9
	while (n--) {
     e02:	3801      	subs	r0, #1
     e04:	d307      	bcc.n	e16 <delay_cycles_us+0x22>
	if (n > 0) {
     e06:	2c00      	cmp	r4, #0
     e08:	d0fb      	beq.n	e02 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     e0a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e0c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e0e:	6813      	ldr	r3, [r2, #0]
     e10:	420b      	tst	r3, r1
     e12:	d0fc      	beq.n	e0e <delay_cycles_us+0x1a>
     e14:	e7f5      	b.n	e02 <delay_cycles_us+0xe>
	}
}
     e16:	bd30      	pop	{r4, r5, pc}
     e18:	20000004 	.word	0x20000004
     e1c:	e000e010 	.word	0xe000e010

00000e20 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     e20:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     e22:	4b08      	ldr	r3, [pc, #32]	; (e44 <delay_cycles_ms+0x24>)
     e24:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     e26:	4a08      	ldr	r2, [pc, #32]	; (e48 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     e28:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e2a:	2180      	movs	r1, #128	; 0x80
     e2c:	0249      	lsls	r1, r1, #9
	while (n--) {
     e2e:	3801      	subs	r0, #1
     e30:	d307      	bcc.n	e42 <delay_cycles_ms+0x22>
	if (n > 0) {
     e32:	2c00      	cmp	r4, #0
     e34:	d0fb      	beq.n	e2e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     e36:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e38:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e3a:	6813      	ldr	r3, [r2, #0]
     e3c:	420b      	tst	r3, r1
     e3e:	d0fc      	beq.n	e3a <delay_cycles_ms+0x1a>
     e40:	e7f5      	b.n	e2e <delay_cycles_ms+0xe>
	}
}
     e42:	bd30      	pop	{r4, r5, pc}
     e44:	20000000 	.word	0x20000000
     e48:	e000e010 	.word	0xe000e010

00000e4c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     e4c:	4b0c      	ldr	r3, [pc, #48]	; (e80 <cpu_irq_enter_critical+0x34>)
     e4e:	681b      	ldr	r3, [r3, #0]
     e50:	2b00      	cmp	r3, #0
     e52:	d106      	bne.n	e62 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     e54:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     e58:	2b00      	cmp	r3, #0
     e5a:	d007      	beq.n	e6c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     e5c:	2200      	movs	r2, #0
     e5e:	4b09      	ldr	r3, [pc, #36]	; (e84 <cpu_irq_enter_critical+0x38>)
     e60:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     e62:	4a07      	ldr	r2, [pc, #28]	; (e80 <cpu_irq_enter_critical+0x34>)
     e64:	6813      	ldr	r3, [r2, #0]
     e66:	3301      	adds	r3, #1
     e68:	6013      	str	r3, [r2, #0]
}
     e6a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     e6c:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     e6e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     e72:	2200      	movs	r2, #0
     e74:	4b04      	ldr	r3, [pc, #16]	; (e88 <cpu_irq_enter_critical+0x3c>)
     e76:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     e78:	3201      	adds	r2, #1
     e7a:	4b02      	ldr	r3, [pc, #8]	; (e84 <cpu_irq_enter_critical+0x38>)
     e7c:	701a      	strb	r2, [r3, #0]
     e7e:	e7f0      	b.n	e62 <cpu_irq_enter_critical+0x16>
     e80:	200000b0 	.word	0x200000b0
     e84:	200000b4 	.word	0x200000b4
     e88:	20000008 	.word	0x20000008

00000e8c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     e8c:	4b08      	ldr	r3, [pc, #32]	; (eb0 <cpu_irq_leave_critical+0x24>)
     e8e:	681a      	ldr	r2, [r3, #0]
     e90:	3a01      	subs	r2, #1
     e92:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     e94:	681b      	ldr	r3, [r3, #0]
     e96:	2b00      	cmp	r3, #0
     e98:	d109      	bne.n	eae <cpu_irq_leave_critical+0x22>
     e9a:	4b06      	ldr	r3, [pc, #24]	; (eb4 <cpu_irq_leave_critical+0x28>)
     e9c:	781b      	ldrb	r3, [r3, #0]
     e9e:	2b00      	cmp	r3, #0
     ea0:	d005      	beq.n	eae <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     ea2:	2201      	movs	r2, #1
     ea4:	4b04      	ldr	r3, [pc, #16]	; (eb8 <cpu_irq_leave_critical+0x2c>)
     ea6:	701a      	strb	r2, [r3, #0]
     ea8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     eac:	b662      	cpsie	i
	}
}
     eae:	4770      	bx	lr
     eb0:	200000b0 	.word	0x200000b0
     eb4:	200000b4 	.word	0x200000b4
     eb8:	20000008 	.word	0x20000008

00000ebc <system_board_init>:




void system_board_init(void)
{
     ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
     ebe:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     ec0:	ac01      	add	r4, sp, #4
     ec2:	2501      	movs	r5, #1
     ec4:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     ec6:	2700      	movs	r7, #0
     ec8:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     eca:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     ecc:	0021      	movs	r1, r4
     ece:	2013      	movs	r0, #19
     ed0:	4e06      	ldr	r6, [pc, #24]	; (eec <system_board_init+0x30>)
     ed2:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     ed4:	2280      	movs	r2, #128	; 0x80
     ed6:	0312      	lsls	r2, r2, #12
     ed8:	4b05      	ldr	r3, [pc, #20]	; (ef0 <system_board_init+0x34>)
     eda:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     edc:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     ede:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     ee0:	0021      	movs	r1, r4
     ee2:	201c      	movs	r0, #28
     ee4:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     ee6:	b003      	add	sp, #12
     ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     eea:	46c0      	nop			; (mov r8, r8)
     eec:	00000ef5 	.word	0x00000ef5
     ef0:	41004400 	.word	0x41004400

00000ef4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     ef4:	b500      	push	{lr}
     ef6:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ef8:	ab01      	add	r3, sp, #4
     efa:	2280      	movs	r2, #128	; 0x80
     efc:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     efe:	780a      	ldrb	r2, [r1, #0]
     f00:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     f02:	784a      	ldrb	r2, [r1, #1]
     f04:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     f06:	788a      	ldrb	r2, [r1, #2]
     f08:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     f0a:	0019      	movs	r1, r3
     f0c:	4b01      	ldr	r3, [pc, #4]	; (f14 <port_pin_set_config+0x20>)
     f0e:	4798      	blx	r3
}
     f10:	b003      	add	sp, #12
     f12:	bd00      	pop	{pc}
     f14:	00001459 	.word	0x00001459

00000f18 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     f18:	b510      	push	{r4, lr}
	switch (clock_source) {
     f1a:	2808      	cmp	r0, #8
     f1c:	d803      	bhi.n	f26 <system_clock_source_get_hz+0xe>
     f1e:	0080      	lsls	r0, r0, #2
     f20:	4b1c      	ldr	r3, [pc, #112]	; (f94 <system_clock_source_get_hz+0x7c>)
     f22:	581b      	ldr	r3, [r3, r0]
     f24:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     f26:	2000      	movs	r0, #0
     f28:	e032      	b.n	f90 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     f2a:	4b1b      	ldr	r3, [pc, #108]	; (f98 <system_clock_source_get_hz+0x80>)
     f2c:	6918      	ldr	r0, [r3, #16]
     f2e:	e02f      	b.n	f90 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     f30:	4b1a      	ldr	r3, [pc, #104]	; (f9c <system_clock_source_get_hz+0x84>)
     f32:	6a1b      	ldr	r3, [r3, #32]
     f34:	059b      	lsls	r3, r3, #22
     f36:	0f9b      	lsrs	r3, r3, #30
     f38:	4819      	ldr	r0, [pc, #100]	; (fa0 <system_clock_source_get_hz+0x88>)
     f3a:	40d8      	lsrs	r0, r3
     f3c:	e028      	b.n	f90 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     f3e:	4b16      	ldr	r3, [pc, #88]	; (f98 <system_clock_source_get_hz+0x80>)
     f40:	6958      	ldr	r0, [r3, #20]
     f42:	e025      	b.n	f90 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     f44:	4b14      	ldr	r3, [pc, #80]	; (f98 <system_clock_source_get_hz+0x80>)
     f46:	681b      	ldr	r3, [r3, #0]
			return 0;
     f48:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     f4a:	079b      	lsls	r3, r3, #30
     f4c:	d520      	bpl.n	f90 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f4e:	4913      	ldr	r1, [pc, #76]	; (f9c <system_clock_source_get_hz+0x84>)
     f50:	2210      	movs	r2, #16
     f52:	68cb      	ldr	r3, [r1, #12]
     f54:	421a      	tst	r2, r3
     f56:	d0fc      	beq.n	f52 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     f58:	4b0f      	ldr	r3, [pc, #60]	; (f98 <system_clock_source_get_hz+0x80>)
     f5a:	681a      	ldr	r2, [r3, #0]
     f5c:	2324      	movs	r3, #36	; 0x24
     f5e:	4013      	ands	r3, r2
     f60:	2b04      	cmp	r3, #4
     f62:	d001      	beq.n	f68 <system_clock_source_get_hz+0x50>
			return 48000000UL;
     f64:	480f      	ldr	r0, [pc, #60]	; (fa4 <system_clock_source_get_hz+0x8c>)
     f66:	e013      	b.n	f90 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     f68:	2000      	movs	r0, #0
     f6a:	4b0f      	ldr	r3, [pc, #60]	; (fa8 <system_clock_source_get_hz+0x90>)
     f6c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     f6e:	4b0a      	ldr	r3, [pc, #40]	; (f98 <system_clock_source_get_hz+0x80>)
     f70:	689b      	ldr	r3, [r3, #8]
     f72:	041b      	lsls	r3, r3, #16
     f74:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     f76:	4358      	muls	r0, r3
     f78:	e00a      	b.n	f90 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     f7a:	2350      	movs	r3, #80	; 0x50
     f7c:	4a07      	ldr	r2, [pc, #28]	; (f9c <system_clock_source_get_hz+0x84>)
     f7e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     f80:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     f82:	075b      	lsls	r3, r3, #29
     f84:	d504      	bpl.n	f90 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     f86:	4b04      	ldr	r3, [pc, #16]	; (f98 <system_clock_source_get_hz+0x80>)
     f88:	68d8      	ldr	r0, [r3, #12]
     f8a:	e001      	b.n	f90 <system_clock_source_get_hz+0x78>
		return 32768UL;
     f8c:	2080      	movs	r0, #128	; 0x80
     f8e:	0200      	lsls	r0, r0, #8
	}
}
     f90:	bd10      	pop	{r4, pc}
     f92:	46c0      	nop			; (mov r8, r8)
     f94:	00003620 	.word	0x00003620
     f98:	200000b8 	.word	0x200000b8
     f9c:	40000800 	.word	0x40000800
     fa0:	007a1200 	.word	0x007a1200
     fa4:	02dc6c00 	.word	0x02dc6c00
     fa8:	0000137d 	.word	0x0000137d

00000fac <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     fac:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     fae:	490c      	ldr	r1, [pc, #48]	; (fe0 <system_clock_source_osc8m_set_config+0x34>)
     fb0:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     fb2:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     fb4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     fb6:	7840      	ldrb	r0, [r0, #1]
     fb8:	2201      	movs	r2, #1
     fba:	4010      	ands	r0, r2
     fbc:	0180      	lsls	r0, r0, #6
     fbe:	2640      	movs	r6, #64	; 0x40
     fc0:	43b3      	bics	r3, r6
     fc2:	4303      	orrs	r3, r0
     fc4:	402a      	ands	r2, r5
     fc6:	01d2      	lsls	r2, r2, #7
     fc8:	2080      	movs	r0, #128	; 0x80
     fca:	4383      	bics	r3, r0
     fcc:	4313      	orrs	r3, r2
     fce:	2203      	movs	r2, #3
     fd0:	4022      	ands	r2, r4
     fd2:	0212      	lsls	r2, r2, #8
     fd4:	4803      	ldr	r0, [pc, #12]	; (fe4 <system_clock_source_osc8m_set_config+0x38>)
     fd6:	4003      	ands	r3, r0
     fd8:	4313      	orrs	r3, r2
     fda:	620b      	str	r3, [r1, #32]
}
     fdc:	bd70      	pop	{r4, r5, r6, pc}
     fde:	46c0      	nop			; (mov r8, r8)
     fe0:	40000800 	.word	0x40000800
     fe4:	fffffcff 	.word	0xfffffcff

00000fe8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     fe8:	2808      	cmp	r0, #8
     fea:	d803      	bhi.n	ff4 <system_clock_source_enable+0xc>
     fec:	0080      	lsls	r0, r0, #2
     fee:	4b25      	ldr	r3, [pc, #148]	; (1084 <system_clock_source_enable+0x9c>)
     ff0:	581b      	ldr	r3, [r3, r0]
     ff2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     ff4:	2017      	movs	r0, #23
     ff6:	e044      	b.n	1082 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     ff8:	4a23      	ldr	r2, [pc, #140]	; (1088 <system_clock_source_enable+0xa0>)
     ffa:	6a13      	ldr	r3, [r2, #32]
     ffc:	2102      	movs	r1, #2
     ffe:	430b      	orrs	r3, r1
    1000:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1002:	2000      	movs	r0, #0
    1004:	e03d      	b.n	1082 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1006:	4a20      	ldr	r2, [pc, #128]	; (1088 <system_clock_source_enable+0xa0>)
    1008:	6993      	ldr	r3, [r2, #24]
    100a:	2102      	movs	r1, #2
    100c:	430b      	orrs	r3, r1
    100e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1010:	2000      	movs	r0, #0
		break;
    1012:	e036      	b.n	1082 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1014:	4a1c      	ldr	r2, [pc, #112]	; (1088 <system_clock_source_enable+0xa0>)
    1016:	8a13      	ldrh	r3, [r2, #16]
    1018:	2102      	movs	r1, #2
    101a:	430b      	orrs	r3, r1
    101c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    101e:	2000      	movs	r0, #0
		break;
    1020:	e02f      	b.n	1082 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1022:	4a19      	ldr	r2, [pc, #100]	; (1088 <system_clock_source_enable+0xa0>)
    1024:	8a93      	ldrh	r3, [r2, #20]
    1026:	2102      	movs	r1, #2
    1028:	430b      	orrs	r3, r1
    102a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    102c:	2000      	movs	r0, #0
		break;
    102e:	e028      	b.n	1082 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1030:	4916      	ldr	r1, [pc, #88]	; (108c <system_clock_source_enable+0xa4>)
    1032:	680b      	ldr	r3, [r1, #0]
    1034:	2202      	movs	r2, #2
    1036:	4313      	orrs	r3, r2
    1038:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    103a:	4b13      	ldr	r3, [pc, #76]	; (1088 <system_clock_source_enable+0xa0>)
    103c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    103e:	0019      	movs	r1, r3
    1040:	320e      	adds	r2, #14
    1042:	68cb      	ldr	r3, [r1, #12]
    1044:	421a      	tst	r2, r3
    1046:	d0fc      	beq.n	1042 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1048:	4a10      	ldr	r2, [pc, #64]	; (108c <system_clock_source_enable+0xa4>)
    104a:	6891      	ldr	r1, [r2, #8]
    104c:	4b0e      	ldr	r3, [pc, #56]	; (1088 <system_clock_source_enable+0xa0>)
    104e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1050:	6852      	ldr	r2, [r2, #4]
    1052:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1054:	2200      	movs	r2, #0
    1056:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1058:	0019      	movs	r1, r3
    105a:	3210      	adds	r2, #16
    105c:	68cb      	ldr	r3, [r1, #12]
    105e:	421a      	tst	r2, r3
    1060:	d0fc      	beq.n	105c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1062:	4b0a      	ldr	r3, [pc, #40]	; (108c <system_clock_source_enable+0xa4>)
    1064:	681b      	ldr	r3, [r3, #0]
    1066:	b29b      	uxth	r3, r3
    1068:	4a07      	ldr	r2, [pc, #28]	; (1088 <system_clock_source_enable+0xa0>)
    106a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    106c:	2000      	movs	r0, #0
    106e:	e008      	b.n	1082 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1070:	4905      	ldr	r1, [pc, #20]	; (1088 <system_clock_source_enable+0xa0>)
    1072:	2244      	movs	r2, #68	; 0x44
    1074:	5c8b      	ldrb	r3, [r1, r2]
    1076:	2002      	movs	r0, #2
    1078:	4303      	orrs	r3, r0
    107a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    107c:	2000      	movs	r0, #0
		break;
    107e:	e000      	b.n	1082 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1080:	2000      	movs	r0, #0
}
    1082:	4770      	bx	lr
    1084:	00003644 	.word	0x00003644
    1088:	40000800 	.word	0x40000800
    108c:	200000b8 	.word	0x200000b8

00001090 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1090:	b530      	push	{r4, r5, lr}
    1092:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1094:	22c2      	movs	r2, #194	; 0xc2
    1096:	00d2      	lsls	r2, r2, #3
    1098:	4b1a      	ldr	r3, [pc, #104]	; (1104 <system_clock_init+0x74>)
    109a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    109c:	4a1a      	ldr	r2, [pc, #104]	; (1108 <system_clock_init+0x78>)
    109e:	6853      	ldr	r3, [r2, #4]
    10a0:	211e      	movs	r1, #30
    10a2:	438b      	bics	r3, r1
    10a4:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    10a6:	2301      	movs	r3, #1
    10a8:	466a      	mov	r2, sp
    10aa:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    10ac:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    10ae:	4d17      	ldr	r5, [pc, #92]	; (110c <system_clock_init+0x7c>)
    10b0:	b2e0      	uxtb	r0, r4
    10b2:	4669      	mov	r1, sp
    10b4:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    10b6:	3401      	adds	r4, #1
    10b8:	2c25      	cmp	r4, #37	; 0x25
    10ba:	d1f9      	bne.n	10b0 <system_clock_init+0x20>
	config->run_in_standby  = false;
    10bc:	a803      	add	r0, sp, #12
    10be:	2400      	movs	r4, #0
    10c0:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    10c2:	2501      	movs	r5, #1
    10c4:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    10c6:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    10c8:	4b11      	ldr	r3, [pc, #68]	; (1110 <system_clock_init+0x80>)
    10ca:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    10cc:	2006      	movs	r0, #6
    10ce:	4b11      	ldr	r3, [pc, #68]	; (1114 <system_clock_init+0x84>)
    10d0:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    10d2:	4b11      	ldr	r3, [pc, #68]	; (1118 <system_clock_init+0x88>)
    10d4:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    10d6:	4b11      	ldr	r3, [pc, #68]	; (111c <system_clock_init+0x8c>)
    10d8:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    10da:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    10dc:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    10de:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    10e0:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    10e2:	466b      	mov	r3, sp
    10e4:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    10e6:	2306      	movs	r3, #6
    10e8:	466a      	mov	r2, sp
    10ea:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    10ec:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    10ee:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    10f0:	4669      	mov	r1, sp
    10f2:	2000      	movs	r0, #0
    10f4:	4b0a      	ldr	r3, [pc, #40]	; (1120 <system_clock_init+0x90>)
    10f6:	4798      	blx	r3
    10f8:	2000      	movs	r0, #0
    10fa:	4b0a      	ldr	r3, [pc, #40]	; (1124 <system_clock_init+0x94>)
    10fc:	4798      	blx	r3
#endif
}
    10fe:	b005      	add	sp, #20
    1100:	bd30      	pop	{r4, r5, pc}
    1102:	46c0      	nop			; (mov r8, r8)
    1104:	40000800 	.word	0x40000800
    1108:	41004000 	.word	0x41004000
    110c:	00001361 	.word	0x00001361
    1110:	00000fad 	.word	0x00000fad
    1114:	00000fe9 	.word	0x00000fe9
    1118:	00001129 	.word	0x00001129
    111c:	40000400 	.word	0x40000400
    1120:	0000114d 	.word	0x0000114d
    1124:	00001205 	.word	0x00001205

00001128 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1128:	4a06      	ldr	r2, [pc, #24]	; (1144 <system_gclk_init+0x1c>)
    112a:	6993      	ldr	r3, [r2, #24]
    112c:	2108      	movs	r1, #8
    112e:	430b      	orrs	r3, r1
    1130:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1132:	2201      	movs	r2, #1
    1134:	4b04      	ldr	r3, [pc, #16]	; (1148 <system_gclk_init+0x20>)
    1136:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1138:	0019      	movs	r1, r3
    113a:	780b      	ldrb	r3, [r1, #0]
    113c:	4213      	tst	r3, r2
    113e:	d1fc      	bne.n	113a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1140:	4770      	bx	lr
    1142:	46c0      	nop			; (mov r8, r8)
    1144:	40000400 	.word	0x40000400
    1148:	40000c00 	.word	0x40000c00

0000114c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    114c:	b570      	push	{r4, r5, r6, lr}
    114e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1150:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1152:	780d      	ldrb	r5, [r1, #0]
    1154:	022d      	lsls	r5, r5, #8
    1156:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1158:	784b      	ldrb	r3, [r1, #1]
    115a:	2b00      	cmp	r3, #0
    115c:	d002      	beq.n	1164 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    115e:	2380      	movs	r3, #128	; 0x80
    1160:	02db      	lsls	r3, r3, #11
    1162:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1164:	7a4b      	ldrb	r3, [r1, #9]
    1166:	2b00      	cmp	r3, #0
    1168:	d002      	beq.n	1170 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    116a:	2380      	movs	r3, #128	; 0x80
    116c:	031b      	lsls	r3, r3, #12
    116e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1170:	6848      	ldr	r0, [r1, #4]
    1172:	2801      	cmp	r0, #1
    1174:	d910      	bls.n	1198 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1176:	1e43      	subs	r3, r0, #1
    1178:	4218      	tst	r0, r3
    117a:	d134      	bne.n	11e6 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    117c:	2802      	cmp	r0, #2
    117e:	d930      	bls.n	11e2 <system_gclk_gen_set_config+0x96>
    1180:	2302      	movs	r3, #2
    1182:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1184:	3201      	adds	r2, #1
						mask <<= 1) {
    1186:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1188:	4298      	cmp	r0, r3
    118a:	d8fb      	bhi.n	1184 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    118c:	0212      	lsls	r2, r2, #8
    118e:	4332      	orrs	r2, r6
    1190:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1192:	2380      	movs	r3, #128	; 0x80
    1194:	035b      	lsls	r3, r3, #13
    1196:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1198:	7a0b      	ldrb	r3, [r1, #8]
    119a:	2b00      	cmp	r3, #0
    119c:	d002      	beq.n	11a4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    119e:	2380      	movs	r3, #128	; 0x80
    11a0:	039b      	lsls	r3, r3, #14
    11a2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11a4:	4a13      	ldr	r2, [pc, #76]	; (11f4 <system_gclk_gen_set_config+0xa8>)
    11a6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    11a8:	b25b      	sxtb	r3, r3
    11aa:	2b00      	cmp	r3, #0
    11ac:	dbfb      	blt.n	11a6 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    11ae:	4b12      	ldr	r3, [pc, #72]	; (11f8 <system_gclk_gen_set_config+0xac>)
    11b0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    11b2:	4b12      	ldr	r3, [pc, #72]	; (11fc <system_gclk_gen_set_config+0xb0>)
    11b4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11b6:	4a0f      	ldr	r2, [pc, #60]	; (11f4 <system_gclk_gen_set_config+0xa8>)
    11b8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    11ba:	b25b      	sxtb	r3, r3
    11bc:	2b00      	cmp	r3, #0
    11be:	dbfb      	blt.n	11b8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    11c0:	4b0c      	ldr	r3, [pc, #48]	; (11f4 <system_gclk_gen_set_config+0xa8>)
    11c2:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11c4:	001a      	movs	r2, r3
    11c6:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    11c8:	b25b      	sxtb	r3, r3
    11ca:	2b00      	cmp	r3, #0
    11cc:	dbfb      	blt.n	11c6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    11ce:	4a09      	ldr	r2, [pc, #36]	; (11f4 <system_gclk_gen_set_config+0xa8>)
    11d0:	6853      	ldr	r3, [r2, #4]
    11d2:	2180      	movs	r1, #128	; 0x80
    11d4:	0249      	lsls	r1, r1, #9
    11d6:	400b      	ands	r3, r1
    11d8:	431d      	orrs	r5, r3
    11da:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    11dc:	4b08      	ldr	r3, [pc, #32]	; (1200 <system_gclk_gen_set_config+0xb4>)
    11de:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    11e0:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    11e2:	2200      	movs	r2, #0
    11e4:	e7d2      	b.n	118c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    11e6:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    11e8:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    11ea:	2380      	movs	r3, #128	; 0x80
    11ec:	029b      	lsls	r3, r3, #10
    11ee:	431d      	orrs	r5, r3
    11f0:	e7d2      	b.n	1198 <system_gclk_gen_set_config+0x4c>
    11f2:	46c0      	nop			; (mov r8, r8)
    11f4:	40000c00 	.word	0x40000c00
    11f8:	00000e4d 	.word	0x00000e4d
    11fc:	40000c08 	.word	0x40000c08
    1200:	00000e8d 	.word	0x00000e8d

00001204 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1204:	b510      	push	{r4, lr}
    1206:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1208:	4a0b      	ldr	r2, [pc, #44]	; (1238 <system_gclk_gen_enable+0x34>)
    120a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    120c:	b25b      	sxtb	r3, r3
    120e:	2b00      	cmp	r3, #0
    1210:	dbfb      	blt.n	120a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1212:	4b0a      	ldr	r3, [pc, #40]	; (123c <system_gclk_gen_enable+0x38>)
    1214:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1216:	4b0a      	ldr	r3, [pc, #40]	; (1240 <system_gclk_gen_enable+0x3c>)
    1218:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    121a:	4a07      	ldr	r2, [pc, #28]	; (1238 <system_gclk_gen_enable+0x34>)
    121c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    121e:	b25b      	sxtb	r3, r3
    1220:	2b00      	cmp	r3, #0
    1222:	dbfb      	blt.n	121c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1224:	4a04      	ldr	r2, [pc, #16]	; (1238 <system_gclk_gen_enable+0x34>)
    1226:	6851      	ldr	r1, [r2, #4]
    1228:	2380      	movs	r3, #128	; 0x80
    122a:	025b      	lsls	r3, r3, #9
    122c:	430b      	orrs	r3, r1
    122e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1230:	4b04      	ldr	r3, [pc, #16]	; (1244 <system_gclk_gen_enable+0x40>)
    1232:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1234:	bd10      	pop	{r4, pc}
    1236:	46c0      	nop			; (mov r8, r8)
    1238:	40000c00 	.word	0x40000c00
    123c:	00000e4d 	.word	0x00000e4d
    1240:	40000c04 	.word	0x40000c04
    1244:	00000e8d 	.word	0x00000e8d

00001248 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1248:	b570      	push	{r4, r5, r6, lr}
    124a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    124c:	4a1a      	ldr	r2, [pc, #104]	; (12b8 <system_gclk_gen_get_hz+0x70>)
    124e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1250:	b25b      	sxtb	r3, r3
    1252:	2b00      	cmp	r3, #0
    1254:	dbfb      	blt.n	124e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1256:	4b19      	ldr	r3, [pc, #100]	; (12bc <system_gclk_gen_get_hz+0x74>)
    1258:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    125a:	4b19      	ldr	r3, [pc, #100]	; (12c0 <system_gclk_gen_get_hz+0x78>)
    125c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    125e:	4a16      	ldr	r2, [pc, #88]	; (12b8 <system_gclk_gen_get_hz+0x70>)
    1260:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1262:	b25b      	sxtb	r3, r3
    1264:	2b00      	cmp	r3, #0
    1266:	dbfb      	blt.n	1260 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1268:	4e13      	ldr	r6, [pc, #76]	; (12b8 <system_gclk_gen_get_hz+0x70>)
    126a:	6870      	ldr	r0, [r6, #4]
    126c:	04c0      	lsls	r0, r0, #19
    126e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1270:	4b14      	ldr	r3, [pc, #80]	; (12c4 <system_gclk_gen_get_hz+0x7c>)
    1272:	4798      	blx	r3
    1274:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1276:	4b12      	ldr	r3, [pc, #72]	; (12c0 <system_gclk_gen_get_hz+0x78>)
    1278:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    127a:	6876      	ldr	r6, [r6, #4]
    127c:	02f6      	lsls	r6, r6, #11
    127e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1280:	4b11      	ldr	r3, [pc, #68]	; (12c8 <system_gclk_gen_get_hz+0x80>)
    1282:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1284:	4a0c      	ldr	r2, [pc, #48]	; (12b8 <system_gclk_gen_get_hz+0x70>)
    1286:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1288:	b25b      	sxtb	r3, r3
    128a:	2b00      	cmp	r3, #0
    128c:	dbfb      	blt.n	1286 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    128e:	4b0a      	ldr	r3, [pc, #40]	; (12b8 <system_gclk_gen_get_hz+0x70>)
    1290:	689c      	ldr	r4, [r3, #8]
    1292:	0224      	lsls	r4, r4, #8
    1294:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1296:	4b0d      	ldr	r3, [pc, #52]	; (12cc <system_gclk_gen_get_hz+0x84>)
    1298:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    129a:	2e00      	cmp	r6, #0
    129c:	d107      	bne.n	12ae <system_gclk_gen_get_hz+0x66>
    129e:	2c01      	cmp	r4, #1
    12a0:	d907      	bls.n	12b2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    12a2:	0021      	movs	r1, r4
    12a4:	0028      	movs	r0, r5
    12a6:	4b0a      	ldr	r3, [pc, #40]	; (12d0 <system_gclk_gen_get_hz+0x88>)
    12a8:	4798      	blx	r3
    12aa:	0005      	movs	r5, r0
    12ac:	e001      	b.n	12b2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    12ae:	3401      	adds	r4, #1
    12b0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    12b2:	0028      	movs	r0, r5
    12b4:	bd70      	pop	{r4, r5, r6, pc}
    12b6:	46c0      	nop			; (mov r8, r8)
    12b8:	40000c00 	.word	0x40000c00
    12bc:	00000e4d 	.word	0x00000e4d
    12c0:	40000c04 	.word	0x40000c04
    12c4:	00000f19 	.word	0x00000f19
    12c8:	40000c08 	.word	0x40000c08
    12cc:	00000e8d 	.word	0x00000e8d
    12d0:	000017ed 	.word	0x000017ed

000012d4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    12d4:	b510      	push	{r4, lr}
    12d6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    12d8:	4b06      	ldr	r3, [pc, #24]	; (12f4 <system_gclk_chan_enable+0x20>)
    12da:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    12dc:	4b06      	ldr	r3, [pc, #24]	; (12f8 <system_gclk_chan_enable+0x24>)
    12de:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    12e0:	4a06      	ldr	r2, [pc, #24]	; (12fc <system_gclk_chan_enable+0x28>)
    12e2:	8853      	ldrh	r3, [r2, #2]
    12e4:	2180      	movs	r1, #128	; 0x80
    12e6:	01c9      	lsls	r1, r1, #7
    12e8:	430b      	orrs	r3, r1
    12ea:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    12ec:	4b04      	ldr	r3, [pc, #16]	; (1300 <system_gclk_chan_enable+0x2c>)
    12ee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    12f0:	bd10      	pop	{r4, pc}
    12f2:	46c0      	nop			; (mov r8, r8)
    12f4:	00000e4d 	.word	0x00000e4d
    12f8:	40000c02 	.word	0x40000c02
    12fc:	40000c00 	.word	0x40000c00
    1300:	00000e8d 	.word	0x00000e8d

00001304 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1304:	b510      	push	{r4, lr}
    1306:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1308:	4b0f      	ldr	r3, [pc, #60]	; (1348 <system_gclk_chan_disable+0x44>)
    130a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    130c:	4b0f      	ldr	r3, [pc, #60]	; (134c <system_gclk_chan_disable+0x48>)
    130e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1310:	4a0f      	ldr	r2, [pc, #60]	; (1350 <system_gclk_chan_disable+0x4c>)
    1312:	8853      	ldrh	r3, [r2, #2]
    1314:	051b      	lsls	r3, r3, #20
    1316:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1318:	8853      	ldrh	r3, [r2, #2]
    131a:	490e      	ldr	r1, [pc, #56]	; (1354 <system_gclk_chan_disable+0x50>)
    131c:	400b      	ands	r3, r1
    131e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1320:	8853      	ldrh	r3, [r2, #2]
    1322:	490d      	ldr	r1, [pc, #52]	; (1358 <system_gclk_chan_disable+0x54>)
    1324:	400b      	ands	r3, r1
    1326:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1328:	0011      	movs	r1, r2
    132a:	2280      	movs	r2, #128	; 0x80
    132c:	01d2      	lsls	r2, r2, #7
    132e:	884b      	ldrh	r3, [r1, #2]
    1330:	4213      	tst	r3, r2
    1332:	d1fc      	bne.n	132e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1334:	4906      	ldr	r1, [pc, #24]	; (1350 <system_gclk_chan_disable+0x4c>)
    1336:	884a      	ldrh	r2, [r1, #2]
    1338:	0203      	lsls	r3, r0, #8
    133a:	4806      	ldr	r0, [pc, #24]	; (1354 <system_gclk_chan_disable+0x50>)
    133c:	4002      	ands	r2, r0
    133e:	4313      	orrs	r3, r2
    1340:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1342:	4b06      	ldr	r3, [pc, #24]	; (135c <system_gclk_chan_disable+0x58>)
    1344:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1346:	bd10      	pop	{r4, pc}
    1348:	00000e4d 	.word	0x00000e4d
    134c:	40000c02 	.word	0x40000c02
    1350:	40000c00 	.word	0x40000c00
    1354:	fffff0ff 	.word	0xfffff0ff
    1358:	ffffbfff 	.word	0xffffbfff
    135c:	00000e8d 	.word	0x00000e8d

00001360 <system_gclk_chan_set_config>:
{
    1360:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1362:	780c      	ldrb	r4, [r1, #0]
    1364:	0224      	lsls	r4, r4, #8
    1366:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1368:	4b02      	ldr	r3, [pc, #8]	; (1374 <system_gclk_chan_set_config+0x14>)
    136a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    136c:	b2a4      	uxth	r4, r4
    136e:	4b02      	ldr	r3, [pc, #8]	; (1378 <system_gclk_chan_set_config+0x18>)
    1370:	805c      	strh	r4, [r3, #2]
}
    1372:	bd10      	pop	{r4, pc}
    1374:	00001305 	.word	0x00001305
    1378:	40000c00 	.word	0x40000c00

0000137c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    137c:	b510      	push	{r4, lr}
    137e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1380:	4b06      	ldr	r3, [pc, #24]	; (139c <system_gclk_chan_get_hz+0x20>)
    1382:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1384:	4b06      	ldr	r3, [pc, #24]	; (13a0 <system_gclk_chan_get_hz+0x24>)
    1386:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1388:	4b06      	ldr	r3, [pc, #24]	; (13a4 <system_gclk_chan_get_hz+0x28>)
    138a:	885c      	ldrh	r4, [r3, #2]
    138c:	0524      	lsls	r4, r4, #20
    138e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1390:	4b05      	ldr	r3, [pc, #20]	; (13a8 <system_gclk_chan_get_hz+0x2c>)
    1392:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1394:	0020      	movs	r0, r4
    1396:	4b05      	ldr	r3, [pc, #20]	; (13ac <system_gclk_chan_get_hz+0x30>)
    1398:	4798      	blx	r3
}
    139a:	bd10      	pop	{r4, pc}
    139c:	00000e4d 	.word	0x00000e4d
    13a0:	40000c02 	.word	0x40000c02
    13a4:	40000c00 	.word	0x40000c00
    13a8:	00000e8d 	.word	0x00000e8d
    13ac:	00001249 	.word	0x00001249

000013b0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    13b0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    13b2:	78d3      	ldrb	r3, [r2, #3]
    13b4:	2b00      	cmp	r3, #0
    13b6:	d135      	bne.n	1424 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    13b8:	7813      	ldrb	r3, [r2, #0]
    13ba:	2b80      	cmp	r3, #128	; 0x80
    13bc:	d029      	beq.n	1412 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    13be:	061b      	lsls	r3, r3, #24
    13c0:	2480      	movs	r4, #128	; 0x80
    13c2:	0264      	lsls	r4, r4, #9
    13c4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    13c6:	7854      	ldrb	r4, [r2, #1]
    13c8:	2502      	movs	r5, #2
    13ca:	43ac      	bics	r4, r5
    13cc:	d106      	bne.n	13dc <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    13ce:	7894      	ldrb	r4, [r2, #2]
    13d0:	2c00      	cmp	r4, #0
    13d2:	d120      	bne.n	1416 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    13d4:	2480      	movs	r4, #128	; 0x80
    13d6:	02a4      	lsls	r4, r4, #10
    13d8:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    13da:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    13dc:	7854      	ldrb	r4, [r2, #1]
    13de:	3c01      	subs	r4, #1
    13e0:	2c01      	cmp	r4, #1
    13e2:	d91c      	bls.n	141e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    13e4:	040d      	lsls	r5, r1, #16
    13e6:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    13e8:	24a0      	movs	r4, #160	; 0xa0
    13ea:	05e4      	lsls	r4, r4, #23
    13ec:	432c      	orrs	r4, r5
    13ee:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    13f0:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    13f2:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    13f4:	24d0      	movs	r4, #208	; 0xd0
    13f6:	0624      	lsls	r4, r4, #24
    13f8:	432c      	orrs	r4, r5
    13fa:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    13fc:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    13fe:	78d4      	ldrb	r4, [r2, #3]
    1400:	2c00      	cmp	r4, #0
    1402:	d122      	bne.n	144a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1404:	035b      	lsls	r3, r3, #13
    1406:	d51c      	bpl.n	1442 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1408:	7893      	ldrb	r3, [r2, #2]
    140a:	2b01      	cmp	r3, #1
    140c:	d01e      	beq.n	144c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    140e:	6141      	str	r1, [r0, #20]
    1410:	e017      	b.n	1442 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1412:	2300      	movs	r3, #0
    1414:	e7d7      	b.n	13c6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1416:	24c0      	movs	r4, #192	; 0xc0
    1418:	02e4      	lsls	r4, r4, #11
    141a:	4323      	orrs	r3, r4
    141c:	e7dd      	b.n	13da <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    141e:	4c0d      	ldr	r4, [pc, #52]	; (1454 <_system_pinmux_config+0xa4>)
    1420:	4023      	ands	r3, r4
    1422:	e7df      	b.n	13e4 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1424:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1426:	040c      	lsls	r4, r1, #16
    1428:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    142a:	23a0      	movs	r3, #160	; 0xa0
    142c:	05db      	lsls	r3, r3, #23
    142e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1430:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1432:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1434:	23d0      	movs	r3, #208	; 0xd0
    1436:	061b      	lsls	r3, r3, #24
    1438:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    143a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    143c:	78d3      	ldrb	r3, [r2, #3]
    143e:	2b00      	cmp	r3, #0
    1440:	d103      	bne.n	144a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1442:	7853      	ldrb	r3, [r2, #1]
    1444:	3b01      	subs	r3, #1
    1446:	2b01      	cmp	r3, #1
    1448:	d902      	bls.n	1450 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    144a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    144c:	6181      	str	r1, [r0, #24]
    144e:	e7f8      	b.n	1442 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1450:	6081      	str	r1, [r0, #8]
}
    1452:	e7fa      	b.n	144a <_system_pinmux_config+0x9a>
    1454:	fffbffff 	.word	0xfffbffff

00001458 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1458:	b510      	push	{r4, lr}
    145a:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    145c:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    145e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1460:	2900      	cmp	r1, #0
    1462:	d104      	bne.n	146e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1464:	0943      	lsrs	r3, r0, #5
    1466:	01db      	lsls	r3, r3, #7
    1468:	4905      	ldr	r1, [pc, #20]	; (1480 <system_pinmux_pin_set_config+0x28>)
    146a:	468c      	mov	ip, r1
    146c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    146e:	241f      	movs	r4, #31
    1470:	4020      	ands	r0, r4
    1472:	2101      	movs	r1, #1
    1474:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1476:	0018      	movs	r0, r3
    1478:	4b02      	ldr	r3, [pc, #8]	; (1484 <system_pinmux_pin_set_config+0x2c>)
    147a:	4798      	blx	r3
}
    147c:	bd10      	pop	{r4, pc}
    147e:	46c0      	nop			; (mov r8, r8)
    1480:	41004400 	.word	0x41004400
    1484:	000013b1 	.word	0x000013b1

00001488 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1488:	4770      	bx	lr
	...

0000148c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    148c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    148e:	4b05      	ldr	r3, [pc, #20]	; (14a4 <system_init+0x18>)
    1490:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1492:	4b05      	ldr	r3, [pc, #20]	; (14a8 <system_init+0x1c>)
    1494:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1496:	4b05      	ldr	r3, [pc, #20]	; (14ac <system_init+0x20>)
    1498:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    149a:	4b05      	ldr	r3, [pc, #20]	; (14b0 <system_init+0x24>)
    149c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    149e:	4b05      	ldr	r3, [pc, #20]	; (14b4 <system_init+0x28>)
    14a0:	4798      	blx	r3
}
    14a2:	bd10      	pop	{r4, pc}
    14a4:	00001091 	.word	0x00001091
    14a8:	00000ebd 	.word	0x00000ebd
    14ac:	00001489 	.word	0x00001489
    14b0:	00000399 	.word	0x00000399
    14b4:	00001489 	.word	0x00001489

000014b8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    14b8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    14ba:	4a06      	ldr	r2, [pc, #24]	; (14d4 <_sbrk+0x1c>)
    14bc:	6812      	ldr	r2, [r2, #0]
    14be:	2a00      	cmp	r2, #0
    14c0:	d004      	beq.n	14cc <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    14c2:	4a04      	ldr	r2, [pc, #16]	; (14d4 <_sbrk+0x1c>)
    14c4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    14c6:	18c3      	adds	r3, r0, r3
    14c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    14ca:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    14cc:	4902      	ldr	r1, [pc, #8]	; (14d8 <_sbrk+0x20>)
    14ce:	4a01      	ldr	r2, [pc, #4]	; (14d4 <_sbrk+0x1c>)
    14d0:	6011      	str	r1, [r2, #0]
    14d2:	e7f6      	b.n	14c2 <_sbrk+0xa>
    14d4:	200000d0 	.word	0x200000d0
    14d8:	20002140 	.word	0x20002140

000014dc <configure_i2c_master>:
#include "I2C.h"

void configure_i2c_master(void)
{
    14dc:	b510      	push	{r4, lr}
    14de:	b08e      	sub	sp, #56	; 0x38
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    14e0:	aa01      	add	r2, sp, #4
    14e2:	2364      	movs	r3, #100	; 0x64
    14e4:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    14e6:	4b1c      	ldr	r3, [pc, #112]	; (1558 <configure_i2c_master+0x7c>)
    14e8:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    14ea:	2300      	movs	r3, #0
    14ec:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    14ee:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    14f0:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    14f2:	2180      	movs	r1, #128	; 0x80
    14f4:	0389      	lsls	r1, r1, #14
    14f6:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    14f8:	2101      	movs	r1, #1
    14fa:	4249      	negs	r1, r1
    14fc:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    14fe:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    1500:	3125      	adds	r1, #37	; 0x25
    1502:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    1504:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    1506:	3108      	adds	r1, #8
    1508:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    150a:	3101      	adds	r1, #1
    150c:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    150e:	3101      	adds	r1, #1
    1510:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    1512:	33d7      	adds	r3, #215	; 0xd7
    1514:	8613      	strh	r3, [r2, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	
	i2c_master_get_config_defaults(&config_i2c_master);
	
	config_i2c_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    1516:	4b11      	ldr	r3, [pc, #68]	; (155c <configure_i2c_master+0x80>)
    1518:	61d3      	str	r3, [r2, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    151a:	4b11      	ldr	r3, [pc, #68]	; (1560 <configure_i2c_master+0x84>)
    151c:	6213      	str	r3, [r2, #32]
	
	i2c_master_init(&i2c_master_instance, EXT1_I2C_MODULE, &config_i2c_master);
    151e:	4c11      	ldr	r4, [pc, #68]	; (1564 <configure_i2c_master+0x88>)
    1520:	4911      	ldr	r1, [pc, #68]	; (1568 <configure_i2c_master+0x8c>)
    1522:	0020      	movs	r0, r4
    1524:	4b11      	ldr	r3, [pc, #68]	; (156c <configure_i2c_master+0x90>)
    1526:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1528:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    152a:	2107      	movs	r1, #7
    152c:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
    152e:	4219      	tst	r1, r3
    1530:	d1fc      	bne.n	152c <configure_i2c_master+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1532:	6813      	ldr	r3, [r2, #0]
    1534:	2102      	movs	r1, #2
    1536:	430b      	orrs	r3, r1
    1538:	6013      	str	r3, [r2, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    153a:	4b0a      	ldr	r3, [pc, #40]	; (1564 <configure_i2c_master+0x88>)
    153c:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
    153e:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    1540:	2010      	movs	r0, #16
    1542:	8b51      	ldrh	r1, [r2, #26]
    1544:	4201      	tst	r1, r0
    1546:	d104      	bne.n	1552 <configure_i2c_master+0x76>
		timeout_counter++;
    1548:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    154a:	42a3      	cmp	r3, r4
    154c:	d3f9      	bcc.n	1542 <configure_i2c_master+0x66>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    154e:	2310      	movs	r3, #16
    1550:	8353      	strh	r3, [r2, #26]
	i2c_master_enable(&i2c_master_instance);
	
}
    1552:	b00e      	add	sp, #56	; 0x38
    1554:	bd10      	pop	{r4, pc}
    1556:	46c0      	nop			; (mov r8, r8)
    1558:	00000d48 	.word	0x00000d48
    155c:	00100002 	.word	0x00100002
    1560:	00110002 	.word	0x00110002
    1564:	20000120 	.word	0x20000120
    1568:	42000c00 	.word	0x42000c00
    156c:	0000049d 	.word	0x0000049d

00001570 <configure_i2c_slave>:

void configure_i2c_slave(void)
{
    1570:	b510      	push	{r4, lr}
    1572:	b08a      	sub	sp, #40	; 0x28
	config->enable_scl_low_timeout = false;
    1574:	2200      	movs	r2, #0
    1576:	466b      	mov	r3, sp
    1578:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    157a:	2380      	movs	r3, #128	; 0x80
    157c:	039b      	lsls	r3, r3, #14
    157e:	9301      	str	r3, [sp, #4]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    1580:	2300      	movs	r3, #0
    1582:	4669      	mov	r1, sp
    1584:	814a      	strh	r2, [r1, #10]
	config->address_mask = 0;
    1586:	81ca      	strh	r2, [r1, #14]
	config->ten_bit_address = false;
    1588:	740b      	strb	r3, [r1, #16]
	config->enable_general_call_address = false;
    158a:	744b      	strb	r3, [r1, #17]
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    158c:	9205      	str	r2, [sp, #20]
	config->generator_source = GCLK_GENERATOR_0;
    158e:	760b      	strb	r3, [r1, #24]
	config->run_in_standby = false;
    1590:	764b      	strb	r3, [r1, #25]
	config->scl_low_timeout  = false;
    1592:	2224      	movs	r2, #36	; 0x24
    1594:	548b      	strb	r3, [r1, r2]
	config->scl_stretch_only_after_ack_bit = false;
    1596:	3201      	adds	r2, #1
    1598:	548b      	strb	r3, [r1, r2]
	config->slave_scl_low_extend_timeout   = false;
    159a:	3201      	adds	r2, #1
    159c:	548b      	strb	r3, [r1, r2]
	struct i2c_slave_config config_i2c_slave;
	
	i2c_slave_get_config_defaults(&config_i2c_slave);
	
	config_i2c_slave.address = SLAVE_1_ADDRESS;
    159e:	2301      	movs	r3, #1
    15a0:	466a      	mov	r2, sp
    15a2:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    15a4:	4b0b      	ldr	r3, [pc, #44]	; (15d4 <configure_i2c_slave+0x64>)
    15a6:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    15a8:	4b0b      	ldr	r3, [pc, #44]	; (15d8 <configure_i2c_slave+0x68>)
    15aa:	9308      	str	r3, [sp, #32]
	
	config_i2c_slave.buffer_timeout = 1000;
    15ac:	23fa      	movs	r3, #250	; 0xfa
    15ae:	009b      	lsls	r3, r3, #2
    15b0:	810b      	strh	r3, [r1, #8]
	
	i2c_slave_init(&i2c_slave_instance, EXT1_I2C_MODULE, &config_i2c_slave);
    15b2:	4c0a      	ldr	r4, [pc, #40]	; (15dc <configure_i2c_slave+0x6c>)
    15b4:	490a      	ldr	r1, [pc, #40]	; (15e0 <configure_i2c_slave+0x70>)
    15b6:	0020      	movs	r0, r4
    15b8:	4b0a      	ldr	r3, [pc, #40]	; (15e4 <configure_i2c_slave+0x74>)
    15ba:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    15bc:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    15be:	2103      	movs	r1, #3
    15c0:	69d3      	ldr	r3, [r2, #28]
	while (i2c_slave_is_syncing(module)) {
    15c2:	4219      	tst	r1, r3
    15c4:	d1fc      	bne.n	15c0 <configure_i2c_slave+0x50>
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    15c6:	6813      	ldr	r3, [r2, #0]
    15c8:	2102      	movs	r1, #2
    15ca:	430b      	orrs	r3, r1
    15cc:	6013      	str	r3, [r2, #0]
	i2c_slave_enable(&i2c_slave_instance);
}
    15ce:	b00a      	add	sp, #40	; 0x28
    15d0:	bd10      	pop	{r4, pc}
    15d2:	46c0      	nop			; (mov r8, r8)
    15d4:	00100002 	.word	0x00100002
    15d8:	00110002 	.word	0x00110002
    15dc:	20000130 	.word	0x20000130
    15e0:	42000c00 	.word	0x42000c00
    15e4:	0000092d 	.word	0x0000092d

000015e8 <irq_handler>:
  __ASM volatile ("dsb 0xF":::"memory");
    15e8:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    15ec:	4a03      	ldr	r2, [pc, #12]	; (15fc <irq_handler+0x14>)
    15ee:	4b04      	ldr	r3, [pc, #16]	; (1600 <irq_handler+0x18>)
    15f0:	60da      	str	r2, [r3, #12]
    15f2:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    15f6:	46c0      	nop			; (mov r8, r8)
    15f8:	e7fd      	b.n	15f6 <irq_handler+0xe>
    15fa:	46c0      	nop			; (mov r8, r8)
    15fc:	05fa0004 	.word	0x05fa0004
    1600:	e000ed00 	.word	0xe000ed00

00001604 <init_irq_interrupt>:
	
	system_reset();
}

void init_irq_interrupt(void)
{
    1604:	b510      	push	{r4, lr}
    1606:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    1608:	ac01      	add	r4, sp, #4
    160a:	0020      	movs	r0, r4
    160c:	4b0c      	ldr	r3, [pc, #48]	; (1640 <init_irq_interrupt+0x3c>)
    160e:	4798      	blx	r3
	config_extint_chan.gpio_pin = IRQ_PIN;									//numero de broche associ  l'interruption
    1610:	2307      	movs	r3, #7
    1612:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = MUX_PA07A_EIC_EXTINT7;				//configuration de la broche en canal d'entre
    1614:	2300      	movs	r3, #0
    1616:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_DOWN;					//rsistance de tirage
    1618:	3302      	adds	r3, #2
    161a:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;			//citre de dtction de l'interruption
    161c:	3b01      	subs	r3, #1
    161e:	72e3      	strb	r3, [r4, #11]
	config_extint_chan.filter_input_signal = true;
    1620:	72a3      	strb	r3, [r4, #10]
	extint_chan_set_config(CANAL, &config_extint_chan);							//configuration du canal d'entre grce  la structure
    1622:	0021      	movs	r1, r4
    1624:	2007      	movs	r0, #7
    1626:	4b07      	ldr	r3, [pc, #28]	; (1644 <init_irq_interrupt+0x40>)
    1628:	4798      	blx	r3
	extint_register_callback(irq_handler,CANAL, EXTINT_CALLBACK_TYPE_DETECT);	//permet de dfinir la fonction callback appele  chaque interruption
    162a:	2200      	movs	r2, #0
    162c:	2107      	movs	r1, #7
    162e:	4806      	ldr	r0, [pc, #24]	; (1648 <init_irq_interrupt+0x44>)
    1630:	4b06      	ldr	r3, [pc, #24]	; (164c <init_irq_interrupt+0x48>)
    1632:	4798      	blx	r3
	extint_chan_enable_callback(CANAL, EXTINT_CALLBACK_TYPE_DETECT);			//activer la dtction d'interruptions
    1634:	2100      	movs	r1, #0
    1636:	2007      	movs	r0, #7
    1638:	4b05      	ldr	r3, [pc, #20]	; (1650 <init_irq_interrupt+0x4c>)
    163a:	4798      	blx	r3
	//EXTINT_CALLBACK_TYPE_DETECT -> structure qui permet de configurer la condition d'interruption
}
    163c:	b004      	add	sp, #16
    163e:	bd10      	pop	{r4, pc}
    1640:	00000405 	.word	0x00000405
    1644:	00000419 	.word	0x00000419
    1648:	000015e9 	.word	0x000015e9
    164c:	000002e1 	.word	0x000002e1
    1650:	0000030d 	.word	0x0000030d

00001654 <init_irq_pin>:

void init_irq_pin(void)
{
    1654:	b500      	push	{lr}
    1656:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1658:	a901      	add	r1, sp, #4
    165a:	2301      	movs	r3, #1
    165c:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    165e:	2200      	movs	r2, #0
    1660:	708a      	strb	r2, [r1, #2]
	struct port_config config_port;
	port_get_config_defaults(&config_port);
	config_port.direction = PORT_PIN_DIR_OUTPUT;
    1662:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(ITR_PIN_MASTER, &config_port);
    1664:	2007      	movs	r0, #7
    1666:	4b03      	ldr	r3, [pc, #12]	; (1674 <init_irq_pin+0x20>)
    1668:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    166a:	2280      	movs	r2, #128	; 0x80
    166c:	4b02      	ldr	r3, [pc, #8]	; (1678 <init_irq_pin+0x24>)
    166e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
}
    1670:	b003      	add	sp, #12
    1672:	bd00      	pop	{pc}
    1674:	00000ef5 	.word	0x00000ef5
    1678:	41004400 	.word	0x41004400

0000167c <send_interrupt>:

 void send_interrupt(void)
{
    167c:	b570      	push	{r4, r5, r6, lr}
		port_base->OUTSET.reg = pin_mask;
    167e:	4c04      	ldr	r4, [pc, #16]	; (1690 <send_interrupt+0x14>)
    1680:	2580      	movs	r5, #128	; 0x80
    1682:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(ITR_PIN_MASTER, true);
	delay_us(50);
    1684:	2032      	movs	r0, #50	; 0x32
    1686:	4b03      	ldr	r3, [pc, #12]	; (1694 <send_interrupt+0x18>)
    1688:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    168a:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
    168c:	bd70      	pop	{r4, r5, r6, pc}
    168e:	46c0      	nop			; (mov r8, r8)
    1690:	41004400 	.word	0x41004400
    1694:	00000df5 	.word	0x00000df5

00001698 <config_led>:
#include "LED.h"

void config_led(void)
{
    1698:	b500      	push	{lr}
    169a:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    169c:	a901      	add	r1, sp, #4
    169e:	2301      	movs	r3, #1
    16a0:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    16a2:	2200      	movs	r2, #0
    16a4:	708a      	strb	r2, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    16a6:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    16a8:	2013      	movs	r0, #19
    16aa:	4b04      	ldr	r3, [pc, #16]	; (16bc <config_led+0x24>)
    16ac:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    16ae:	2280      	movs	r2, #128	; 0x80
    16b0:	0312      	lsls	r2, r2, #12
    16b2:	4b03      	ldr	r3, [pc, #12]	; (16c0 <config_led+0x28>)
    16b4:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
}
    16b6:	b003      	add	sp, #12
    16b8:	bd00      	pop	{pc}
    16ba:	46c0      	nop			; (mov r8, r8)
    16bc:	00000ef5 	.word	0x00000ef5
    16c0:	41004400 	.word	0x41004400

000016c4 <main>:


	

int main (void)
{
    16c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    16c6:	46de      	mov	lr, fp
    16c8:	4657      	mov	r7, sl
    16ca:	464e      	mov	r6, r9
    16cc:	4645      	mov	r5, r8
    16ce:	b5e0      	push	{r5, r6, r7, lr}
    16d0:	b085      	sub	sp, #20
	system_init();
    16d2:	4b34      	ldr	r3, [pc, #208]	; (17a4 <main+0xe0>)
    16d4:	4798      	blx	r3
	delay_init();
    16d6:	4b34      	ldr	r3, [pc, #208]	; (17a8 <main+0xe4>)
    16d8:	4798      	blx	r3
	config_led();
    16da:	4b34      	ldr	r3, [pc, #208]	; (17ac <main+0xe8>)
    16dc:	4798      	blx	r3
	
	uint8_t echelon[10] = {0, 2, 0, 2, 0, 2, 0, 2, 0, 2};
    16de:	aa01      	add	r2, sp, #4
    16e0:	4b33      	ldr	r3, [pc, #204]	; (17b0 <main+0xec>)
    16e2:	cb03      	ldmia	r3!, {r0, r1}
    16e4:	c203      	stmia	r2!, {r0, r1}
    16e6:	881b      	ldrh	r3, [r3, #0]
    16e8:	8013      	strh	r3, [r2, #0]
		
	uint8_t run = 1;
	uint8_t i_am_master = 0;
	srand(2);
    16ea:	2002      	movs	r0, #2
    16ec:	4b31      	ldr	r3, [pc, #196]	; (17b4 <main+0xf0>)
    16ee:	4798      	blx	r3
	delay_ms(rand() % 3000 + 1000);
    16f0:	4b31      	ldr	r3, [pc, #196]	; (17b8 <main+0xf4>)
    16f2:	4798      	blx	r3
    16f4:	4931      	ldr	r1, [pc, #196]	; (17bc <main+0xf8>)
    16f6:	4b32      	ldr	r3, [pc, #200]	; (17c0 <main+0xfc>)
    16f8:	4798      	blx	r3
    16fa:	4b32      	ldr	r3, [pc, #200]	; (17c4 <main+0x100>)
    16fc:	4299      	cmp	r1, r3
    16fe:	d01f      	beq.n	1740 <main+0x7c>
    1700:	4b2d      	ldr	r3, [pc, #180]	; (17b8 <main+0xf4>)
    1702:	4798      	blx	r3
    1704:	492d      	ldr	r1, [pc, #180]	; (17bc <main+0xf8>)
    1706:	4b2e      	ldr	r3, [pc, #184]	; (17c0 <main+0xfc>)
    1708:	4798      	blx	r3
    170a:	23fa      	movs	r3, #250	; 0xfa
    170c:	009b      	lsls	r3, r3, #2
    170e:	18c8      	adds	r0, r1, r3
    1710:	4b2d      	ldr	r3, [pc, #180]	; (17c8 <main+0x104>)
    1712:	4798      	blx	r3
	i_am_master = master_election();
    1714:	4b2d      	ldr	r3, [pc, #180]	; (17cc <main+0x108>)
    1716:	4798      	blx	r3
			read_slave(I_AM_MASTER);
			
			while (indice < 10)
			{
				
				delay_ms(500);
    1718:	4b2b      	ldr	r3, [pc, #172]	; (17c8 <main+0x104>)
    171a:	469b      	mov	fp, r3
				read_slave(INFO_MSG);
    171c:	4b2c      	ldr	r3, [pc, #176]	; (17d0 <main+0x10c>)
    171e:	4698      	mov	r8, r3
		while(i_am_master)
    1720:	2800      	cmp	r0, #0
    1722:	d01a      	beq.n	175a <main+0x96>
			send_master(I_AM_MASTER, MY_ADDRESS);
    1724:	4f2b      	ldr	r7, [pc, #172]	; (17d4 <main+0x110>)
				send_master(INFO_MSG, echelon[indice]);
    1726:	ae01      	add	r6, sp, #4
    1728:	003d      	movs	r5, r7
			send_master(I_AM_MASTER, MY_ADDRESS);
    172a:	2100      	movs	r1, #0
    172c:	20a0      	movs	r0, #160	; 0xa0
    172e:	47b8      	blx	r7
    1730:	2400      	movs	r4, #0
				send_master(INFO_MSG, echelon[indice]);
    1732:	5da1      	ldrb	r1, [r4, r6]
    1734:	20a4      	movs	r0, #164	; 0xa4
    1736:	47a8      	blx	r5
    1738:	3401      	adds	r4, #1
			while (indice < 10)
    173a:	2c0a      	cmp	r4, #10
    173c:	d1f9      	bne.n	1732 <main+0x6e>
    173e:	e7f4      	b.n	172a <main+0x66>
	delay_ms(rand() % 3000 + 1000);
    1740:	2001      	movs	r0, #1
    1742:	4b25      	ldr	r3, [pc, #148]	; (17d8 <main+0x114>)
    1744:	4798      	blx	r3
    1746:	e7e5      	b.n	1714 <main+0x50>
					indice++;
					//indice = indice % 2;
				}
				else
				{
					delay_ms(5000);
    1748:	4824      	ldr	r0, [pc, #144]	; (17dc <main+0x118>)
    174a:	4b1f      	ldr	r3, [pc, #124]	; (17c8 <main+0x104>)
    174c:	4798      	blx	r3
					send_interrupt();
    174e:	4b24      	ldr	r3, [pc, #144]	; (17e0 <main+0x11c>)
    1750:	4798      	blx	r3
					i_am_master = master_election();
    1752:	4b1e      	ldr	r3, [pc, #120]	; (17cc <main+0x108>)
    1754:	4798      	blx	r3
		while(!i_am_master)
    1756:	2800      	cmp	r0, #0
    1758:	d1e2      	bne.n	1720 <main+0x5c>
			read_slave(I_AM_MASTER);
    175a:	20a0      	movs	r0, #160	; 0xa0
    175c:	4b1c      	ldr	r3, [pc, #112]	; (17d0 <main+0x10c>)
    175e:	4798      	blx	r3
    1760:	466b      	mov	r3, sp
    1762:	1d5c      	adds	r4, r3, #5
    1764:	230f      	movs	r3, #15
    1766:	446b      	add	r3, sp
    1768:	469a      	mov	sl, r3
				if (read_buffer_slave[DATA] == echelon[indice + 1])//echelon[indice + 1])
    176a:	4b1e      	ldr	r3, [pc, #120]	; (17e4 <main+0x120>)
    176c:	4699      	mov	r9, r3
				delay_ms(500);
    176e:	20fa      	movs	r0, #250	; 0xfa
    1770:	0040      	lsls	r0, r0, #1
    1772:	47d8      	blx	fp
				read_slave(INFO_MSG);
    1774:	20a4      	movs	r0, #164	; 0xa4
    1776:	47c0      	blx	r8
				if (read_buffer_slave[DATA] == echelon[indice + 1])//echelon[indice + 1])
    1778:	464b      	mov	r3, r9
    177a:	785a      	ldrb	r2, [r3, #1]
    177c:	7823      	ldrb	r3, [r4, #0]
    177e:	429a      	cmp	r2, r3
    1780:	d1e2      	bne.n	1748 <main+0x84>
		port_base->OUTCLR.reg = pin_mask;
    1782:	4f19      	ldr	r7, [pc, #100]	; (17e8 <main+0x124>)
    1784:	2680      	movs	r6, #128	; 0x80
    1786:	0336      	lsls	r6, r6, #12
    1788:	617e      	str	r6, [r7, #20]
					delay_ms(300);
    178a:	2096      	movs	r0, #150	; 0x96
    178c:	0040      	lsls	r0, r0, #1
    178e:	4d0e      	ldr	r5, [pc, #56]	; (17c8 <main+0x104>)
    1790:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    1792:	61be      	str	r6, [r7, #24]
					delay_ms(300);
    1794:	2096      	movs	r0, #150	; 0x96
    1796:	0040      	lsls	r0, r0, #1
    1798:	47a8      	blx	r5
    179a:	3401      	adds	r4, #1
			while (indice < 10)
    179c:	45a2      	cmp	sl, r4
    179e:	d1e6      	bne.n	176e <main+0xaa>
    17a0:	e7db      	b.n	175a <main+0x96>
    17a2:	46c0      	nop			; (mov r8, r8)
    17a4:	0000148d 	.word	0x0000148d
    17a8:	00000db5 	.word	0x00000db5
    17ac:	00001699 	.word	0x00001699
    17b0:	00003668 	.word	0x00003668
    17b4:	0000343d 	.word	0x0000343d
    17b8:	00003499 	.word	0x00003499
    17bc:	00000bb8 	.word	0x00000bb8
    17c0:	00001acd 	.word	0x00001acd
    17c4:	fffffc18 	.word	0xfffffc18
    17c8:	00000e21 	.word	0x00000e21
    17cc:	00000209 	.word	0x00000209
    17d0:	000002a9 	.word	0x000002a9
    17d4:	00000279 	.word	0x00000279
    17d8:	00000df5 	.word	0x00000df5
    17dc:	00001388 	.word	0x00001388
    17e0:	0000167d 	.word	0x0000167d
    17e4:	20000020 	.word	0x20000020
    17e8:	41004400 	.word	0x41004400

000017ec <__udivsi3>:
    17ec:	2200      	movs	r2, #0
    17ee:	0843      	lsrs	r3, r0, #1
    17f0:	428b      	cmp	r3, r1
    17f2:	d374      	bcc.n	18de <__udivsi3+0xf2>
    17f4:	0903      	lsrs	r3, r0, #4
    17f6:	428b      	cmp	r3, r1
    17f8:	d35f      	bcc.n	18ba <__udivsi3+0xce>
    17fa:	0a03      	lsrs	r3, r0, #8
    17fc:	428b      	cmp	r3, r1
    17fe:	d344      	bcc.n	188a <__udivsi3+0x9e>
    1800:	0b03      	lsrs	r3, r0, #12
    1802:	428b      	cmp	r3, r1
    1804:	d328      	bcc.n	1858 <__udivsi3+0x6c>
    1806:	0c03      	lsrs	r3, r0, #16
    1808:	428b      	cmp	r3, r1
    180a:	d30d      	bcc.n	1828 <__udivsi3+0x3c>
    180c:	22ff      	movs	r2, #255	; 0xff
    180e:	0209      	lsls	r1, r1, #8
    1810:	ba12      	rev	r2, r2
    1812:	0c03      	lsrs	r3, r0, #16
    1814:	428b      	cmp	r3, r1
    1816:	d302      	bcc.n	181e <__udivsi3+0x32>
    1818:	1212      	asrs	r2, r2, #8
    181a:	0209      	lsls	r1, r1, #8
    181c:	d065      	beq.n	18ea <__udivsi3+0xfe>
    181e:	0b03      	lsrs	r3, r0, #12
    1820:	428b      	cmp	r3, r1
    1822:	d319      	bcc.n	1858 <__udivsi3+0x6c>
    1824:	e000      	b.n	1828 <__udivsi3+0x3c>
    1826:	0a09      	lsrs	r1, r1, #8
    1828:	0bc3      	lsrs	r3, r0, #15
    182a:	428b      	cmp	r3, r1
    182c:	d301      	bcc.n	1832 <__udivsi3+0x46>
    182e:	03cb      	lsls	r3, r1, #15
    1830:	1ac0      	subs	r0, r0, r3
    1832:	4152      	adcs	r2, r2
    1834:	0b83      	lsrs	r3, r0, #14
    1836:	428b      	cmp	r3, r1
    1838:	d301      	bcc.n	183e <__udivsi3+0x52>
    183a:	038b      	lsls	r3, r1, #14
    183c:	1ac0      	subs	r0, r0, r3
    183e:	4152      	adcs	r2, r2
    1840:	0b43      	lsrs	r3, r0, #13
    1842:	428b      	cmp	r3, r1
    1844:	d301      	bcc.n	184a <__udivsi3+0x5e>
    1846:	034b      	lsls	r3, r1, #13
    1848:	1ac0      	subs	r0, r0, r3
    184a:	4152      	adcs	r2, r2
    184c:	0b03      	lsrs	r3, r0, #12
    184e:	428b      	cmp	r3, r1
    1850:	d301      	bcc.n	1856 <__udivsi3+0x6a>
    1852:	030b      	lsls	r3, r1, #12
    1854:	1ac0      	subs	r0, r0, r3
    1856:	4152      	adcs	r2, r2
    1858:	0ac3      	lsrs	r3, r0, #11
    185a:	428b      	cmp	r3, r1
    185c:	d301      	bcc.n	1862 <__udivsi3+0x76>
    185e:	02cb      	lsls	r3, r1, #11
    1860:	1ac0      	subs	r0, r0, r3
    1862:	4152      	adcs	r2, r2
    1864:	0a83      	lsrs	r3, r0, #10
    1866:	428b      	cmp	r3, r1
    1868:	d301      	bcc.n	186e <__udivsi3+0x82>
    186a:	028b      	lsls	r3, r1, #10
    186c:	1ac0      	subs	r0, r0, r3
    186e:	4152      	adcs	r2, r2
    1870:	0a43      	lsrs	r3, r0, #9
    1872:	428b      	cmp	r3, r1
    1874:	d301      	bcc.n	187a <__udivsi3+0x8e>
    1876:	024b      	lsls	r3, r1, #9
    1878:	1ac0      	subs	r0, r0, r3
    187a:	4152      	adcs	r2, r2
    187c:	0a03      	lsrs	r3, r0, #8
    187e:	428b      	cmp	r3, r1
    1880:	d301      	bcc.n	1886 <__udivsi3+0x9a>
    1882:	020b      	lsls	r3, r1, #8
    1884:	1ac0      	subs	r0, r0, r3
    1886:	4152      	adcs	r2, r2
    1888:	d2cd      	bcs.n	1826 <__udivsi3+0x3a>
    188a:	09c3      	lsrs	r3, r0, #7
    188c:	428b      	cmp	r3, r1
    188e:	d301      	bcc.n	1894 <__udivsi3+0xa8>
    1890:	01cb      	lsls	r3, r1, #7
    1892:	1ac0      	subs	r0, r0, r3
    1894:	4152      	adcs	r2, r2
    1896:	0983      	lsrs	r3, r0, #6
    1898:	428b      	cmp	r3, r1
    189a:	d301      	bcc.n	18a0 <__udivsi3+0xb4>
    189c:	018b      	lsls	r3, r1, #6
    189e:	1ac0      	subs	r0, r0, r3
    18a0:	4152      	adcs	r2, r2
    18a2:	0943      	lsrs	r3, r0, #5
    18a4:	428b      	cmp	r3, r1
    18a6:	d301      	bcc.n	18ac <__udivsi3+0xc0>
    18a8:	014b      	lsls	r3, r1, #5
    18aa:	1ac0      	subs	r0, r0, r3
    18ac:	4152      	adcs	r2, r2
    18ae:	0903      	lsrs	r3, r0, #4
    18b0:	428b      	cmp	r3, r1
    18b2:	d301      	bcc.n	18b8 <__udivsi3+0xcc>
    18b4:	010b      	lsls	r3, r1, #4
    18b6:	1ac0      	subs	r0, r0, r3
    18b8:	4152      	adcs	r2, r2
    18ba:	08c3      	lsrs	r3, r0, #3
    18bc:	428b      	cmp	r3, r1
    18be:	d301      	bcc.n	18c4 <__udivsi3+0xd8>
    18c0:	00cb      	lsls	r3, r1, #3
    18c2:	1ac0      	subs	r0, r0, r3
    18c4:	4152      	adcs	r2, r2
    18c6:	0883      	lsrs	r3, r0, #2
    18c8:	428b      	cmp	r3, r1
    18ca:	d301      	bcc.n	18d0 <__udivsi3+0xe4>
    18cc:	008b      	lsls	r3, r1, #2
    18ce:	1ac0      	subs	r0, r0, r3
    18d0:	4152      	adcs	r2, r2
    18d2:	0843      	lsrs	r3, r0, #1
    18d4:	428b      	cmp	r3, r1
    18d6:	d301      	bcc.n	18dc <__udivsi3+0xf0>
    18d8:	004b      	lsls	r3, r1, #1
    18da:	1ac0      	subs	r0, r0, r3
    18dc:	4152      	adcs	r2, r2
    18de:	1a41      	subs	r1, r0, r1
    18e0:	d200      	bcs.n	18e4 <__udivsi3+0xf8>
    18e2:	4601      	mov	r1, r0
    18e4:	4152      	adcs	r2, r2
    18e6:	4610      	mov	r0, r2
    18e8:	4770      	bx	lr
    18ea:	e7ff      	b.n	18ec <__udivsi3+0x100>
    18ec:	b501      	push	{r0, lr}
    18ee:	2000      	movs	r0, #0
    18f0:	f000 f8f0 	bl	1ad4 <__aeabi_idiv0>
    18f4:	bd02      	pop	{r1, pc}
    18f6:	46c0      	nop			; (mov r8, r8)

000018f8 <__aeabi_uidivmod>:
    18f8:	2900      	cmp	r1, #0
    18fa:	d0f7      	beq.n	18ec <__udivsi3+0x100>
    18fc:	e776      	b.n	17ec <__udivsi3>
    18fe:	4770      	bx	lr

00001900 <__divsi3>:
    1900:	4603      	mov	r3, r0
    1902:	430b      	orrs	r3, r1
    1904:	d47f      	bmi.n	1a06 <__divsi3+0x106>
    1906:	2200      	movs	r2, #0
    1908:	0843      	lsrs	r3, r0, #1
    190a:	428b      	cmp	r3, r1
    190c:	d374      	bcc.n	19f8 <__divsi3+0xf8>
    190e:	0903      	lsrs	r3, r0, #4
    1910:	428b      	cmp	r3, r1
    1912:	d35f      	bcc.n	19d4 <__divsi3+0xd4>
    1914:	0a03      	lsrs	r3, r0, #8
    1916:	428b      	cmp	r3, r1
    1918:	d344      	bcc.n	19a4 <__divsi3+0xa4>
    191a:	0b03      	lsrs	r3, r0, #12
    191c:	428b      	cmp	r3, r1
    191e:	d328      	bcc.n	1972 <__divsi3+0x72>
    1920:	0c03      	lsrs	r3, r0, #16
    1922:	428b      	cmp	r3, r1
    1924:	d30d      	bcc.n	1942 <__divsi3+0x42>
    1926:	22ff      	movs	r2, #255	; 0xff
    1928:	0209      	lsls	r1, r1, #8
    192a:	ba12      	rev	r2, r2
    192c:	0c03      	lsrs	r3, r0, #16
    192e:	428b      	cmp	r3, r1
    1930:	d302      	bcc.n	1938 <__divsi3+0x38>
    1932:	1212      	asrs	r2, r2, #8
    1934:	0209      	lsls	r1, r1, #8
    1936:	d065      	beq.n	1a04 <__divsi3+0x104>
    1938:	0b03      	lsrs	r3, r0, #12
    193a:	428b      	cmp	r3, r1
    193c:	d319      	bcc.n	1972 <__divsi3+0x72>
    193e:	e000      	b.n	1942 <__divsi3+0x42>
    1940:	0a09      	lsrs	r1, r1, #8
    1942:	0bc3      	lsrs	r3, r0, #15
    1944:	428b      	cmp	r3, r1
    1946:	d301      	bcc.n	194c <__divsi3+0x4c>
    1948:	03cb      	lsls	r3, r1, #15
    194a:	1ac0      	subs	r0, r0, r3
    194c:	4152      	adcs	r2, r2
    194e:	0b83      	lsrs	r3, r0, #14
    1950:	428b      	cmp	r3, r1
    1952:	d301      	bcc.n	1958 <__divsi3+0x58>
    1954:	038b      	lsls	r3, r1, #14
    1956:	1ac0      	subs	r0, r0, r3
    1958:	4152      	adcs	r2, r2
    195a:	0b43      	lsrs	r3, r0, #13
    195c:	428b      	cmp	r3, r1
    195e:	d301      	bcc.n	1964 <__divsi3+0x64>
    1960:	034b      	lsls	r3, r1, #13
    1962:	1ac0      	subs	r0, r0, r3
    1964:	4152      	adcs	r2, r2
    1966:	0b03      	lsrs	r3, r0, #12
    1968:	428b      	cmp	r3, r1
    196a:	d301      	bcc.n	1970 <__divsi3+0x70>
    196c:	030b      	lsls	r3, r1, #12
    196e:	1ac0      	subs	r0, r0, r3
    1970:	4152      	adcs	r2, r2
    1972:	0ac3      	lsrs	r3, r0, #11
    1974:	428b      	cmp	r3, r1
    1976:	d301      	bcc.n	197c <__divsi3+0x7c>
    1978:	02cb      	lsls	r3, r1, #11
    197a:	1ac0      	subs	r0, r0, r3
    197c:	4152      	adcs	r2, r2
    197e:	0a83      	lsrs	r3, r0, #10
    1980:	428b      	cmp	r3, r1
    1982:	d301      	bcc.n	1988 <__divsi3+0x88>
    1984:	028b      	lsls	r3, r1, #10
    1986:	1ac0      	subs	r0, r0, r3
    1988:	4152      	adcs	r2, r2
    198a:	0a43      	lsrs	r3, r0, #9
    198c:	428b      	cmp	r3, r1
    198e:	d301      	bcc.n	1994 <__divsi3+0x94>
    1990:	024b      	lsls	r3, r1, #9
    1992:	1ac0      	subs	r0, r0, r3
    1994:	4152      	adcs	r2, r2
    1996:	0a03      	lsrs	r3, r0, #8
    1998:	428b      	cmp	r3, r1
    199a:	d301      	bcc.n	19a0 <__divsi3+0xa0>
    199c:	020b      	lsls	r3, r1, #8
    199e:	1ac0      	subs	r0, r0, r3
    19a0:	4152      	adcs	r2, r2
    19a2:	d2cd      	bcs.n	1940 <__divsi3+0x40>
    19a4:	09c3      	lsrs	r3, r0, #7
    19a6:	428b      	cmp	r3, r1
    19a8:	d301      	bcc.n	19ae <__divsi3+0xae>
    19aa:	01cb      	lsls	r3, r1, #7
    19ac:	1ac0      	subs	r0, r0, r3
    19ae:	4152      	adcs	r2, r2
    19b0:	0983      	lsrs	r3, r0, #6
    19b2:	428b      	cmp	r3, r1
    19b4:	d301      	bcc.n	19ba <__divsi3+0xba>
    19b6:	018b      	lsls	r3, r1, #6
    19b8:	1ac0      	subs	r0, r0, r3
    19ba:	4152      	adcs	r2, r2
    19bc:	0943      	lsrs	r3, r0, #5
    19be:	428b      	cmp	r3, r1
    19c0:	d301      	bcc.n	19c6 <__divsi3+0xc6>
    19c2:	014b      	lsls	r3, r1, #5
    19c4:	1ac0      	subs	r0, r0, r3
    19c6:	4152      	adcs	r2, r2
    19c8:	0903      	lsrs	r3, r0, #4
    19ca:	428b      	cmp	r3, r1
    19cc:	d301      	bcc.n	19d2 <__divsi3+0xd2>
    19ce:	010b      	lsls	r3, r1, #4
    19d0:	1ac0      	subs	r0, r0, r3
    19d2:	4152      	adcs	r2, r2
    19d4:	08c3      	lsrs	r3, r0, #3
    19d6:	428b      	cmp	r3, r1
    19d8:	d301      	bcc.n	19de <__divsi3+0xde>
    19da:	00cb      	lsls	r3, r1, #3
    19dc:	1ac0      	subs	r0, r0, r3
    19de:	4152      	adcs	r2, r2
    19e0:	0883      	lsrs	r3, r0, #2
    19e2:	428b      	cmp	r3, r1
    19e4:	d301      	bcc.n	19ea <__divsi3+0xea>
    19e6:	008b      	lsls	r3, r1, #2
    19e8:	1ac0      	subs	r0, r0, r3
    19ea:	4152      	adcs	r2, r2
    19ec:	0843      	lsrs	r3, r0, #1
    19ee:	428b      	cmp	r3, r1
    19f0:	d301      	bcc.n	19f6 <__divsi3+0xf6>
    19f2:	004b      	lsls	r3, r1, #1
    19f4:	1ac0      	subs	r0, r0, r3
    19f6:	4152      	adcs	r2, r2
    19f8:	1a41      	subs	r1, r0, r1
    19fa:	d200      	bcs.n	19fe <__divsi3+0xfe>
    19fc:	4601      	mov	r1, r0
    19fe:	4152      	adcs	r2, r2
    1a00:	4610      	mov	r0, r2
    1a02:	4770      	bx	lr
    1a04:	e05d      	b.n	1ac2 <__divsi3+0x1c2>
    1a06:	0fca      	lsrs	r2, r1, #31
    1a08:	d000      	beq.n	1a0c <__divsi3+0x10c>
    1a0a:	4249      	negs	r1, r1
    1a0c:	1003      	asrs	r3, r0, #32
    1a0e:	d300      	bcc.n	1a12 <__divsi3+0x112>
    1a10:	4240      	negs	r0, r0
    1a12:	4053      	eors	r3, r2
    1a14:	2200      	movs	r2, #0
    1a16:	469c      	mov	ip, r3
    1a18:	0903      	lsrs	r3, r0, #4
    1a1a:	428b      	cmp	r3, r1
    1a1c:	d32d      	bcc.n	1a7a <__divsi3+0x17a>
    1a1e:	0a03      	lsrs	r3, r0, #8
    1a20:	428b      	cmp	r3, r1
    1a22:	d312      	bcc.n	1a4a <__divsi3+0x14a>
    1a24:	22fc      	movs	r2, #252	; 0xfc
    1a26:	0189      	lsls	r1, r1, #6
    1a28:	ba12      	rev	r2, r2
    1a2a:	0a03      	lsrs	r3, r0, #8
    1a2c:	428b      	cmp	r3, r1
    1a2e:	d30c      	bcc.n	1a4a <__divsi3+0x14a>
    1a30:	0189      	lsls	r1, r1, #6
    1a32:	1192      	asrs	r2, r2, #6
    1a34:	428b      	cmp	r3, r1
    1a36:	d308      	bcc.n	1a4a <__divsi3+0x14a>
    1a38:	0189      	lsls	r1, r1, #6
    1a3a:	1192      	asrs	r2, r2, #6
    1a3c:	428b      	cmp	r3, r1
    1a3e:	d304      	bcc.n	1a4a <__divsi3+0x14a>
    1a40:	0189      	lsls	r1, r1, #6
    1a42:	d03a      	beq.n	1aba <__divsi3+0x1ba>
    1a44:	1192      	asrs	r2, r2, #6
    1a46:	e000      	b.n	1a4a <__divsi3+0x14a>
    1a48:	0989      	lsrs	r1, r1, #6
    1a4a:	09c3      	lsrs	r3, r0, #7
    1a4c:	428b      	cmp	r3, r1
    1a4e:	d301      	bcc.n	1a54 <__divsi3+0x154>
    1a50:	01cb      	lsls	r3, r1, #7
    1a52:	1ac0      	subs	r0, r0, r3
    1a54:	4152      	adcs	r2, r2
    1a56:	0983      	lsrs	r3, r0, #6
    1a58:	428b      	cmp	r3, r1
    1a5a:	d301      	bcc.n	1a60 <__divsi3+0x160>
    1a5c:	018b      	lsls	r3, r1, #6
    1a5e:	1ac0      	subs	r0, r0, r3
    1a60:	4152      	adcs	r2, r2
    1a62:	0943      	lsrs	r3, r0, #5
    1a64:	428b      	cmp	r3, r1
    1a66:	d301      	bcc.n	1a6c <__divsi3+0x16c>
    1a68:	014b      	lsls	r3, r1, #5
    1a6a:	1ac0      	subs	r0, r0, r3
    1a6c:	4152      	adcs	r2, r2
    1a6e:	0903      	lsrs	r3, r0, #4
    1a70:	428b      	cmp	r3, r1
    1a72:	d301      	bcc.n	1a78 <__divsi3+0x178>
    1a74:	010b      	lsls	r3, r1, #4
    1a76:	1ac0      	subs	r0, r0, r3
    1a78:	4152      	adcs	r2, r2
    1a7a:	08c3      	lsrs	r3, r0, #3
    1a7c:	428b      	cmp	r3, r1
    1a7e:	d301      	bcc.n	1a84 <__divsi3+0x184>
    1a80:	00cb      	lsls	r3, r1, #3
    1a82:	1ac0      	subs	r0, r0, r3
    1a84:	4152      	adcs	r2, r2
    1a86:	0883      	lsrs	r3, r0, #2
    1a88:	428b      	cmp	r3, r1
    1a8a:	d301      	bcc.n	1a90 <__divsi3+0x190>
    1a8c:	008b      	lsls	r3, r1, #2
    1a8e:	1ac0      	subs	r0, r0, r3
    1a90:	4152      	adcs	r2, r2
    1a92:	d2d9      	bcs.n	1a48 <__divsi3+0x148>
    1a94:	0843      	lsrs	r3, r0, #1
    1a96:	428b      	cmp	r3, r1
    1a98:	d301      	bcc.n	1a9e <__divsi3+0x19e>
    1a9a:	004b      	lsls	r3, r1, #1
    1a9c:	1ac0      	subs	r0, r0, r3
    1a9e:	4152      	adcs	r2, r2
    1aa0:	1a41      	subs	r1, r0, r1
    1aa2:	d200      	bcs.n	1aa6 <__divsi3+0x1a6>
    1aa4:	4601      	mov	r1, r0
    1aa6:	4663      	mov	r3, ip
    1aa8:	4152      	adcs	r2, r2
    1aaa:	105b      	asrs	r3, r3, #1
    1aac:	4610      	mov	r0, r2
    1aae:	d301      	bcc.n	1ab4 <__divsi3+0x1b4>
    1ab0:	4240      	negs	r0, r0
    1ab2:	2b00      	cmp	r3, #0
    1ab4:	d500      	bpl.n	1ab8 <__divsi3+0x1b8>
    1ab6:	4249      	negs	r1, r1
    1ab8:	4770      	bx	lr
    1aba:	4663      	mov	r3, ip
    1abc:	105b      	asrs	r3, r3, #1
    1abe:	d300      	bcc.n	1ac2 <__divsi3+0x1c2>
    1ac0:	4240      	negs	r0, r0
    1ac2:	b501      	push	{r0, lr}
    1ac4:	2000      	movs	r0, #0
    1ac6:	f000 f805 	bl	1ad4 <__aeabi_idiv0>
    1aca:	bd02      	pop	{r1, pc}

00001acc <__aeabi_idivmod>:
    1acc:	2900      	cmp	r1, #0
    1ace:	d0f8      	beq.n	1ac2 <__divsi3+0x1c2>
    1ad0:	e716      	b.n	1900 <__divsi3>
    1ad2:	4770      	bx	lr

00001ad4 <__aeabi_idiv0>:
    1ad4:	4770      	bx	lr
    1ad6:	46c0      	nop			; (mov r8, r8)

00001ad8 <__aeabi_lmul>:
    1ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ada:	46ce      	mov	lr, r9
    1adc:	4647      	mov	r7, r8
    1ade:	0415      	lsls	r5, r2, #16
    1ae0:	0c2d      	lsrs	r5, r5, #16
    1ae2:	002e      	movs	r6, r5
    1ae4:	b580      	push	{r7, lr}
    1ae6:	0407      	lsls	r7, r0, #16
    1ae8:	0c14      	lsrs	r4, r2, #16
    1aea:	0c3f      	lsrs	r7, r7, #16
    1aec:	4699      	mov	r9, r3
    1aee:	0c03      	lsrs	r3, r0, #16
    1af0:	437e      	muls	r6, r7
    1af2:	435d      	muls	r5, r3
    1af4:	4367      	muls	r7, r4
    1af6:	4363      	muls	r3, r4
    1af8:	197f      	adds	r7, r7, r5
    1afa:	0c34      	lsrs	r4, r6, #16
    1afc:	19e4      	adds	r4, r4, r7
    1afe:	469c      	mov	ip, r3
    1b00:	42a5      	cmp	r5, r4
    1b02:	d903      	bls.n	1b0c <__aeabi_lmul+0x34>
    1b04:	2380      	movs	r3, #128	; 0x80
    1b06:	025b      	lsls	r3, r3, #9
    1b08:	4698      	mov	r8, r3
    1b0a:	44c4      	add	ip, r8
    1b0c:	464b      	mov	r3, r9
    1b0e:	4351      	muls	r1, r2
    1b10:	4343      	muls	r3, r0
    1b12:	0436      	lsls	r6, r6, #16
    1b14:	0c36      	lsrs	r6, r6, #16
    1b16:	0c25      	lsrs	r5, r4, #16
    1b18:	0424      	lsls	r4, r4, #16
    1b1a:	4465      	add	r5, ip
    1b1c:	19a4      	adds	r4, r4, r6
    1b1e:	1859      	adds	r1, r3, r1
    1b20:	1949      	adds	r1, r1, r5
    1b22:	0020      	movs	r0, r4
    1b24:	bc0c      	pop	{r2, r3}
    1b26:	4690      	mov	r8, r2
    1b28:	4699      	mov	r9, r3
    1b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001b2c <__aeabi_dadd>:
    1b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1b2e:	4645      	mov	r5, r8
    1b30:	46de      	mov	lr, fp
    1b32:	4657      	mov	r7, sl
    1b34:	464e      	mov	r6, r9
    1b36:	030c      	lsls	r4, r1, #12
    1b38:	b5e0      	push	{r5, r6, r7, lr}
    1b3a:	004e      	lsls	r6, r1, #1
    1b3c:	0fc9      	lsrs	r1, r1, #31
    1b3e:	4688      	mov	r8, r1
    1b40:	000d      	movs	r5, r1
    1b42:	0a61      	lsrs	r1, r4, #9
    1b44:	0f44      	lsrs	r4, r0, #29
    1b46:	430c      	orrs	r4, r1
    1b48:	00c7      	lsls	r7, r0, #3
    1b4a:	0319      	lsls	r1, r3, #12
    1b4c:	0058      	lsls	r0, r3, #1
    1b4e:	0fdb      	lsrs	r3, r3, #31
    1b50:	469b      	mov	fp, r3
    1b52:	0a4b      	lsrs	r3, r1, #9
    1b54:	0f51      	lsrs	r1, r2, #29
    1b56:	430b      	orrs	r3, r1
    1b58:	0d76      	lsrs	r6, r6, #21
    1b5a:	0d40      	lsrs	r0, r0, #21
    1b5c:	0019      	movs	r1, r3
    1b5e:	00d2      	lsls	r2, r2, #3
    1b60:	45d8      	cmp	r8, fp
    1b62:	d100      	bne.n	1b66 <__aeabi_dadd+0x3a>
    1b64:	e0ae      	b.n	1cc4 <__aeabi_dadd+0x198>
    1b66:	1a35      	subs	r5, r6, r0
    1b68:	2d00      	cmp	r5, #0
    1b6a:	dc00      	bgt.n	1b6e <__aeabi_dadd+0x42>
    1b6c:	e0f6      	b.n	1d5c <__aeabi_dadd+0x230>
    1b6e:	2800      	cmp	r0, #0
    1b70:	d10f      	bne.n	1b92 <__aeabi_dadd+0x66>
    1b72:	4313      	orrs	r3, r2
    1b74:	d100      	bne.n	1b78 <__aeabi_dadd+0x4c>
    1b76:	e0db      	b.n	1d30 <__aeabi_dadd+0x204>
    1b78:	1e6b      	subs	r3, r5, #1
    1b7a:	2b00      	cmp	r3, #0
    1b7c:	d000      	beq.n	1b80 <__aeabi_dadd+0x54>
    1b7e:	e137      	b.n	1df0 <__aeabi_dadd+0x2c4>
    1b80:	1aba      	subs	r2, r7, r2
    1b82:	4297      	cmp	r7, r2
    1b84:	41bf      	sbcs	r7, r7
    1b86:	1a64      	subs	r4, r4, r1
    1b88:	427f      	negs	r7, r7
    1b8a:	1be4      	subs	r4, r4, r7
    1b8c:	2601      	movs	r6, #1
    1b8e:	0017      	movs	r7, r2
    1b90:	e024      	b.n	1bdc <__aeabi_dadd+0xb0>
    1b92:	4bc6      	ldr	r3, [pc, #792]	; (1eac <__aeabi_dadd+0x380>)
    1b94:	429e      	cmp	r6, r3
    1b96:	d04d      	beq.n	1c34 <__aeabi_dadd+0x108>
    1b98:	2380      	movs	r3, #128	; 0x80
    1b9a:	041b      	lsls	r3, r3, #16
    1b9c:	4319      	orrs	r1, r3
    1b9e:	2d38      	cmp	r5, #56	; 0x38
    1ba0:	dd00      	ble.n	1ba4 <__aeabi_dadd+0x78>
    1ba2:	e107      	b.n	1db4 <__aeabi_dadd+0x288>
    1ba4:	2d1f      	cmp	r5, #31
    1ba6:	dd00      	ble.n	1baa <__aeabi_dadd+0x7e>
    1ba8:	e138      	b.n	1e1c <__aeabi_dadd+0x2f0>
    1baa:	2020      	movs	r0, #32
    1bac:	1b43      	subs	r3, r0, r5
    1bae:	469a      	mov	sl, r3
    1bb0:	000b      	movs	r3, r1
    1bb2:	4650      	mov	r0, sl
    1bb4:	4083      	lsls	r3, r0
    1bb6:	4699      	mov	r9, r3
    1bb8:	0013      	movs	r3, r2
    1bba:	4648      	mov	r0, r9
    1bbc:	40eb      	lsrs	r3, r5
    1bbe:	4318      	orrs	r0, r3
    1bc0:	0003      	movs	r3, r0
    1bc2:	4650      	mov	r0, sl
    1bc4:	4082      	lsls	r2, r0
    1bc6:	1e50      	subs	r0, r2, #1
    1bc8:	4182      	sbcs	r2, r0
    1bca:	40e9      	lsrs	r1, r5
    1bcc:	431a      	orrs	r2, r3
    1bce:	1aba      	subs	r2, r7, r2
    1bd0:	1a61      	subs	r1, r4, r1
    1bd2:	4297      	cmp	r7, r2
    1bd4:	41a4      	sbcs	r4, r4
    1bd6:	0017      	movs	r7, r2
    1bd8:	4264      	negs	r4, r4
    1bda:	1b0c      	subs	r4, r1, r4
    1bdc:	0223      	lsls	r3, r4, #8
    1bde:	d562      	bpl.n	1ca6 <__aeabi_dadd+0x17a>
    1be0:	0264      	lsls	r4, r4, #9
    1be2:	0a65      	lsrs	r5, r4, #9
    1be4:	2d00      	cmp	r5, #0
    1be6:	d100      	bne.n	1bea <__aeabi_dadd+0xbe>
    1be8:	e0df      	b.n	1daa <__aeabi_dadd+0x27e>
    1bea:	0028      	movs	r0, r5
    1bec:	f001 fbe4 	bl	33b8 <__clzsi2>
    1bf0:	0003      	movs	r3, r0
    1bf2:	3b08      	subs	r3, #8
    1bf4:	2b1f      	cmp	r3, #31
    1bf6:	dd00      	ble.n	1bfa <__aeabi_dadd+0xce>
    1bf8:	e0d2      	b.n	1da0 <__aeabi_dadd+0x274>
    1bfa:	2220      	movs	r2, #32
    1bfc:	003c      	movs	r4, r7
    1bfe:	1ad2      	subs	r2, r2, r3
    1c00:	409d      	lsls	r5, r3
    1c02:	40d4      	lsrs	r4, r2
    1c04:	409f      	lsls	r7, r3
    1c06:	4325      	orrs	r5, r4
    1c08:	429e      	cmp	r6, r3
    1c0a:	dd00      	ble.n	1c0e <__aeabi_dadd+0xe2>
    1c0c:	e0c4      	b.n	1d98 <__aeabi_dadd+0x26c>
    1c0e:	1b9e      	subs	r6, r3, r6
    1c10:	1c73      	adds	r3, r6, #1
    1c12:	2b1f      	cmp	r3, #31
    1c14:	dd00      	ble.n	1c18 <__aeabi_dadd+0xec>
    1c16:	e0f1      	b.n	1dfc <__aeabi_dadd+0x2d0>
    1c18:	2220      	movs	r2, #32
    1c1a:	0038      	movs	r0, r7
    1c1c:	0029      	movs	r1, r5
    1c1e:	1ad2      	subs	r2, r2, r3
    1c20:	40d8      	lsrs	r0, r3
    1c22:	4091      	lsls	r1, r2
    1c24:	4097      	lsls	r7, r2
    1c26:	002c      	movs	r4, r5
    1c28:	4301      	orrs	r1, r0
    1c2a:	1e78      	subs	r0, r7, #1
    1c2c:	4187      	sbcs	r7, r0
    1c2e:	40dc      	lsrs	r4, r3
    1c30:	2600      	movs	r6, #0
    1c32:	430f      	orrs	r7, r1
    1c34:	077b      	lsls	r3, r7, #29
    1c36:	d009      	beq.n	1c4c <__aeabi_dadd+0x120>
    1c38:	230f      	movs	r3, #15
    1c3a:	403b      	ands	r3, r7
    1c3c:	2b04      	cmp	r3, #4
    1c3e:	d005      	beq.n	1c4c <__aeabi_dadd+0x120>
    1c40:	1d3b      	adds	r3, r7, #4
    1c42:	42bb      	cmp	r3, r7
    1c44:	41bf      	sbcs	r7, r7
    1c46:	427f      	negs	r7, r7
    1c48:	19e4      	adds	r4, r4, r7
    1c4a:	001f      	movs	r7, r3
    1c4c:	0223      	lsls	r3, r4, #8
    1c4e:	d52c      	bpl.n	1caa <__aeabi_dadd+0x17e>
    1c50:	4b96      	ldr	r3, [pc, #600]	; (1eac <__aeabi_dadd+0x380>)
    1c52:	3601      	adds	r6, #1
    1c54:	429e      	cmp	r6, r3
    1c56:	d100      	bne.n	1c5a <__aeabi_dadd+0x12e>
    1c58:	e09a      	b.n	1d90 <__aeabi_dadd+0x264>
    1c5a:	4645      	mov	r5, r8
    1c5c:	4b94      	ldr	r3, [pc, #592]	; (1eb0 <__aeabi_dadd+0x384>)
    1c5e:	08ff      	lsrs	r7, r7, #3
    1c60:	401c      	ands	r4, r3
    1c62:	0760      	lsls	r0, r4, #29
    1c64:	0576      	lsls	r6, r6, #21
    1c66:	0264      	lsls	r4, r4, #9
    1c68:	4307      	orrs	r7, r0
    1c6a:	0b24      	lsrs	r4, r4, #12
    1c6c:	0d76      	lsrs	r6, r6, #21
    1c6e:	2100      	movs	r1, #0
    1c70:	0324      	lsls	r4, r4, #12
    1c72:	0b23      	lsrs	r3, r4, #12
    1c74:	0d0c      	lsrs	r4, r1, #20
    1c76:	4a8f      	ldr	r2, [pc, #572]	; (1eb4 <__aeabi_dadd+0x388>)
    1c78:	0524      	lsls	r4, r4, #20
    1c7a:	431c      	orrs	r4, r3
    1c7c:	4014      	ands	r4, r2
    1c7e:	0533      	lsls	r3, r6, #20
    1c80:	4323      	orrs	r3, r4
    1c82:	005b      	lsls	r3, r3, #1
    1c84:	07ed      	lsls	r5, r5, #31
    1c86:	085b      	lsrs	r3, r3, #1
    1c88:	432b      	orrs	r3, r5
    1c8a:	0038      	movs	r0, r7
    1c8c:	0019      	movs	r1, r3
    1c8e:	bc3c      	pop	{r2, r3, r4, r5}
    1c90:	4690      	mov	r8, r2
    1c92:	4699      	mov	r9, r3
    1c94:	46a2      	mov	sl, r4
    1c96:	46ab      	mov	fp, r5
    1c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c9a:	4664      	mov	r4, ip
    1c9c:	4304      	orrs	r4, r0
    1c9e:	d100      	bne.n	1ca2 <__aeabi_dadd+0x176>
    1ca0:	e211      	b.n	20c6 <STACK_SIZE+0xc6>
    1ca2:	0004      	movs	r4, r0
    1ca4:	4667      	mov	r7, ip
    1ca6:	077b      	lsls	r3, r7, #29
    1ca8:	d1c6      	bne.n	1c38 <__aeabi_dadd+0x10c>
    1caa:	4645      	mov	r5, r8
    1cac:	0760      	lsls	r0, r4, #29
    1cae:	08ff      	lsrs	r7, r7, #3
    1cb0:	4307      	orrs	r7, r0
    1cb2:	08e4      	lsrs	r4, r4, #3
    1cb4:	4b7d      	ldr	r3, [pc, #500]	; (1eac <__aeabi_dadd+0x380>)
    1cb6:	429e      	cmp	r6, r3
    1cb8:	d030      	beq.n	1d1c <__aeabi_dadd+0x1f0>
    1cba:	0324      	lsls	r4, r4, #12
    1cbc:	0576      	lsls	r6, r6, #21
    1cbe:	0b24      	lsrs	r4, r4, #12
    1cc0:	0d76      	lsrs	r6, r6, #21
    1cc2:	e7d4      	b.n	1c6e <__aeabi_dadd+0x142>
    1cc4:	1a33      	subs	r3, r6, r0
    1cc6:	469a      	mov	sl, r3
    1cc8:	2b00      	cmp	r3, #0
    1cca:	dd78      	ble.n	1dbe <__aeabi_dadd+0x292>
    1ccc:	2800      	cmp	r0, #0
    1cce:	d031      	beq.n	1d34 <__aeabi_dadd+0x208>
    1cd0:	4876      	ldr	r0, [pc, #472]	; (1eac <__aeabi_dadd+0x380>)
    1cd2:	4286      	cmp	r6, r0
    1cd4:	d0ae      	beq.n	1c34 <__aeabi_dadd+0x108>
    1cd6:	2080      	movs	r0, #128	; 0x80
    1cd8:	0400      	lsls	r0, r0, #16
    1cda:	4301      	orrs	r1, r0
    1cdc:	4653      	mov	r3, sl
    1cde:	2b38      	cmp	r3, #56	; 0x38
    1ce0:	dc00      	bgt.n	1ce4 <__aeabi_dadd+0x1b8>
    1ce2:	e0e9      	b.n	1eb8 <__aeabi_dadd+0x38c>
    1ce4:	430a      	orrs	r2, r1
    1ce6:	1e51      	subs	r1, r2, #1
    1ce8:	418a      	sbcs	r2, r1
    1cea:	2100      	movs	r1, #0
    1cec:	19d2      	adds	r2, r2, r7
    1cee:	42ba      	cmp	r2, r7
    1cf0:	41bf      	sbcs	r7, r7
    1cf2:	1909      	adds	r1, r1, r4
    1cf4:	427c      	negs	r4, r7
    1cf6:	0017      	movs	r7, r2
    1cf8:	190c      	adds	r4, r1, r4
    1cfa:	0223      	lsls	r3, r4, #8
    1cfc:	d5d3      	bpl.n	1ca6 <__aeabi_dadd+0x17a>
    1cfe:	4b6b      	ldr	r3, [pc, #428]	; (1eac <__aeabi_dadd+0x380>)
    1d00:	3601      	adds	r6, #1
    1d02:	429e      	cmp	r6, r3
    1d04:	d100      	bne.n	1d08 <__aeabi_dadd+0x1dc>
    1d06:	e13a      	b.n	1f7e <__aeabi_dadd+0x452>
    1d08:	2001      	movs	r0, #1
    1d0a:	4b69      	ldr	r3, [pc, #420]	; (1eb0 <__aeabi_dadd+0x384>)
    1d0c:	401c      	ands	r4, r3
    1d0e:	087b      	lsrs	r3, r7, #1
    1d10:	4007      	ands	r7, r0
    1d12:	431f      	orrs	r7, r3
    1d14:	07e0      	lsls	r0, r4, #31
    1d16:	4307      	orrs	r7, r0
    1d18:	0864      	lsrs	r4, r4, #1
    1d1a:	e78b      	b.n	1c34 <__aeabi_dadd+0x108>
    1d1c:	0023      	movs	r3, r4
    1d1e:	433b      	orrs	r3, r7
    1d20:	d100      	bne.n	1d24 <__aeabi_dadd+0x1f8>
    1d22:	e1cb      	b.n	20bc <STACK_SIZE+0xbc>
    1d24:	2280      	movs	r2, #128	; 0x80
    1d26:	0312      	lsls	r2, r2, #12
    1d28:	4314      	orrs	r4, r2
    1d2a:	0324      	lsls	r4, r4, #12
    1d2c:	0b24      	lsrs	r4, r4, #12
    1d2e:	e79e      	b.n	1c6e <__aeabi_dadd+0x142>
    1d30:	002e      	movs	r6, r5
    1d32:	e77f      	b.n	1c34 <__aeabi_dadd+0x108>
    1d34:	0008      	movs	r0, r1
    1d36:	4310      	orrs	r0, r2
    1d38:	d100      	bne.n	1d3c <__aeabi_dadd+0x210>
    1d3a:	e0b4      	b.n	1ea6 <__aeabi_dadd+0x37a>
    1d3c:	1e58      	subs	r0, r3, #1
    1d3e:	2800      	cmp	r0, #0
    1d40:	d000      	beq.n	1d44 <__aeabi_dadd+0x218>
    1d42:	e0de      	b.n	1f02 <__aeabi_dadd+0x3d6>
    1d44:	18ba      	adds	r2, r7, r2
    1d46:	42ba      	cmp	r2, r7
    1d48:	419b      	sbcs	r3, r3
    1d4a:	1864      	adds	r4, r4, r1
    1d4c:	425b      	negs	r3, r3
    1d4e:	18e4      	adds	r4, r4, r3
    1d50:	0017      	movs	r7, r2
    1d52:	2601      	movs	r6, #1
    1d54:	0223      	lsls	r3, r4, #8
    1d56:	d5a6      	bpl.n	1ca6 <__aeabi_dadd+0x17a>
    1d58:	2602      	movs	r6, #2
    1d5a:	e7d5      	b.n	1d08 <__aeabi_dadd+0x1dc>
    1d5c:	2d00      	cmp	r5, #0
    1d5e:	d16e      	bne.n	1e3e <__aeabi_dadd+0x312>
    1d60:	1c70      	adds	r0, r6, #1
    1d62:	0540      	lsls	r0, r0, #21
    1d64:	0d40      	lsrs	r0, r0, #21
    1d66:	2801      	cmp	r0, #1
    1d68:	dc00      	bgt.n	1d6c <__aeabi_dadd+0x240>
    1d6a:	e0f9      	b.n	1f60 <__aeabi_dadd+0x434>
    1d6c:	1ab8      	subs	r0, r7, r2
    1d6e:	4684      	mov	ip, r0
    1d70:	4287      	cmp	r7, r0
    1d72:	4180      	sbcs	r0, r0
    1d74:	1ae5      	subs	r5, r4, r3
    1d76:	4240      	negs	r0, r0
    1d78:	1a2d      	subs	r5, r5, r0
    1d7a:	0228      	lsls	r0, r5, #8
    1d7c:	d400      	bmi.n	1d80 <__aeabi_dadd+0x254>
    1d7e:	e089      	b.n	1e94 <__aeabi_dadd+0x368>
    1d80:	1bd7      	subs	r7, r2, r7
    1d82:	42ba      	cmp	r2, r7
    1d84:	4192      	sbcs	r2, r2
    1d86:	1b1c      	subs	r4, r3, r4
    1d88:	4252      	negs	r2, r2
    1d8a:	1aa5      	subs	r5, r4, r2
    1d8c:	46d8      	mov	r8, fp
    1d8e:	e729      	b.n	1be4 <__aeabi_dadd+0xb8>
    1d90:	4645      	mov	r5, r8
    1d92:	2400      	movs	r4, #0
    1d94:	2700      	movs	r7, #0
    1d96:	e76a      	b.n	1c6e <__aeabi_dadd+0x142>
    1d98:	4c45      	ldr	r4, [pc, #276]	; (1eb0 <__aeabi_dadd+0x384>)
    1d9a:	1af6      	subs	r6, r6, r3
    1d9c:	402c      	ands	r4, r5
    1d9e:	e749      	b.n	1c34 <__aeabi_dadd+0x108>
    1da0:	003d      	movs	r5, r7
    1da2:	3828      	subs	r0, #40	; 0x28
    1da4:	4085      	lsls	r5, r0
    1da6:	2700      	movs	r7, #0
    1da8:	e72e      	b.n	1c08 <__aeabi_dadd+0xdc>
    1daa:	0038      	movs	r0, r7
    1dac:	f001 fb04 	bl	33b8 <__clzsi2>
    1db0:	3020      	adds	r0, #32
    1db2:	e71d      	b.n	1bf0 <__aeabi_dadd+0xc4>
    1db4:	430a      	orrs	r2, r1
    1db6:	1e51      	subs	r1, r2, #1
    1db8:	418a      	sbcs	r2, r1
    1dba:	2100      	movs	r1, #0
    1dbc:	e707      	b.n	1bce <__aeabi_dadd+0xa2>
    1dbe:	2b00      	cmp	r3, #0
    1dc0:	d000      	beq.n	1dc4 <__aeabi_dadd+0x298>
    1dc2:	e0f3      	b.n	1fac <__aeabi_dadd+0x480>
    1dc4:	1c70      	adds	r0, r6, #1
    1dc6:	0543      	lsls	r3, r0, #21
    1dc8:	0d5b      	lsrs	r3, r3, #21
    1dca:	2b01      	cmp	r3, #1
    1dcc:	dc00      	bgt.n	1dd0 <__aeabi_dadd+0x2a4>
    1dce:	e0ad      	b.n	1f2c <__aeabi_dadd+0x400>
    1dd0:	4b36      	ldr	r3, [pc, #216]	; (1eac <__aeabi_dadd+0x380>)
    1dd2:	4298      	cmp	r0, r3
    1dd4:	d100      	bne.n	1dd8 <__aeabi_dadd+0x2ac>
    1dd6:	e0d1      	b.n	1f7c <__aeabi_dadd+0x450>
    1dd8:	18ba      	adds	r2, r7, r2
    1dda:	42ba      	cmp	r2, r7
    1ddc:	41bf      	sbcs	r7, r7
    1dde:	1864      	adds	r4, r4, r1
    1de0:	427f      	negs	r7, r7
    1de2:	19e4      	adds	r4, r4, r7
    1de4:	07e7      	lsls	r7, r4, #31
    1de6:	0852      	lsrs	r2, r2, #1
    1de8:	4317      	orrs	r7, r2
    1dea:	0864      	lsrs	r4, r4, #1
    1dec:	0006      	movs	r6, r0
    1dee:	e721      	b.n	1c34 <__aeabi_dadd+0x108>
    1df0:	482e      	ldr	r0, [pc, #184]	; (1eac <__aeabi_dadd+0x380>)
    1df2:	4285      	cmp	r5, r0
    1df4:	d100      	bne.n	1df8 <__aeabi_dadd+0x2cc>
    1df6:	e093      	b.n	1f20 <__aeabi_dadd+0x3f4>
    1df8:	001d      	movs	r5, r3
    1dfa:	e6d0      	b.n	1b9e <__aeabi_dadd+0x72>
    1dfc:	0029      	movs	r1, r5
    1dfe:	3e1f      	subs	r6, #31
    1e00:	40f1      	lsrs	r1, r6
    1e02:	2b20      	cmp	r3, #32
    1e04:	d100      	bne.n	1e08 <__aeabi_dadd+0x2dc>
    1e06:	e08d      	b.n	1f24 <__aeabi_dadd+0x3f8>
    1e08:	2240      	movs	r2, #64	; 0x40
    1e0a:	1ad3      	subs	r3, r2, r3
    1e0c:	409d      	lsls	r5, r3
    1e0e:	432f      	orrs	r7, r5
    1e10:	1e7d      	subs	r5, r7, #1
    1e12:	41af      	sbcs	r7, r5
    1e14:	2400      	movs	r4, #0
    1e16:	430f      	orrs	r7, r1
    1e18:	2600      	movs	r6, #0
    1e1a:	e744      	b.n	1ca6 <__aeabi_dadd+0x17a>
    1e1c:	002b      	movs	r3, r5
    1e1e:	0008      	movs	r0, r1
    1e20:	3b20      	subs	r3, #32
    1e22:	40d8      	lsrs	r0, r3
    1e24:	0003      	movs	r3, r0
    1e26:	2d20      	cmp	r5, #32
    1e28:	d100      	bne.n	1e2c <__aeabi_dadd+0x300>
    1e2a:	e07d      	b.n	1f28 <__aeabi_dadd+0x3fc>
    1e2c:	2040      	movs	r0, #64	; 0x40
    1e2e:	1b45      	subs	r5, r0, r5
    1e30:	40a9      	lsls	r1, r5
    1e32:	430a      	orrs	r2, r1
    1e34:	1e51      	subs	r1, r2, #1
    1e36:	418a      	sbcs	r2, r1
    1e38:	2100      	movs	r1, #0
    1e3a:	431a      	orrs	r2, r3
    1e3c:	e6c7      	b.n	1bce <__aeabi_dadd+0xa2>
    1e3e:	2e00      	cmp	r6, #0
    1e40:	d050      	beq.n	1ee4 <__aeabi_dadd+0x3b8>
    1e42:	4e1a      	ldr	r6, [pc, #104]	; (1eac <__aeabi_dadd+0x380>)
    1e44:	42b0      	cmp	r0, r6
    1e46:	d057      	beq.n	1ef8 <__aeabi_dadd+0x3cc>
    1e48:	2680      	movs	r6, #128	; 0x80
    1e4a:	426b      	negs	r3, r5
    1e4c:	4699      	mov	r9, r3
    1e4e:	0436      	lsls	r6, r6, #16
    1e50:	4334      	orrs	r4, r6
    1e52:	464b      	mov	r3, r9
    1e54:	2b38      	cmp	r3, #56	; 0x38
    1e56:	dd00      	ble.n	1e5a <__aeabi_dadd+0x32e>
    1e58:	e0d6      	b.n	2008 <STACK_SIZE+0x8>
    1e5a:	2b1f      	cmp	r3, #31
    1e5c:	dd00      	ble.n	1e60 <__aeabi_dadd+0x334>
    1e5e:	e135      	b.n	20cc <STACK_SIZE+0xcc>
    1e60:	2620      	movs	r6, #32
    1e62:	1af5      	subs	r5, r6, r3
    1e64:	0026      	movs	r6, r4
    1e66:	40ae      	lsls	r6, r5
    1e68:	46b2      	mov	sl, r6
    1e6a:	003e      	movs	r6, r7
    1e6c:	40de      	lsrs	r6, r3
    1e6e:	46ac      	mov	ip, r5
    1e70:	0035      	movs	r5, r6
    1e72:	4656      	mov	r6, sl
    1e74:	432e      	orrs	r6, r5
    1e76:	4665      	mov	r5, ip
    1e78:	40af      	lsls	r7, r5
    1e7a:	1e7d      	subs	r5, r7, #1
    1e7c:	41af      	sbcs	r7, r5
    1e7e:	40dc      	lsrs	r4, r3
    1e80:	4337      	orrs	r7, r6
    1e82:	1bd7      	subs	r7, r2, r7
    1e84:	42ba      	cmp	r2, r7
    1e86:	4192      	sbcs	r2, r2
    1e88:	1b0c      	subs	r4, r1, r4
    1e8a:	4252      	negs	r2, r2
    1e8c:	1aa4      	subs	r4, r4, r2
    1e8e:	0006      	movs	r6, r0
    1e90:	46d8      	mov	r8, fp
    1e92:	e6a3      	b.n	1bdc <__aeabi_dadd+0xb0>
    1e94:	4664      	mov	r4, ip
    1e96:	4667      	mov	r7, ip
    1e98:	432c      	orrs	r4, r5
    1e9a:	d000      	beq.n	1e9e <__aeabi_dadd+0x372>
    1e9c:	e6a2      	b.n	1be4 <__aeabi_dadd+0xb8>
    1e9e:	2500      	movs	r5, #0
    1ea0:	2600      	movs	r6, #0
    1ea2:	2700      	movs	r7, #0
    1ea4:	e706      	b.n	1cb4 <__aeabi_dadd+0x188>
    1ea6:	001e      	movs	r6, r3
    1ea8:	e6c4      	b.n	1c34 <__aeabi_dadd+0x108>
    1eaa:	46c0      	nop			; (mov r8, r8)
    1eac:	000007ff 	.word	0x000007ff
    1eb0:	ff7fffff 	.word	0xff7fffff
    1eb4:	800fffff 	.word	0x800fffff
    1eb8:	2b1f      	cmp	r3, #31
    1eba:	dc63      	bgt.n	1f84 <__aeabi_dadd+0x458>
    1ebc:	2020      	movs	r0, #32
    1ebe:	1ac3      	subs	r3, r0, r3
    1ec0:	0008      	movs	r0, r1
    1ec2:	4098      	lsls	r0, r3
    1ec4:	469c      	mov	ip, r3
    1ec6:	4683      	mov	fp, r0
    1ec8:	4653      	mov	r3, sl
    1eca:	0010      	movs	r0, r2
    1ecc:	40d8      	lsrs	r0, r3
    1ece:	0003      	movs	r3, r0
    1ed0:	4658      	mov	r0, fp
    1ed2:	4318      	orrs	r0, r3
    1ed4:	4663      	mov	r3, ip
    1ed6:	409a      	lsls	r2, r3
    1ed8:	1e53      	subs	r3, r2, #1
    1eda:	419a      	sbcs	r2, r3
    1edc:	4653      	mov	r3, sl
    1ede:	4302      	orrs	r2, r0
    1ee0:	40d9      	lsrs	r1, r3
    1ee2:	e703      	b.n	1cec <__aeabi_dadd+0x1c0>
    1ee4:	0026      	movs	r6, r4
    1ee6:	433e      	orrs	r6, r7
    1ee8:	d006      	beq.n	1ef8 <__aeabi_dadd+0x3cc>
    1eea:	43eb      	mvns	r3, r5
    1eec:	4699      	mov	r9, r3
    1eee:	2b00      	cmp	r3, #0
    1ef0:	d0c7      	beq.n	1e82 <__aeabi_dadd+0x356>
    1ef2:	4e94      	ldr	r6, [pc, #592]	; (2144 <STACK_SIZE+0x144>)
    1ef4:	42b0      	cmp	r0, r6
    1ef6:	d1ac      	bne.n	1e52 <__aeabi_dadd+0x326>
    1ef8:	000c      	movs	r4, r1
    1efa:	0017      	movs	r7, r2
    1efc:	0006      	movs	r6, r0
    1efe:	46d8      	mov	r8, fp
    1f00:	e698      	b.n	1c34 <__aeabi_dadd+0x108>
    1f02:	4b90      	ldr	r3, [pc, #576]	; (2144 <STACK_SIZE+0x144>)
    1f04:	459a      	cmp	sl, r3
    1f06:	d00b      	beq.n	1f20 <__aeabi_dadd+0x3f4>
    1f08:	4682      	mov	sl, r0
    1f0a:	e6e7      	b.n	1cdc <__aeabi_dadd+0x1b0>
    1f0c:	2800      	cmp	r0, #0
    1f0e:	d000      	beq.n	1f12 <__aeabi_dadd+0x3e6>
    1f10:	e09e      	b.n	2050 <STACK_SIZE+0x50>
    1f12:	0018      	movs	r0, r3
    1f14:	4310      	orrs	r0, r2
    1f16:	d100      	bne.n	1f1a <__aeabi_dadd+0x3ee>
    1f18:	e0e9      	b.n	20ee <STACK_SIZE+0xee>
    1f1a:	001c      	movs	r4, r3
    1f1c:	0017      	movs	r7, r2
    1f1e:	46d8      	mov	r8, fp
    1f20:	4e88      	ldr	r6, [pc, #544]	; (2144 <STACK_SIZE+0x144>)
    1f22:	e687      	b.n	1c34 <__aeabi_dadd+0x108>
    1f24:	2500      	movs	r5, #0
    1f26:	e772      	b.n	1e0e <__aeabi_dadd+0x2e2>
    1f28:	2100      	movs	r1, #0
    1f2a:	e782      	b.n	1e32 <__aeabi_dadd+0x306>
    1f2c:	0023      	movs	r3, r4
    1f2e:	433b      	orrs	r3, r7
    1f30:	2e00      	cmp	r6, #0
    1f32:	d000      	beq.n	1f36 <__aeabi_dadd+0x40a>
    1f34:	e0ab      	b.n	208e <STACK_SIZE+0x8e>
    1f36:	2b00      	cmp	r3, #0
    1f38:	d100      	bne.n	1f3c <__aeabi_dadd+0x410>
    1f3a:	e0e7      	b.n	210c <STACK_SIZE+0x10c>
    1f3c:	000b      	movs	r3, r1
    1f3e:	4313      	orrs	r3, r2
    1f40:	d100      	bne.n	1f44 <__aeabi_dadd+0x418>
    1f42:	e677      	b.n	1c34 <__aeabi_dadd+0x108>
    1f44:	18ba      	adds	r2, r7, r2
    1f46:	42ba      	cmp	r2, r7
    1f48:	41bf      	sbcs	r7, r7
    1f4a:	1864      	adds	r4, r4, r1
    1f4c:	427f      	negs	r7, r7
    1f4e:	19e4      	adds	r4, r4, r7
    1f50:	0223      	lsls	r3, r4, #8
    1f52:	d400      	bmi.n	1f56 <__aeabi_dadd+0x42a>
    1f54:	e0f2      	b.n	213c <STACK_SIZE+0x13c>
    1f56:	4b7c      	ldr	r3, [pc, #496]	; (2148 <STACK_SIZE+0x148>)
    1f58:	0017      	movs	r7, r2
    1f5a:	401c      	ands	r4, r3
    1f5c:	0006      	movs	r6, r0
    1f5e:	e669      	b.n	1c34 <__aeabi_dadd+0x108>
    1f60:	0020      	movs	r0, r4
    1f62:	4338      	orrs	r0, r7
    1f64:	2e00      	cmp	r6, #0
    1f66:	d1d1      	bne.n	1f0c <__aeabi_dadd+0x3e0>
    1f68:	2800      	cmp	r0, #0
    1f6a:	d15b      	bne.n	2024 <STACK_SIZE+0x24>
    1f6c:	001c      	movs	r4, r3
    1f6e:	4314      	orrs	r4, r2
    1f70:	d100      	bne.n	1f74 <__aeabi_dadd+0x448>
    1f72:	e0a8      	b.n	20c6 <STACK_SIZE+0xc6>
    1f74:	001c      	movs	r4, r3
    1f76:	0017      	movs	r7, r2
    1f78:	46d8      	mov	r8, fp
    1f7a:	e65b      	b.n	1c34 <__aeabi_dadd+0x108>
    1f7c:	0006      	movs	r6, r0
    1f7e:	2400      	movs	r4, #0
    1f80:	2700      	movs	r7, #0
    1f82:	e697      	b.n	1cb4 <__aeabi_dadd+0x188>
    1f84:	4650      	mov	r0, sl
    1f86:	000b      	movs	r3, r1
    1f88:	3820      	subs	r0, #32
    1f8a:	40c3      	lsrs	r3, r0
    1f8c:	4699      	mov	r9, r3
    1f8e:	4653      	mov	r3, sl
    1f90:	2b20      	cmp	r3, #32
    1f92:	d100      	bne.n	1f96 <__aeabi_dadd+0x46a>
    1f94:	e095      	b.n	20c2 <STACK_SIZE+0xc2>
    1f96:	2340      	movs	r3, #64	; 0x40
    1f98:	4650      	mov	r0, sl
    1f9a:	1a1b      	subs	r3, r3, r0
    1f9c:	4099      	lsls	r1, r3
    1f9e:	430a      	orrs	r2, r1
    1fa0:	1e51      	subs	r1, r2, #1
    1fa2:	418a      	sbcs	r2, r1
    1fa4:	464b      	mov	r3, r9
    1fa6:	2100      	movs	r1, #0
    1fa8:	431a      	orrs	r2, r3
    1faa:	e69f      	b.n	1cec <__aeabi_dadd+0x1c0>
    1fac:	2e00      	cmp	r6, #0
    1fae:	d130      	bne.n	2012 <STACK_SIZE+0x12>
    1fb0:	0026      	movs	r6, r4
    1fb2:	433e      	orrs	r6, r7
    1fb4:	d067      	beq.n	2086 <STACK_SIZE+0x86>
    1fb6:	43db      	mvns	r3, r3
    1fb8:	469a      	mov	sl, r3
    1fba:	2b00      	cmp	r3, #0
    1fbc:	d01c      	beq.n	1ff8 <__aeabi_dadd+0x4cc>
    1fbe:	4e61      	ldr	r6, [pc, #388]	; (2144 <STACK_SIZE+0x144>)
    1fc0:	42b0      	cmp	r0, r6
    1fc2:	d060      	beq.n	2086 <STACK_SIZE+0x86>
    1fc4:	4653      	mov	r3, sl
    1fc6:	2b38      	cmp	r3, #56	; 0x38
    1fc8:	dd00      	ble.n	1fcc <__aeabi_dadd+0x4a0>
    1fca:	e096      	b.n	20fa <STACK_SIZE+0xfa>
    1fcc:	2b1f      	cmp	r3, #31
    1fce:	dd00      	ble.n	1fd2 <__aeabi_dadd+0x4a6>
    1fd0:	e09f      	b.n	2112 <STACK_SIZE+0x112>
    1fd2:	2620      	movs	r6, #32
    1fd4:	1af3      	subs	r3, r6, r3
    1fd6:	0026      	movs	r6, r4
    1fd8:	409e      	lsls	r6, r3
    1fda:	469c      	mov	ip, r3
    1fdc:	46b3      	mov	fp, r6
    1fde:	4653      	mov	r3, sl
    1fe0:	003e      	movs	r6, r7
    1fe2:	40de      	lsrs	r6, r3
    1fe4:	0033      	movs	r3, r6
    1fe6:	465e      	mov	r6, fp
    1fe8:	431e      	orrs	r6, r3
    1fea:	4663      	mov	r3, ip
    1fec:	409f      	lsls	r7, r3
    1fee:	1e7b      	subs	r3, r7, #1
    1ff0:	419f      	sbcs	r7, r3
    1ff2:	4653      	mov	r3, sl
    1ff4:	40dc      	lsrs	r4, r3
    1ff6:	4337      	orrs	r7, r6
    1ff8:	18bf      	adds	r7, r7, r2
    1ffa:	4297      	cmp	r7, r2
    1ffc:	4192      	sbcs	r2, r2
    1ffe:	1864      	adds	r4, r4, r1
    2000:	4252      	negs	r2, r2
    2002:	18a4      	adds	r4, r4, r2
    2004:	0006      	movs	r6, r0
    2006:	e678      	b.n	1cfa <__aeabi_dadd+0x1ce>
    2008:	4327      	orrs	r7, r4
    200a:	1e7c      	subs	r4, r7, #1
    200c:	41a7      	sbcs	r7, r4
    200e:	2400      	movs	r4, #0
    2010:	e737      	b.n	1e82 <__aeabi_dadd+0x356>
    2012:	4e4c      	ldr	r6, [pc, #304]	; (2144 <STACK_SIZE+0x144>)
    2014:	42b0      	cmp	r0, r6
    2016:	d036      	beq.n	2086 <STACK_SIZE+0x86>
    2018:	2680      	movs	r6, #128	; 0x80
    201a:	425b      	negs	r3, r3
    201c:	0436      	lsls	r6, r6, #16
    201e:	469a      	mov	sl, r3
    2020:	4334      	orrs	r4, r6
    2022:	e7cf      	b.n	1fc4 <__aeabi_dadd+0x498>
    2024:	0018      	movs	r0, r3
    2026:	4310      	orrs	r0, r2
    2028:	d100      	bne.n	202c <STACK_SIZE+0x2c>
    202a:	e603      	b.n	1c34 <__aeabi_dadd+0x108>
    202c:	1ab8      	subs	r0, r7, r2
    202e:	4684      	mov	ip, r0
    2030:	4567      	cmp	r7, ip
    2032:	41ad      	sbcs	r5, r5
    2034:	1ae0      	subs	r0, r4, r3
    2036:	426d      	negs	r5, r5
    2038:	1b40      	subs	r0, r0, r5
    203a:	0205      	lsls	r5, r0, #8
    203c:	d400      	bmi.n	2040 <STACK_SIZE+0x40>
    203e:	e62c      	b.n	1c9a <__aeabi_dadd+0x16e>
    2040:	1bd7      	subs	r7, r2, r7
    2042:	42ba      	cmp	r2, r7
    2044:	4192      	sbcs	r2, r2
    2046:	1b1c      	subs	r4, r3, r4
    2048:	4252      	negs	r2, r2
    204a:	1aa4      	subs	r4, r4, r2
    204c:	46d8      	mov	r8, fp
    204e:	e5f1      	b.n	1c34 <__aeabi_dadd+0x108>
    2050:	0018      	movs	r0, r3
    2052:	4310      	orrs	r0, r2
    2054:	d100      	bne.n	2058 <STACK_SIZE+0x58>
    2056:	e763      	b.n	1f20 <__aeabi_dadd+0x3f4>
    2058:	08f8      	lsrs	r0, r7, #3
    205a:	0767      	lsls	r7, r4, #29
    205c:	4307      	orrs	r7, r0
    205e:	2080      	movs	r0, #128	; 0x80
    2060:	08e4      	lsrs	r4, r4, #3
    2062:	0300      	lsls	r0, r0, #12
    2064:	4204      	tst	r4, r0
    2066:	d008      	beq.n	207a <STACK_SIZE+0x7a>
    2068:	08dd      	lsrs	r5, r3, #3
    206a:	4205      	tst	r5, r0
    206c:	d105      	bne.n	207a <STACK_SIZE+0x7a>
    206e:	08d2      	lsrs	r2, r2, #3
    2070:	0759      	lsls	r1, r3, #29
    2072:	4311      	orrs	r1, r2
    2074:	000f      	movs	r7, r1
    2076:	002c      	movs	r4, r5
    2078:	46d8      	mov	r8, fp
    207a:	0f7b      	lsrs	r3, r7, #29
    207c:	00e4      	lsls	r4, r4, #3
    207e:	431c      	orrs	r4, r3
    2080:	00ff      	lsls	r7, r7, #3
    2082:	4e30      	ldr	r6, [pc, #192]	; (2144 <STACK_SIZE+0x144>)
    2084:	e5d6      	b.n	1c34 <__aeabi_dadd+0x108>
    2086:	000c      	movs	r4, r1
    2088:	0017      	movs	r7, r2
    208a:	0006      	movs	r6, r0
    208c:	e5d2      	b.n	1c34 <__aeabi_dadd+0x108>
    208e:	2b00      	cmp	r3, #0
    2090:	d038      	beq.n	2104 <STACK_SIZE+0x104>
    2092:	000b      	movs	r3, r1
    2094:	4313      	orrs	r3, r2
    2096:	d100      	bne.n	209a <STACK_SIZE+0x9a>
    2098:	e742      	b.n	1f20 <__aeabi_dadd+0x3f4>
    209a:	08f8      	lsrs	r0, r7, #3
    209c:	0767      	lsls	r7, r4, #29
    209e:	4307      	orrs	r7, r0
    20a0:	2080      	movs	r0, #128	; 0x80
    20a2:	08e4      	lsrs	r4, r4, #3
    20a4:	0300      	lsls	r0, r0, #12
    20a6:	4204      	tst	r4, r0
    20a8:	d0e7      	beq.n	207a <STACK_SIZE+0x7a>
    20aa:	08cb      	lsrs	r3, r1, #3
    20ac:	4203      	tst	r3, r0
    20ae:	d1e4      	bne.n	207a <STACK_SIZE+0x7a>
    20b0:	08d2      	lsrs	r2, r2, #3
    20b2:	0749      	lsls	r1, r1, #29
    20b4:	4311      	orrs	r1, r2
    20b6:	000f      	movs	r7, r1
    20b8:	001c      	movs	r4, r3
    20ba:	e7de      	b.n	207a <STACK_SIZE+0x7a>
    20bc:	2700      	movs	r7, #0
    20be:	2400      	movs	r4, #0
    20c0:	e5d5      	b.n	1c6e <__aeabi_dadd+0x142>
    20c2:	2100      	movs	r1, #0
    20c4:	e76b      	b.n	1f9e <__aeabi_dadd+0x472>
    20c6:	2500      	movs	r5, #0
    20c8:	2700      	movs	r7, #0
    20ca:	e5f3      	b.n	1cb4 <__aeabi_dadd+0x188>
    20cc:	464e      	mov	r6, r9
    20ce:	0025      	movs	r5, r4
    20d0:	3e20      	subs	r6, #32
    20d2:	40f5      	lsrs	r5, r6
    20d4:	464b      	mov	r3, r9
    20d6:	002e      	movs	r6, r5
    20d8:	2b20      	cmp	r3, #32
    20da:	d02d      	beq.n	2138 <STACK_SIZE+0x138>
    20dc:	2540      	movs	r5, #64	; 0x40
    20de:	1aed      	subs	r5, r5, r3
    20e0:	40ac      	lsls	r4, r5
    20e2:	4327      	orrs	r7, r4
    20e4:	1e7c      	subs	r4, r7, #1
    20e6:	41a7      	sbcs	r7, r4
    20e8:	2400      	movs	r4, #0
    20ea:	4337      	orrs	r7, r6
    20ec:	e6c9      	b.n	1e82 <__aeabi_dadd+0x356>
    20ee:	2480      	movs	r4, #128	; 0x80
    20f0:	2500      	movs	r5, #0
    20f2:	0324      	lsls	r4, r4, #12
    20f4:	4e13      	ldr	r6, [pc, #76]	; (2144 <STACK_SIZE+0x144>)
    20f6:	2700      	movs	r7, #0
    20f8:	e5dc      	b.n	1cb4 <__aeabi_dadd+0x188>
    20fa:	4327      	orrs	r7, r4
    20fc:	1e7c      	subs	r4, r7, #1
    20fe:	41a7      	sbcs	r7, r4
    2100:	2400      	movs	r4, #0
    2102:	e779      	b.n	1ff8 <__aeabi_dadd+0x4cc>
    2104:	000c      	movs	r4, r1
    2106:	0017      	movs	r7, r2
    2108:	4e0e      	ldr	r6, [pc, #56]	; (2144 <STACK_SIZE+0x144>)
    210a:	e593      	b.n	1c34 <__aeabi_dadd+0x108>
    210c:	000c      	movs	r4, r1
    210e:	0017      	movs	r7, r2
    2110:	e590      	b.n	1c34 <__aeabi_dadd+0x108>
    2112:	4656      	mov	r6, sl
    2114:	0023      	movs	r3, r4
    2116:	3e20      	subs	r6, #32
    2118:	40f3      	lsrs	r3, r6
    211a:	4699      	mov	r9, r3
    211c:	4653      	mov	r3, sl
    211e:	2b20      	cmp	r3, #32
    2120:	d00e      	beq.n	2140 <STACK_SIZE+0x140>
    2122:	2340      	movs	r3, #64	; 0x40
    2124:	4656      	mov	r6, sl
    2126:	1b9b      	subs	r3, r3, r6
    2128:	409c      	lsls	r4, r3
    212a:	4327      	orrs	r7, r4
    212c:	1e7c      	subs	r4, r7, #1
    212e:	41a7      	sbcs	r7, r4
    2130:	464b      	mov	r3, r9
    2132:	2400      	movs	r4, #0
    2134:	431f      	orrs	r7, r3
    2136:	e75f      	b.n	1ff8 <__aeabi_dadd+0x4cc>
    2138:	2400      	movs	r4, #0
    213a:	e7d2      	b.n	20e2 <STACK_SIZE+0xe2>
    213c:	0017      	movs	r7, r2
    213e:	e5b2      	b.n	1ca6 <__aeabi_dadd+0x17a>
    2140:	2400      	movs	r4, #0
    2142:	e7f2      	b.n	212a <STACK_SIZE+0x12a>
    2144:	000007ff 	.word	0x000007ff
    2148:	ff7fffff 	.word	0xff7fffff

0000214c <__aeabi_ddiv>:
    214c:	b5f0      	push	{r4, r5, r6, r7, lr}
    214e:	4657      	mov	r7, sl
    2150:	4645      	mov	r5, r8
    2152:	46de      	mov	lr, fp
    2154:	464e      	mov	r6, r9
    2156:	b5e0      	push	{r5, r6, r7, lr}
    2158:	004c      	lsls	r4, r1, #1
    215a:	030e      	lsls	r6, r1, #12
    215c:	b087      	sub	sp, #28
    215e:	4683      	mov	fp, r0
    2160:	4692      	mov	sl, r2
    2162:	001d      	movs	r5, r3
    2164:	4680      	mov	r8, r0
    2166:	0b36      	lsrs	r6, r6, #12
    2168:	0d64      	lsrs	r4, r4, #21
    216a:	0fcf      	lsrs	r7, r1, #31
    216c:	2c00      	cmp	r4, #0
    216e:	d04f      	beq.n	2210 <__aeabi_ddiv+0xc4>
    2170:	4b6f      	ldr	r3, [pc, #444]	; (2330 <__aeabi_ddiv+0x1e4>)
    2172:	429c      	cmp	r4, r3
    2174:	d035      	beq.n	21e2 <__aeabi_ddiv+0x96>
    2176:	2380      	movs	r3, #128	; 0x80
    2178:	0f42      	lsrs	r2, r0, #29
    217a:	041b      	lsls	r3, r3, #16
    217c:	00f6      	lsls	r6, r6, #3
    217e:	4313      	orrs	r3, r2
    2180:	4333      	orrs	r3, r6
    2182:	4699      	mov	r9, r3
    2184:	00c3      	lsls	r3, r0, #3
    2186:	4698      	mov	r8, r3
    2188:	4b6a      	ldr	r3, [pc, #424]	; (2334 <__aeabi_ddiv+0x1e8>)
    218a:	2600      	movs	r6, #0
    218c:	469c      	mov	ip, r3
    218e:	2300      	movs	r3, #0
    2190:	4464      	add	r4, ip
    2192:	9303      	str	r3, [sp, #12]
    2194:	032b      	lsls	r3, r5, #12
    2196:	0b1b      	lsrs	r3, r3, #12
    2198:	469b      	mov	fp, r3
    219a:	006b      	lsls	r3, r5, #1
    219c:	0fed      	lsrs	r5, r5, #31
    219e:	4650      	mov	r0, sl
    21a0:	0d5b      	lsrs	r3, r3, #21
    21a2:	9501      	str	r5, [sp, #4]
    21a4:	d05e      	beq.n	2264 <__aeabi_ddiv+0x118>
    21a6:	4a62      	ldr	r2, [pc, #392]	; (2330 <__aeabi_ddiv+0x1e4>)
    21a8:	4293      	cmp	r3, r2
    21aa:	d053      	beq.n	2254 <__aeabi_ddiv+0x108>
    21ac:	465a      	mov	r2, fp
    21ae:	00d1      	lsls	r1, r2, #3
    21b0:	2280      	movs	r2, #128	; 0x80
    21b2:	0f40      	lsrs	r0, r0, #29
    21b4:	0412      	lsls	r2, r2, #16
    21b6:	4302      	orrs	r2, r0
    21b8:	430a      	orrs	r2, r1
    21ba:	4693      	mov	fp, r2
    21bc:	4652      	mov	r2, sl
    21be:	00d1      	lsls	r1, r2, #3
    21c0:	4a5c      	ldr	r2, [pc, #368]	; (2334 <__aeabi_ddiv+0x1e8>)
    21c2:	4694      	mov	ip, r2
    21c4:	2200      	movs	r2, #0
    21c6:	4463      	add	r3, ip
    21c8:	0038      	movs	r0, r7
    21ca:	4068      	eors	r0, r5
    21cc:	4684      	mov	ip, r0
    21ce:	9002      	str	r0, [sp, #8]
    21d0:	1ae4      	subs	r4, r4, r3
    21d2:	4316      	orrs	r6, r2
    21d4:	2e0f      	cmp	r6, #15
    21d6:	d900      	bls.n	21da <__aeabi_ddiv+0x8e>
    21d8:	e0b4      	b.n	2344 <__aeabi_ddiv+0x1f8>
    21da:	4b57      	ldr	r3, [pc, #348]	; (2338 <__aeabi_ddiv+0x1ec>)
    21dc:	00b6      	lsls	r6, r6, #2
    21de:	599b      	ldr	r3, [r3, r6]
    21e0:	469f      	mov	pc, r3
    21e2:	0003      	movs	r3, r0
    21e4:	4333      	orrs	r3, r6
    21e6:	4699      	mov	r9, r3
    21e8:	d16c      	bne.n	22c4 <__aeabi_ddiv+0x178>
    21ea:	2300      	movs	r3, #0
    21ec:	4698      	mov	r8, r3
    21ee:	3302      	adds	r3, #2
    21f0:	2608      	movs	r6, #8
    21f2:	9303      	str	r3, [sp, #12]
    21f4:	e7ce      	b.n	2194 <__aeabi_ddiv+0x48>
    21f6:	46cb      	mov	fp, r9
    21f8:	4641      	mov	r1, r8
    21fa:	9a03      	ldr	r2, [sp, #12]
    21fc:	9701      	str	r7, [sp, #4]
    21fe:	2a02      	cmp	r2, #2
    2200:	d165      	bne.n	22ce <__aeabi_ddiv+0x182>
    2202:	9b01      	ldr	r3, [sp, #4]
    2204:	4c4a      	ldr	r4, [pc, #296]	; (2330 <__aeabi_ddiv+0x1e4>)
    2206:	469c      	mov	ip, r3
    2208:	2300      	movs	r3, #0
    220a:	2200      	movs	r2, #0
    220c:	4698      	mov	r8, r3
    220e:	e06b      	b.n	22e8 <__aeabi_ddiv+0x19c>
    2210:	0003      	movs	r3, r0
    2212:	4333      	orrs	r3, r6
    2214:	4699      	mov	r9, r3
    2216:	d04e      	beq.n	22b6 <__aeabi_ddiv+0x16a>
    2218:	2e00      	cmp	r6, #0
    221a:	d100      	bne.n	221e <__aeabi_ddiv+0xd2>
    221c:	e1bc      	b.n	2598 <__aeabi_ddiv+0x44c>
    221e:	0030      	movs	r0, r6
    2220:	f001 f8ca 	bl	33b8 <__clzsi2>
    2224:	0003      	movs	r3, r0
    2226:	3b0b      	subs	r3, #11
    2228:	2b1c      	cmp	r3, #28
    222a:	dd00      	ble.n	222e <__aeabi_ddiv+0xe2>
    222c:	e1ac      	b.n	2588 <__aeabi_ddiv+0x43c>
    222e:	221d      	movs	r2, #29
    2230:	1ad3      	subs	r3, r2, r3
    2232:	465a      	mov	r2, fp
    2234:	0001      	movs	r1, r0
    2236:	40da      	lsrs	r2, r3
    2238:	3908      	subs	r1, #8
    223a:	408e      	lsls	r6, r1
    223c:	0013      	movs	r3, r2
    223e:	4333      	orrs	r3, r6
    2240:	4699      	mov	r9, r3
    2242:	465b      	mov	r3, fp
    2244:	408b      	lsls	r3, r1
    2246:	4698      	mov	r8, r3
    2248:	2300      	movs	r3, #0
    224a:	4c3c      	ldr	r4, [pc, #240]	; (233c <__aeabi_ddiv+0x1f0>)
    224c:	2600      	movs	r6, #0
    224e:	1a24      	subs	r4, r4, r0
    2250:	9303      	str	r3, [sp, #12]
    2252:	e79f      	b.n	2194 <__aeabi_ddiv+0x48>
    2254:	4651      	mov	r1, sl
    2256:	465a      	mov	r2, fp
    2258:	4311      	orrs	r1, r2
    225a:	d129      	bne.n	22b0 <__aeabi_ddiv+0x164>
    225c:	2200      	movs	r2, #0
    225e:	4693      	mov	fp, r2
    2260:	3202      	adds	r2, #2
    2262:	e7b1      	b.n	21c8 <__aeabi_ddiv+0x7c>
    2264:	4659      	mov	r1, fp
    2266:	4301      	orrs	r1, r0
    2268:	d01e      	beq.n	22a8 <__aeabi_ddiv+0x15c>
    226a:	465b      	mov	r3, fp
    226c:	2b00      	cmp	r3, #0
    226e:	d100      	bne.n	2272 <__aeabi_ddiv+0x126>
    2270:	e19e      	b.n	25b0 <__aeabi_ddiv+0x464>
    2272:	4658      	mov	r0, fp
    2274:	f001 f8a0 	bl	33b8 <__clzsi2>
    2278:	0003      	movs	r3, r0
    227a:	3b0b      	subs	r3, #11
    227c:	2b1c      	cmp	r3, #28
    227e:	dd00      	ble.n	2282 <__aeabi_ddiv+0x136>
    2280:	e18f      	b.n	25a2 <__aeabi_ddiv+0x456>
    2282:	0002      	movs	r2, r0
    2284:	4659      	mov	r1, fp
    2286:	3a08      	subs	r2, #8
    2288:	4091      	lsls	r1, r2
    228a:	468b      	mov	fp, r1
    228c:	211d      	movs	r1, #29
    228e:	1acb      	subs	r3, r1, r3
    2290:	4651      	mov	r1, sl
    2292:	40d9      	lsrs	r1, r3
    2294:	000b      	movs	r3, r1
    2296:	4659      	mov	r1, fp
    2298:	430b      	orrs	r3, r1
    229a:	4651      	mov	r1, sl
    229c:	469b      	mov	fp, r3
    229e:	4091      	lsls	r1, r2
    22a0:	4b26      	ldr	r3, [pc, #152]	; (233c <__aeabi_ddiv+0x1f0>)
    22a2:	2200      	movs	r2, #0
    22a4:	1a1b      	subs	r3, r3, r0
    22a6:	e78f      	b.n	21c8 <__aeabi_ddiv+0x7c>
    22a8:	2300      	movs	r3, #0
    22aa:	2201      	movs	r2, #1
    22ac:	469b      	mov	fp, r3
    22ae:	e78b      	b.n	21c8 <__aeabi_ddiv+0x7c>
    22b0:	4651      	mov	r1, sl
    22b2:	2203      	movs	r2, #3
    22b4:	e788      	b.n	21c8 <__aeabi_ddiv+0x7c>
    22b6:	2300      	movs	r3, #0
    22b8:	4698      	mov	r8, r3
    22ba:	3301      	adds	r3, #1
    22bc:	2604      	movs	r6, #4
    22be:	2400      	movs	r4, #0
    22c0:	9303      	str	r3, [sp, #12]
    22c2:	e767      	b.n	2194 <__aeabi_ddiv+0x48>
    22c4:	2303      	movs	r3, #3
    22c6:	46b1      	mov	r9, r6
    22c8:	9303      	str	r3, [sp, #12]
    22ca:	260c      	movs	r6, #12
    22cc:	e762      	b.n	2194 <__aeabi_ddiv+0x48>
    22ce:	2a03      	cmp	r2, #3
    22d0:	d100      	bne.n	22d4 <__aeabi_ddiv+0x188>
    22d2:	e25c      	b.n	278e <__aeabi_ddiv+0x642>
    22d4:	9b01      	ldr	r3, [sp, #4]
    22d6:	2a01      	cmp	r2, #1
    22d8:	d000      	beq.n	22dc <__aeabi_ddiv+0x190>
    22da:	e1e4      	b.n	26a6 <__aeabi_ddiv+0x55a>
    22dc:	4013      	ands	r3, r2
    22de:	469c      	mov	ip, r3
    22e0:	2300      	movs	r3, #0
    22e2:	2400      	movs	r4, #0
    22e4:	2200      	movs	r2, #0
    22e6:	4698      	mov	r8, r3
    22e8:	2100      	movs	r1, #0
    22ea:	0312      	lsls	r2, r2, #12
    22ec:	0b13      	lsrs	r3, r2, #12
    22ee:	0d0a      	lsrs	r2, r1, #20
    22f0:	0512      	lsls	r2, r2, #20
    22f2:	431a      	orrs	r2, r3
    22f4:	0523      	lsls	r3, r4, #20
    22f6:	4c12      	ldr	r4, [pc, #72]	; (2340 <__aeabi_ddiv+0x1f4>)
    22f8:	4640      	mov	r0, r8
    22fa:	4022      	ands	r2, r4
    22fc:	4313      	orrs	r3, r2
    22fe:	4662      	mov	r2, ip
    2300:	005b      	lsls	r3, r3, #1
    2302:	07d2      	lsls	r2, r2, #31
    2304:	085b      	lsrs	r3, r3, #1
    2306:	4313      	orrs	r3, r2
    2308:	0019      	movs	r1, r3
    230a:	b007      	add	sp, #28
    230c:	bc3c      	pop	{r2, r3, r4, r5}
    230e:	4690      	mov	r8, r2
    2310:	4699      	mov	r9, r3
    2312:	46a2      	mov	sl, r4
    2314:	46ab      	mov	fp, r5
    2316:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2318:	2300      	movs	r3, #0
    231a:	2280      	movs	r2, #128	; 0x80
    231c:	469c      	mov	ip, r3
    231e:	0312      	lsls	r2, r2, #12
    2320:	4698      	mov	r8, r3
    2322:	4c03      	ldr	r4, [pc, #12]	; (2330 <__aeabi_ddiv+0x1e4>)
    2324:	e7e0      	b.n	22e8 <__aeabi_ddiv+0x19c>
    2326:	2300      	movs	r3, #0
    2328:	4c01      	ldr	r4, [pc, #4]	; (2330 <__aeabi_ddiv+0x1e4>)
    232a:	2200      	movs	r2, #0
    232c:	4698      	mov	r8, r3
    232e:	e7db      	b.n	22e8 <__aeabi_ddiv+0x19c>
    2330:	000007ff 	.word	0x000007ff
    2334:	fffffc01 	.word	0xfffffc01
    2338:	00003674 	.word	0x00003674
    233c:	fffffc0d 	.word	0xfffffc0d
    2340:	800fffff 	.word	0x800fffff
    2344:	45d9      	cmp	r9, fp
    2346:	d900      	bls.n	234a <__aeabi_ddiv+0x1fe>
    2348:	e139      	b.n	25be <__aeabi_ddiv+0x472>
    234a:	d100      	bne.n	234e <__aeabi_ddiv+0x202>
    234c:	e134      	b.n	25b8 <__aeabi_ddiv+0x46c>
    234e:	2300      	movs	r3, #0
    2350:	4646      	mov	r6, r8
    2352:	464d      	mov	r5, r9
    2354:	469a      	mov	sl, r3
    2356:	3c01      	subs	r4, #1
    2358:	465b      	mov	r3, fp
    235a:	0e0a      	lsrs	r2, r1, #24
    235c:	021b      	lsls	r3, r3, #8
    235e:	431a      	orrs	r2, r3
    2360:	020b      	lsls	r3, r1, #8
    2362:	0c17      	lsrs	r7, r2, #16
    2364:	9303      	str	r3, [sp, #12]
    2366:	0413      	lsls	r3, r2, #16
    2368:	0c1b      	lsrs	r3, r3, #16
    236a:	0039      	movs	r1, r7
    236c:	0028      	movs	r0, r5
    236e:	4690      	mov	r8, r2
    2370:	9301      	str	r3, [sp, #4]
    2372:	f7ff fa3b 	bl	17ec <__udivsi3>
    2376:	0002      	movs	r2, r0
    2378:	9b01      	ldr	r3, [sp, #4]
    237a:	4683      	mov	fp, r0
    237c:	435a      	muls	r2, r3
    237e:	0028      	movs	r0, r5
    2380:	0039      	movs	r1, r7
    2382:	4691      	mov	r9, r2
    2384:	f7ff fab8 	bl	18f8 <__aeabi_uidivmod>
    2388:	0c35      	lsrs	r5, r6, #16
    238a:	0409      	lsls	r1, r1, #16
    238c:	430d      	orrs	r5, r1
    238e:	45a9      	cmp	r9, r5
    2390:	d90d      	bls.n	23ae <__aeabi_ddiv+0x262>
    2392:	465b      	mov	r3, fp
    2394:	4445      	add	r5, r8
    2396:	3b01      	subs	r3, #1
    2398:	45a8      	cmp	r8, r5
    239a:	d900      	bls.n	239e <__aeabi_ddiv+0x252>
    239c:	e13a      	b.n	2614 <__aeabi_ddiv+0x4c8>
    239e:	45a9      	cmp	r9, r5
    23a0:	d800      	bhi.n	23a4 <__aeabi_ddiv+0x258>
    23a2:	e137      	b.n	2614 <__aeabi_ddiv+0x4c8>
    23a4:	2302      	movs	r3, #2
    23a6:	425b      	negs	r3, r3
    23a8:	469c      	mov	ip, r3
    23aa:	4445      	add	r5, r8
    23ac:	44e3      	add	fp, ip
    23ae:	464b      	mov	r3, r9
    23b0:	1aeb      	subs	r3, r5, r3
    23b2:	0039      	movs	r1, r7
    23b4:	0018      	movs	r0, r3
    23b6:	9304      	str	r3, [sp, #16]
    23b8:	f7ff fa18 	bl	17ec <__udivsi3>
    23bc:	9b01      	ldr	r3, [sp, #4]
    23be:	0005      	movs	r5, r0
    23c0:	4343      	muls	r3, r0
    23c2:	0039      	movs	r1, r7
    23c4:	9804      	ldr	r0, [sp, #16]
    23c6:	4699      	mov	r9, r3
    23c8:	f7ff fa96 	bl	18f8 <__aeabi_uidivmod>
    23cc:	0433      	lsls	r3, r6, #16
    23ce:	0409      	lsls	r1, r1, #16
    23d0:	0c1b      	lsrs	r3, r3, #16
    23d2:	430b      	orrs	r3, r1
    23d4:	4599      	cmp	r9, r3
    23d6:	d909      	bls.n	23ec <__aeabi_ddiv+0x2a0>
    23d8:	4443      	add	r3, r8
    23da:	1e6a      	subs	r2, r5, #1
    23dc:	4598      	cmp	r8, r3
    23de:	d900      	bls.n	23e2 <__aeabi_ddiv+0x296>
    23e0:	e11a      	b.n	2618 <__aeabi_ddiv+0x4cc>
    23e2:	4599      	cmp	r9, r3
    23e4:	d800      	bhi.n	23e8 <__aeabi_ddiv+0x29c>
    23e6:	e117      	b.n	2618 <__aeabi_ddiv+0x4cc>
    23e8:	3d02      	subs	r5, #2
    23ea:	4443      	add	r3, r8
    23ec:	464a      	mov	r2, r9
    23ee:	1a9b      	subs	r3, r3, r2
    23f0:	465a      	mov	r2, fp
    23f2:	0412      	lsls	r2, r2, #16
    23f4:	432a      	orrs	r2, r5
    23f6:	9903      	ldr	r1, [sp, #12]
    23f8:	4693      	mov	fp, r2
    23fa:	0c10      	lsrs	r0, r2, #16
    23fc:	0c0a      	lsrs	r2, r1, #16
    23fe:	4691      	mov	r9, r2
    2400:	0409      	lsls	r1, r1, #16
    2402:	465a      	mov	r2, fp
    2404:	0c09      	lsrs	r1, r1, #16
    2406:	464e      	mov	r6, r9
    2408:	000d      	movs	r5, r1
    240a:	0412      	lsls	r2, r2, #16
    240c:	0c12      	lsrs	r2, r2, #16
    240e:	4345      	muls	r5, r0
    2410:	9105      	str	r1, [sp, #20]
    2412:	4351      	muls	r1, r2
    2414:	4372      	muls	r2, r6
    2416:	4370      	muls	r0, r6
    2418:	1952      	adds	r2, r2, r5
    241a:	0c0e      	lsrs	r6, r1, #16
    241c:	18b2      	adds	r2, r6, r2
    241e:	4295      	cmp	r5, r2
    2420:	d903      	bls.n	242a <__aeabi_ddiv+0x2de>
    2422:	2580      	movs	r5, #128	; 0x80
    2424:	026d      	lsls	r5, r5, #9
    2426:	46ac      	mov	ip, r5
    2428:	4460      	add	r0, ip
    242a:	0c15      	lsrs	r5, r2, #16
    242c:	0409      	lsls	r1, r1, #16
    242e:	0412      	lsls	r2, r2, #16
    2430:	0c09      	lsrs	r1, r1, #16
    2432:	1828      	adds	r0, r5, r0
    2434:	1852      	adds	r2, r2, r1
    2436:	4283      	cmp	r3, r0
    2438:	d200      	bcs.n	243c <__aeabi_ddiv+0x2f0>
    243a:	e0ce      	b.n	25da <__aeabi_ddiv+0x48e>
    243c:	d100      	bne.n	2440 <__aeabi_ddiv+0x2f4>
    243e:	e0c8      	b.n	25d2 <__aeabi_ddiv+0x486>
    2440:	1a1d      	subs	r5, r3, r0
    2442:	4653      	mov	r3, sl
    2444:	1a9e      	subs	r6, r3, r2
    2446:	45b2      	cmp	sl, r6
    2448:	4192      	sbcs	r2, r2
    244a:	4252      	negs	r2, r2
    244c:	1aab      	subs	r3, r5, r2
    244e:	469a      	mov	sl, r3
    2450:	4598      	cmp	r8, r3
    2452:	d100      	bne.n	2456 <__aeabi_ddiv+0x30a>
    2454:	e117      	b.n	2686 <__aeabi_ddiv+0x53a>
    2456:	0039      	movs	r1, r7
    2458:	0018      	movs	r0, r3
    245a:	f7ff f9c7 	bl	17ec <__udivsi3>
    245e:	9b01      	ldr	r3, [sp, #4]
    2460:	0005      	movs	r5, r0
    2462:	4343      	muls	r3, r0
    2464:	0039      	movs	r1, r7
    2466:	4650      	mov	r0, sl
    2468:	9304      	str	r3, [sp, #16]
    246a:	f7ff fa45 	bl	18f8 <__aeabi_uidivmod>
    246e:	9804      	ldr	r0, [sp, #16]
    2470:	040b      	lsls	r3, r1, #16
    2472:	0c31      	lsrs	r1, r6, #16
    2474:	4319      	orrs	r1, r3
    2476:	4288      	cmp	r0, r1
    2478:	d909      	bls.n	248e <__aeabi_ddiv+0x342>
    247a:	4441      	add	r1, r8
    247c:	1e6b      	subs	r3, r5, #1
    247e:	4588      	cmp	r8, r1
    2480:	d900      	bls.n	2484 <__aeabi_ddiv+0x338>
    2482:	e107      	b.n	2694 <__aeabi_ddiv+0x548>
    2484:	4288      	cmp	r0, r1
    2486:	d800      	bhi.n	248a <__aeabi_ddiv+0x33e>
    2488:	e104      	b.n	2694 <__aeabi_ddiv+0x548>
    248a:	3d02      	subs	r5, #2
    248c:	4441      	add	r1, r8
    248e:	9b04      	ldr	r3, [sp, #16]
    2490:	1acb      	subs	r3, r1, r3
    2492:	0018      	movs	r0, r3
    2494:	0039      	movs	r1, r7
    2496:	9304      	str	r3, [sp, #16]
    2498:	f7ff f9a8 	bl	17ec <__udivsi3>
    249c:	9b01      	ldr	r3, [sp, #4]
    249e:	4682      	mov	sl, r0
    24a0:	4343      	muls	r3, r0
    24a2:	0039      	movs	r1, r7
    24a4:	9804      	ldr	r0, [sp, #16]
    24a6:	9301      	str	r3, [sp, #4]
    24a8:	f7ff fa26 	bl	18f8 <__aeabi_uidivmod>
    24ac:	9801      	ldr	r0, [sp, #4]
    24ae:	040b      	lsls	r3, r1, #16
    24b0:	0431      	lsls	r1, r6, #16
    24b2:	0c09      	lsrs	r1, r1, #16
    24b4:	4319      	orrs	r1, r3
    24b6:	4288      	cmp	r0, r1
    24b8:	d90d      	bls.n	24d6 <__aeabi_ddiv+0x38a>
    24ba:	4653      	mov	r3, sl
    24bc:	4441      	add	r1, r8
    24be:	3b01      	subs	r3, #1
    24c0:	4588      	cmp	r8, r1
    24c2:	d900      	bls.n	24c6 <__aeabi_ddiv+0x37a>
    24c4:	e0e8      	b.n	2698 <__aeabi_ddiv+0x54c>
    24c6:	4288      	cmp	r0, r1
    24c8:	d800      	bhi.n	24cc <__aeabi_ddiv+0x380>
    24ca:	e0e5      	b.n	2698 <__aeabi_ddiv+0x54c>
    24cc:	2302      	movs	r3, #2
    24ce:	425b      	negs	r3, r3
    24d0:	469c      	mov	ip, r3
    24d2:	4441      	add	r1, r8
    24d4:	44e2      	add	sl, ip
    24d6:	9b01      	ldr	r3, [sp, #4]
    24d8:	042d      	lsls	r5, r5, #16
    24da:	1ace      	subs	r6, r1, r3
    24dc:	4651      	mov	r1, sl
    24de:	4329      	orrs	r1, r5
    24e0:	9d05      	ldr	r5, [sp, #20]
    24e2:	464f      	mov	r7, r9
    24e4:	002a      	movs	r2, r5
    24e6:	040b      	lsls	r3, r1, #16
    24e8:	0c08      	lsrs	r0, r1, #16
    24ea:	0c1b      	lsrs	r3, r3, #16
    24ec:	435a      	muls	r2, r3
    24ee:	4345      	muls	r5, r0
    24f0:	437b      	muls	r3, r7
    24f2:	4378      	muls	r0, r7
    24f4:	195b      	adds	r3, r3, r5
    24f6:	0c17      	lsrs	r7, r2, #16
    24f8:	18fb      	adds	r3, r7, r3
    24fa:	429d      	cmp	r5, r3
    24fc:	d903      	bls.n	2506 <__aeabi_ddiv+0x3ba>
    24fe:	2580      	movs	r5, #128	; 0x80
    2500:	026d      	lsls	r5, r5, #9
    2502:	46ac      	mov	ip, r5
    2504:	4460      	add	r0, ip
    2506:	0c1d      	lsrs	r5, r3, #16
    2508:	0412      	lsls	r2, r2, #16
    250a:	041b      	lsls	r3, r3, #16
    250c:	0c12      	lsrs	r2, r2, #16
    250e:	1828      	adds	r0, r5, r0
    2510:	189b      	adds	r3, r3, r2
    2512:	4286      	cmp	r6, r0
    2514:	d200      	bcs.n	2518 <__aeabi_ddiv+0x3cc>
    2516:	e093      	b.n	2640 <__aeabi_ddiv+0x4f4>
    2518:	d100      	bne.n	251c <__aeabi_ddiv+0x3d0>
    251a:	e08e      	b.n	263a <__aeabi_ddiv+0x4ee>
    251c:	2301      	movs	r3, #1
    251e:	4319      	orrs	r1, r3
    2520:	4ba0      	ldr	r3, [pc, #640]	; (27a4 <__aeabi_ddiv+0x658>)
    2522:	18e3      	adds	r3, r4, r3
    2524:	2b00      	cmp	r3, #0
    2526:	dc00      	bgt.n	252a <__aeabi_ddiv+0x3de>
    2528:	e099      	b.n	265e <__aeabi_ddiv+0x512>
    252a:	074a      	lsls	r2, r1, #29
    252c:	d000      	beq.n	2530 <__aeabi_ddiv+0x3e4>
    252e:	e09e      	b.n	266e <__aeabi_ddiv+0x522>
    2530:	465a      	mov	r2, fp
    2532:	01d2      	lsls	r2, r2, #7
    2534:	d506      	bpl.n	2544 <__aeabi_ddiv+0x3f8>
    2536:	465a      	mov	r2, fp
    2538:	4b9b      	ldr	r3, [pc, #620]	; (27a8 <__aeabi_ddiv+0x65c>)
    253a:	401a      	ands	r2, r3
    253c:	2380      	movs	r3, #128	; 0x80
    253e:	4693      	mov	fp, r2
    2540:	00db      	lsls	r3, r3, #3
    2542:	18e3      	adds	r3, r4, r3
    2544:	4a99      	ldr	r2, [pc, #612]	; (27ac <__aeabi_ddiv+0x660>)
    2546:	4293      	cmp	r3, r2
    2548:	dd68      	ble.n	261c <__aeabi_ddiv+0x4d0>
    254a:	2301      	movs	r3, #1
    254c:	9a02      	ldr	r2, [sp, #8]
    254e:	4c98      	ldr	r4, [pc, #608]	; (27b0 <__aeabi_ddiv+0x664>)
    2550:	401a      	ands	r2, r3
    2552:	2300      	movs	r3, #0
    2554:	4694      	mov	ip, r2
    2556:	4698      	mov	r8, r3
    2558:	2200      	movs	r2, #0
    255a:	e6c5      	b.n	22e8 <__aeabi_ddiv+0x19c>
    255c:	2280      	movs	r2, #128	; 0x80
    255e:	464b      	mov	r3, r9
    2560:	0312      	lsls	r2, r2, #12
    2562:	4213      	tst	r3, r2
    2564:	d00a      	beq.n	257c <__aeabi_ddiv+0x430>
    2566:	465b      	mov	r3, fp
    2568:	4213      	tst	r3, r2
    256a:	d106      	bne.n	257a <__aeabi_ddiv+0x42e>
    256c:	431a      	orrs	r2, r3
    256e:	0312      	lsls	r2, r2, #12
    2570:	0b12      	lsrs	r2, r2, #12
    2572:	46ac      	mov	ip, r5
    2574:	4688      	mov	r8, r1
    2576:	4c8e      	ldr	r4, [pc, #568]	; (27b0 <__aeabi_ddiv+0x664>)
    2578:	e6b6      	b.n	22e8 <__aeabi_ddiv+0x19c>
    257a:	464b      	mov	r3, r9
    257c:	431a      	orrs	r2, r3
    257e:	0312      	lsls	r2, r2, #12
    2580:	0b12      	lsrs	r2, r2, #12
    2582:	46bc      	mov	ip, r7
    2584:	4c8a      	ldr	r4, [pc, #552]	; (27b0 <__aeabi_ddiv+0x664>)
    2586:	e6af      	b.n	22e8 <__aeabi_ddiv+0x19c>
    2588:	0003      	movs	r3, r0
    258a:	465a      	mov	r2, fp
    258c:	3b28      	subs	r3, #40	; 0x28
    258e:	409a      	lsls	r2, r3
    2590:	2300      	movs	r3, #0
    2592:	4691      	mov	r9, r2
    2594:	4698      	mov	r8, r3
    2596:	e657      	b.n	2248 <__aeabi_ddiv+0xfc>
    2598:	4658      	mov	r0, fp
    259a:	f000 ff0d 	bl	33b8 <__clzsi2>
    259e:	3020      	adds	r0, #32
    25a0:	e640      	b.n	2224 <__aeabi_ddiv+0xd8>
    25a2:	0003      	movs	r3, r0
    25a4:	4652      	mov	r2, sl
    25a6:	3b28      	subs	r3, #40	; 0x28
    25a8:	409a      	lsls	r2, r3
    25aa:	2100      	movs	r1, #0
    25ac:	4693      	mov	fp, r2
    25ae:	e677      	b.n	22a0 <__aeabi_ddiv+0x154>
    25b0:	f000 ff02 	bl	33b8 <__clzsi2>
    25b4:	3020      	adds	r0, #32
    25b6:	e65f      	b.n	2278 <__aeabi_ddiv+0x12c>
    25b8:	4588      	cmp	r8, r1
    25ba:	d200      	bcs.n	25be <__aeabi_ddiv+0x472>
    25bc:	e6c7      	b.n	234e <__aeabi_ddiv+0x202>
    25be:	464b      	mov	r3, r9
    25c0:	07de      	lsls	r6, r3, #31
    25c2:	085d      	lsrs	r5, r3, #1
    25c4:	4643      	mov	r3, r8
    25c6:	085b      	lsrs	r3, r3, #1
    25c8:	431e      	orrs	r6, r3
    25ca:	4643      	mov	r3, r8
    25cc:	07db      	lsls	r3, r3, #31
    25ce:	469a      	mov	sl, r3
    25d0:	e6c2      	b.n	2358 <__aeabi_ddiv+0x20c>
    25d2:	2500      	movs	r5, #0
    25d4:	4592      	cmp	sl, r2
    25d6:	d300      	bcc.n	25da <__aeabi_ddiv+0x48e>
    25d8:	e733      	b.n	2442 <__aeabi_ddiv+0x2f6>
    25da:	9e03      	ldr	r6, [sp, #12]
    25dc:	4659      	mov	r1, fp
    25de:	46b4      	mov	ip, r6
    25e0:	44e2      	add	sl, ip
    25e2:	45b2      	cmp	sl, r6
    25e4:	41ad      	sbcs	r5, r5
    25e6:	426d      	negs	r5, r5
    25e8:	4445      	add	r5, r8
    25ea:	18eb      	adds	r3, r5, r3
    25ec:	3901      	subs	r1, #1
    25ee:	4598      	cmp	r8, r3
    25f0:	d207      	bcs.n	2602 <__aeabi_ddiv+0x4b6>
    25f2:	4298      	cmp	r0, r3
    25f4:	d900      	bls.n	25f8 <__aeabi_ddiv+0x4ac>
    25f6:	e07f      	b.n	26f8 <__aeabi_ddiv+0x5ac>
    25f8:	d100      	bne.n	25fc <__aeabi_ddiv+0x4b0>
    25fa:	e0bc      	b.n	2776 <__aeabi_ddiv+0x62a>
    25fc:	1a1d      	subs	r5, r3, r0
    25fe:	468b      	mov	fp, r1
    2600:	e71f      	b.n	2442 <__aeabi_ddiv+0x2f6>
    2602:	4598      	cmp	r8, r3
    2604:	d1fa      	bne.n	25fc <__aeabi_ddiv+0x4b0>
    2606:	9d03      	ldr	r5, [sp, #12]
    2608:	4555      	cmp	r5, sl
    260a:	d9f2      	bls.n	25f2 <__aeabi_ddiv+0x4a6>
    260c:	4643      	mov	r3, r8
    260e:	468b      	mov	fp, r1
    2610:	1a1d      	subs	r5, r3, r0
    2612:	e716      	b.n	2442 <__aeabi_ddiv+0x2f6>
    2614:	469b      	mov	fp, r3
    2616:	e6ca      	b.n	23ae <__aeabi_ddiv+0x262>
    2618:	0015      	movs	r5, r2
    261a:	e6e7      	b.n	23ec <__aeabi_ddiv+0x2a0>
    261c:	465a      	mov	r2, fp
    261e:	08c9      	lsrs	r1, r1, #3
    2620:	0752      	lsls	r2, r2, #29
    2622:	430a      	orrs	r2, r1
    2624:	055b      	lsls	r3, r3, #21
    2626:	4690      	mov	r8, r2
    2628:	0d5c      	lsrs	r4, r3, #21
    262a:	465a      	mov	r2, fp
    262c:	2301      	movs	r3, #1
    262e:	9902      	ldr	r1, [sp, #8]
    2630:	0252      	lsls	r2, r2, #9
    2632:	4019      	ands	r1, r3
    2634:	0b12      	lsrs	r2, r2, #12
    2636:	468c      	mov	ip, r1
    2638:	e656      	b.n	22e8 <__aeabi_ddiv+0x19c>
    263a:	2b00      	cmp	r3, #0
    263c:	d100      	bne.n	2640 <__aeabi_ddiv+0x4f4>
    263e:	e76f      	b.n	2520 <__aeabi_ddiv+0x3d4>
    2640:	4446      	add	r6, r8
    2642:	1e4a      	subs	r2, r1, #1
    2644:	45b0      	cmp	r8, r6
    2646:	d929      	bls.n	269c <__aeabi_ddiv+0x550>
    2648:	0011      	movs	r1, r2
    264a:	4286      	cmp	r6, r0
    264c:	d000      	beq.n	2650 <__aeabi_ddiv+0x504>
    264e:	e765      	b.n	251c <__aeabi_ddiv+0x3d0>
    2650:	9a03      	ldr	r2, [sp, #12]
    2652:	4293      	cmp	r3, r2
    2654:	d000      	beq.n	2658 <__aeabi_ddiv+0x50c>
    2656:	e761      	b.n	251c <__aeabi_ddiv+0x3d0>
    2658:	e762      	b.n	2520 <__aeabi_ddiv+0x3d4>
    265a:	2101      	movs	r1, #1
    265c:	4249      	negs	r1, r1
    265e:	2001      	movs	r0, #1
    2660:	1ac2      	subs	r2, r0, r3
    2662:	2a38      	cmp	r2, #56	; 0x38
    2664:	dd21      	ble.n	26aa <__aeabi_ddiv+0x55e>
    2666:	9b02      	ldr	r3, [sp, #8]
    2668:	4003      	ands	r3, r0
    266a:	469c      	mov	ip, r3
    266c:	e638      	b.n	22e0 <__aeabi_ddiv+0x194>
    266e:	220f      	movs	r2, #15
    2670:	400a      	ands	r2, r1
    2672:	2a04      	cmp	r2, #4
    2674:	d100      	bne.n	2678 <__aeabi_ddiv+0x52c>
    2676:	e75b      	b.n	2530 <__aeabi_ddiv+0x3e4>
    2678:	000a      	movs	r2, r1
    267a:	1d11      	adds	r1, r2, #4
    267c:	4291      	cmp	r1, r2
    267e:	4192      	sbcs	r2, r2
    2680:	4252      	negs	r2, r2
    2682:	4493      	add	fp, r2
    2684:	e754      	b.n	2530 <__aeabi_ddiv+0x3e4>
    2686:	4b47      	ldr	r3, [pc, #284]	; (27a4 <__aeabi_ddiv+0x658>)
    2688:	18e3      	adds	r3, r4, r3
    268a:	2b00      	cmp	r3, #0
    268c:	dde5      	ble.n	265a <__aeabi_ddiv+0x50e>
    268e:	2201      	movs	r2, #1
    2690:	4252      	negs	r2, r2
    2692:	e7f2      	b.n	267a <__aeabi_ddiv+0x52e>
    2694:	001d      	movs	r5, r3
    2696:	e6fa      	b.n	248e <__aeabi_ddiv+0x342>
    2698:	469a      	mov	sl, r3
    269a:	e71c      	b.n	24d6 <__aeabi_ddiv+0x38a>
    269c:	42b0      	cmp	r0, r6
    269e:	d839      	bhi.n	2714 <__aeabi_ddiv+0x5c8>
    26a0:	d06e      	beq.n	2780 <__aeabi_ddiv+0x634>
    26a2:	0011      	movs	r1, r2
    26a4:	e73a      	b.n	251c <__aeabi_ddiv+0x3d0>
    26a6:	9302      	str	r3, [sp, #8]
    26a8:	e73a      	b.n	2520 <__aeabi_ddiv+0x3d4>
    26aa:	2a1f      	cmp	r2, #31
    26ac:	dc3c      	bgt.n	2728 <__aeabi_ddiv+0x5dc>
    26ae:	2320      	movs	r3, #32
    26b0:	1a9b      	subs	r3, r3, r2
    26b2:	000c      	movs	r4, r1
    26b4:	4658      	mov	r0, fp
    26b6:	4099      	lsls	r1, r3
    26b8:	4098      	lsls	r0, r3
    26ba:	1e4b      	subs	r3, r1, #1
    26bc:	4199      	sbcs	r1, r3
    26be:	465b      	mov	r3, fp
    26c0:	40d4      	lsrs	r4, r2
    26c2:	40d3      	lsrs	r3, r2
    26c4:	4320      	orrs	r0, r4
    26c6:	4308      	orrs	r0, r1
    26c8:	001a      	movs	r2, r3
    26ca:	0743      	lsls	r3, r0, #29
    26cc:	d009      	beq.n	26e2 <__aeabi_ddiv+0x596>
    26ce:	230f      	movs	r3, #15
    26d0:	4003      	ands	r3, r0
    26d2:	2b04      	cmp	r3, #4
    26d4:	d005      	beq.n	26e2 <__aeabi_ddiv+0x596>
    26d6:	0001      	movs	r1, r0
    26d8:	1d08      	adds	r0, r1, #4
    26da:	4288      	cmp	r0, r1
    26dc:	419b      	sbcs	r3, r3
    26de:	425b      	negs	r3, r3
    26e0:	18d2      	adds	r2, r2, r3
    26e2:	0213      	lsls	r3, r2, #8
    26e4:	d53a      	bpl.n	275c <__aeabi_ddiv+0x610>
    26e6:	2301      	movs	r3, #1
    26e8:	9a02      	ldr	r2, [sp, #8]
    26ea:	2401      	movs	r4, #1
    26ec:	401a      	ands	r2, r3
    26ee:	2300      	movs	r3, #0
    26f0:	4694      	mov	ip, r2
    26f2:	4698      	mov	r8, r3
    26f4:	2200      	movs	r2, #0
    26f6:	e5f7      	b.n	22e8 <__aeabi_ddiv+0x19c>
    26f8:	2102      	movs	r1, #2
    26fa:	4249      	negs	r1, r1
    26fc:	468c      	mov	ip, r1
    26fe:	9d03      	ldr	r5, [sp, #12]
    2700:	44e3      	add	fp, ip
    2702:	46ac      	mov	ip, r5
    2704:	44e2      	add	sl, ip
    2706:	45aa      	cmp	sl, r5
    2708:	41ad      	sbcs	r5, r5
    270a:	426d      	negs	r5, r5
    270c:	4445      	add	r5, r8
    270e:	18ed      	adds	r5, r5, r3
    2710:	1a2d      	subs	r5, r5, r0
    2712:	e696      	b.n	2442 <__aeabi_ddiv+0x2f6>
    2714:	1e8a      	subs	r2, r1, #2
    2716:	9903      	ldr	r1, [sp, #12]
    2718:	004d      	lsls	r5, r1, #1
    271a:	428d      	cmp	r5, r1
    271c:	4189      	sbcs	r1, r1
    271e:	4249      	negs	r1, r1
    2720:	4441      	add	r1, r8
    2722:	1876      	adds	r6, r6, r1
    2724:	9503      	str	r5, [sp, #12]
    2726:	e78f      	b.n	2648 <__aeabi_ddiv+0x4fc>
    2728:	201f      	movs	r0, #31
    272a:	4240      	negs	r0, r0
    272c:	1ac3      	subs	r3, r0, r3
    272e:	4658      	mov	r0, fp
    2730:	40d8      	lsrs	r0, r3
    2732:	0003      	movs	r3, r0
    2734:	2a20      	cmp	r2, #32
    2736:	d028      	beq.n	278a <__aeabi_ddiv+0x63e>
    2738:	2040      	movs	r0, #64	; 0x40
    273a:	465d      	mov	r5, fp
    273c:	1a82      	subs	r2, r0, r2
    273e:	4095      	lsls	r5, r2
    2740:	4329      	orrs	r1, r5
    2742:	1e4a      	subs	r2, r1, #1
    2744:	4191      	sbcs	r1, r2
    2746:	4319      	orrs	r1, r3
    2748:	2307      	movs	r3, #7
    274a:	2200      	movs	r2, #0
    274c:	400b      	ands	r3, r1
    274e:	d009      	beq.n	2764 <__aeabi_ddiv+0x618>
    2750:	230f      	movs	r3, #15
    2752:	2200      	movs	r2, #0
    2754:	400b      	ands	r3, r1
    2756:	0008      	movs	r0, r1
    2758:	2b04      	cmp	r3, #4
    275a:	d1bd      	bne.n	26d8 <__aeabi_ddiv+0x58c>
    275c:	0001      	movs	r1, r0
    275e:	0753      	lsls	r3, r2, #29
    2760:	0252      	lsls	r2, r2, #9
    2762:	0b12      	lsrs	r2, r2, #12
    2764:	08c9      	lsrs	r1, r1, #3
    2766:	4319      	orrs	r1, r3
    2768:	2301      	movs	r3, #1
    276a:	4688      	mov	r8, r1
    276c:	9902      	ldr	r1, [sp, #8]
    276e:	2400      	movs	r4, #0
    2770:	4019      	ands	r1, r3
    2772:	468c      	mov	ip, r1
    2774:	e5b8      	b.n	22e8 <__aeabi_ddiv+0x19c>
    2776:	4552      	cmp	r2, sl
    2778:	d8be      	bhi.n	26f8 <__aeabi_ddiv+0x5ac>
    277a:	468b      	mov	fp, r1
    277c:	2500      	movs	r5, #0
    277e:	e660      	b.n	2442 <__aeabi_ddiv+0x2f6>
    2780:	9d03      	ldr	r5, [sp, #12]
    2782:	429d      	cmp	r5, r3
    2784:	d3c6      	bcc.n	2714 <__aeabi_ddiv+0x5c8>
    2786:	0011      	movs	r1, r2
    2788:	e762      	b.n	2650 <__aeabi_ddiv+0x504>
    278a:	2500      	movs	r5, #0
    278c:	e7d8      	b.n	2740 <__aeabi_ddiv+0x5f4>
    278e:	2280      	movs	r2, #128	; 0x80
    2790:	465b      	mov	r3, fp
    2792:	0312      	lsls	r2, r2, #12
    2794:	431a      	orrs	r2, r3
    2796:	9b01      	ldr	r3, [sp, #4]
    2798:	0312      	lsls	r2, r2, #12
    279a:	0b12      	lsrs	r2, r2, #12
    279c:	469c      	mov	ip, r3
    279e:	4688      	mov	r8, r1
    27a0:	4c03      	ldr	r4, [pc, #12]	; (27b0 <__aeabi_ddiv+0x664>)
    27a2:	e5a1      	b.n	22e8 <__aeabi_ddiv+0x19c>
    27a4:	000003ff 	.word	0x000003ff
    27a8:	feffffff 	.word	0xfeffffff
    27ac:	000007fe 	.word	0x000007fe
    27b0:	000007ff 	.word	0x000007ff

000027b4 <__aeabi_dmul>:
    27b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    27b6:	4657      	mov	r7, sl
    27b8:	4645      	mov	r5, r8
    27ba:	46de      	mov	lr, fp
    27bc:	464e      	mov	r6, r9
    27be:	b5e0      	push	{r5, r6, r7, lr}
    27c0:	030c      	lsls	r4, r1, #12
    27c2:	4698      	mov	r8, r3
    27c4:	004e      	lsls	r6, r1, #1
    27c6:	0b23      	lsrs	r3, r4, #12
    27c8:	b087      	sub	sp, #28
    27ca:	0007      	movs	r7, r0
    27cc:	4692      	mov	sl, r2
    27ce:	469b      	mov	fp, r3
    27d0:	0d76      	lsrs	r6, r6, #21
    27d2:	0fcd      	lsrs	r5, r1, #31
    27d4:	2e00      	cmp	r6, #0
    27d6:	d06b      	beq.n	28b0 <__aeabi_dmul+0xfc>
    27d8:	4b6d      	ldr	r3, [pc, #436]	; (2990 <__aeabi_dmul+0x1dc>)
    27da:	429e      	cmp	r6, r3
    27dc:	d035      	beq.n	284a <__aeabi_dmul+0x96>
    27de:	2480      	movs	r4, #128	; 0x80
    27e0:	465b      	mov	r3, fp
    27e2:	0f42      	lsrs	r2, r0, #29
    27e4:	0424      	lsls	r4, r4, #16
    27e6:	00db      	lsls	r3, r3, #3
    27e8:	4314      	orrs	r4, r2
    27ea:	431c      	orrs	r4, r3
    27ec:	00c3      	lsls	r3, r0, #3
    27ee:	4699      	mov	r9, r3
    27f0:	4b68      	ldr	r3, [pc, #416]	; (2994 <__aeabi_dmul+0x1e0>)
    27f2:	46a3      	mov	fp, r4
    27f4:	469c      	mov	ip, r3
    27f6:	2300      	movs	r3, #0
    27f8:	2700      	movs	r7, #0
    27fa:	4466      	add	r6, ip
    27fc:	9302      	str	r3, [sp, #8]
    27fe:	4643      	mov	r3, r8
    2800:	031c      	lsls	r4, r3, #12
    2802:	005a      	lsls	r2, r3, #1
    2804:	0fdb      	lsrs	r3, r3, #31
    2806:	4650      	mov	r0, sl
    2808:	0b24      	lsrs	r4, r4, #12
    280a:	0d52      	lsrs	r2, r2, #21
    280c:	4698      	mov	r8, r3
    280e:	d100      	bne.n	2812 <__aeabi_dmul+0x5e>
    2810:	e076      	b.n	2900 <__aeabi_dmul+0x14c>
    2812:	4b5f      	ldr	r3, [pc, #380]	; (2990 <__aeabi_dmul+0x1dc>)
    2814:	429a      	cmp	r2, r3
    2816:	d06d      	beq.n	28f4 <__aeabi_dmul+0x140>
    2818:	2380      	movs	r3, #128	; 0x80
    281a:	0f41      	lsrs	r1, r0, #29
    281c:	041b      	lsls	r3, r3, #16
    281e:	430b      	orrs	r3, r1
    2820:	495c      	ldr	r1, [pc, #368]	; (2994 <__aeabi_dmul+0x1e0>)
    2822:	00e4      	lsls	r4, r4, #3
    2824:	468c      	mov	ip, r1
    2826:	431c      	orrs	r4, r3
    2828:	00c3      	lsls	r3, r0, #3
    282a:	2000      	movs	r0, #0
    282c:	4462      	add	r2, ip
    282e:	4641      	mov	r1, r8
    2830:	18b6      	adds	r6, r6, r2
    2832:	4069      	eors	r1, r5
    2834:	1c72      	adds	r2, r6, #1
    2836:	9101      	str	r1, [sp, #4]
    2838:	4694      	mov	ip, r2
    283a:	4307      	orrs	r7, r0
    283c:	2f0f      	cmp	r7, #15
    283e:	d900      	bls.n	2842 <__aeabi_dmul+0x8e>
    2840:	e0b0      	b.n	29a4 <__aeabi_dmul+0x1f0>
    2842:	4a55      	ldr	r2, [pc, #340]	; (2998 <__aeabi_dmul+0x1e4>)
    2844:	00bf      	lsls	r7, r7, #2
    2846:	59d2      	ldr	r2, [r2, r7]
    2848:	4697      	mov	pc, r2
    284a:	465b      	mov	r3, fp
    284c:	4303      	orrs	r3, r0
    284e:	4699      	mov	r9, r3
    2850:	d000      	beq.n	2854 <__aeabi_dmul+0xa0>
    2852:	e087      	b.n	2964 <__aeabi_dmul+0x1b0>
    2854:	2300      	movs	r3, #0
    2856:	469b      	mov	fp, r3
    2858:	3302      	adds	r3, #2
    285a:	2708      	movs	r7, #8
    285c:	9302      	str	r3, [sp, #8]
    285e:	e7ce      	b.n	27fe <__aeabi_dmul+0x4a>
    2860:	4642      	mov	r2, r8
    2862:	9201      	str	r2, [sp, #4]
    2864:	2802      	cmp	r0, #2
    2866:	d067      	beq.n	2938 <__aeabi_dmul+0x184>
    2868:	2803      	cmp	r0, #3
    286a:	d100      	bne.n	286e <__aeabi_dmul+0xba>
    286c:	e20e      	b.n	2c8c <__aeabi_dmul+0x4d8>
    286e:	2801      	cmp	r0, #1
    2870:	d000      	beq.n	2874 <__aeabi_dmul+0xc0>
    2872:	e162      	b.n	2b3a <__aeabi_dmul+0x386>
    2874:	2300      	movs	r3, #0
    2876:	2400      	movs	r4, #0
    2878:	2200      	movs	r2, #0
    287a:	4699      	mov	r9, r3
    287c:	9901      	ldr	r1, [sp, #4]
    287e:	4001      	ands	r1, r0
    2880:	b2cd      	uxtb	r5, r1
    2882:	2100      	movs	r1, #0
    2884:	0312      	lsls	r2, r2, #12
    2886:	0d0b      	lsrs	r3, r1, #20
    2888:	0b12      	lsrs	r2, r2, #12
    288a:	051b      	lsls	r3, r3, #20
    288c:	4313      	orrs	r3, r2
    288e:	4a43      	ldr	r2, [pc, #268]	; (299c <__aeabi_dmul+0x1e8>)
    2890:	0524      	lsls	r4, r4, #20
    2892:	4013      	ands	r3, r2
    2894:	431c      	orrs	r4, r3
    2896:	0064      	lsls	r4, r4, #1
    2898:	07ed      	lsls	r5, r5, #31
    289a:	0864      	lsrs	r4, r4, #1
    289c:	432c      	orrs	r4, r5
    289e:	4648      	mov	r0, r9
    28a0:	0021      	movs	r1, r4
    28a2:	b007      	add	sp, #28
    28a4:	bc3c      	pop	{r2, r3, r4, r5}
    28a6:	4690      	mov	r8, r2
    28a8:	4699      	mov	r9, r3
    28aa:	46a2      	mov	sl, r4
    28ac:	46ab      	mov	fp, r5
    28ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28b0:	4303      	orrs	r3, r0
    28b2:	4699      	mov	r9, r3
    28b4:	d04f      	beq.n	2956 <__aeabi_dmul+0x1a2>
    28b6:	465b      	mov	r3, fp
    28b8:	2b00      	cmp	r3, #0
    28ba:	d100      	bne.n	28be <__aeabi_dmul+0x10a>
    28bc:	e189      	b.n	2bd2 <__aeabi_dmul+0x41e>
    28be:	4658      	mov	r0, fp
    28c0:	f000 fd7a 	bl	33b8 <__clzsi2>
    28c4:	0003      	movs	r3, r0
    28c6:	3b0b      	subs	r3, #11
    28c8:	2b1c      	cmp	r3, #28
    28ca:	dd00      	ble.n	28ce <__aeabi_dmul+0x11a>
    28cc:	e17a      	b.n	2bc4 <__aeabi_dmul+0x410>
    28ce:	221d      	movs	r2, #29
    28d0:	1ad3      	subs	r3, r2, r3
    28d2:	003a      	movs	r2, r7
    28d4:	0001      	movs	r1, r0
    28d6:	465c      	mov	r4, fp
    28d8:	40da      	lsrs	r2, r3
    28da:	3908      	subs	r1, #8
    28dc:	408c      	lsls	r4, r1
    28de:	0013      	movs	r3, r2
    28e0:	408f      	lsls	r7, r1
    28e2:	4323      	orrs	r3, r4
    28e4:	469b      	mov	fp, r3
    28e6:	46b9      	mov	r9, r7
    28e8:	2300      	movs	r3, #0
    28ea:	4e2d      	ldr	r6, [pc, #180]	; (29a0 <__aeabi_dmul+0x1ec>)
    28ec:	2700      	movs	r7, #0
    28ee:	1a36      	subs	r6, r6, r0
    28f0:	9302      	str	r3, [sp, #8]
    28f2:	e784      	b.n	27fe <__aeabi_dmul+0x4a>
    28f4:	4653      	mov	r3, sl
    28f6:	4323      	orrs	r3, r4
    28f8:	d12a      	bne.n	2950 <__aeabi_dmul+0x19c>
    28fa:	2400      	movs	r4, #0
    28fc:	2002      	movs	r0, #2
    28fe:	e796      	b.n	282e <__aeabi_dmul+0x7a>
    2900:	4653      	mov	r3, sl
    2902:	4323      	orrs	r3, r4
    2904:	d020      	beq.n	2948 <__aeabi_dmul+0x194>
    2906:	2c00      	cmp	r4, #0
    2908:	d100      	bne.n	290c <__aeabi_dmul+0x158>
    290a:	e157      	b.n	2bbc <__aeabi_dmul+0x408>
    290c:	0020      	movs	r0, r4
    290e:	f000 fd53 	bl	33b8 <__clzsi2>
    2912:	0003      	movs	r3, r0
    2914:	3b0b      	subs	r3, #11
    2916:	2b1c      	cmp	r3, #28
    2918:	dd00      	ble.n	291c <__aeabi_dmul+0x168>
    291a:	e149      	b.n	2bb0 <__aeabi_dmul+0x3fc>
    291c:	211d      	movs	r1, #29
    291e:	1acb      	subs	r3, r1, r3
    2920:	4651      	mov	r1, sl
    2922:	0002      	movs	r2, r0
    2924:	40d9      	lsrs	r1, r3
    2926:	4653      	mov	r3, sl
    2928:	3a08      	subs	r2, #8
    292a:	4094      	lsls	r4, r2
    292c:	4093      	lsls	r3, r2
    292e:	430c      	orrs	r4, r1
    2930:	4a1b      	ldr	r2, [pc, #108]	; (29a0 <__aeabi_dmul+0x1ec>)
    2932:	1a12      	subs	r2, r2, r0
    2934:	2000      	movs	r0, #0
    2936:	e77a      	b.n	282e <__aeabi_dmul+0x7a>
    2938:	2501      	movs	r5, #1
    293a:	9b01      	ldr	r3, [sp, #4]
    293c:	4c14      	ldr	r4, [pc, #80]	; (2990 <__aeabi_dmul+0x1dc>)
    293e:	401d      	ands	r5, r3
    2940:	2300      	movs	r3, #0
    2942:	2200      	movs	r2, #0
    2944:	4699      	mov	r9, r3
    2946:	e79c      	b.n	2882 <__aeabi_dmul+0xce>
    2948:	2400      	movs	r4, #0
    294a:	2200      	movs	r2, #0
    294c:	2001      	movs	r0, #1
    294e:	e76e      	b.n	282e <__aeabi_dmul+0x7a>
    2950:	4653      	mov	r3, sl
    2952:	2003      	movs	r0, #3
    2954:	e76b      	b.n	282e <__aeabi_dmul+0x7a>
    2956:	2300      	movs	r3, #0
    2958:	469b      	mov	fp, r3
    295a:	3301      	adds	r3, #1
    295c:	2704      	movs	r7, #4
    295e:	2600      	movs	r6, #0
    2960:	9302      	str	r3, [sp, #8]
    2962:	e74c      	b.n	27fe <__aeabi_dmul+0x4a>
    2964:	2303      	movs	r3, #3
    2966:	4681      	mov	r9, r0
    2968:	270c      	movs	r7, #12
    296a:	9302      	str	r3, [sp, #8]
    296c:	e747      	b.n	27fe <__aeabi_dmul+0x4a>
    296e:	2280      	movs	r2, #128	; 0x80
    2970:	2300      	movs	r3, #0
    2972:	2500      	movs	r5, #0
    2974:	0312      	lsls	r2, r2, #12
    2976:	4699      	mov	r9, r3
    2978:	4c05      	ldr	r4, [pc, #20]	; (2990 <__aeabi_dmul+0x1dc>)
    297a:	e782      	b.n	2882 <__aeabi_dmul+0xce>
    297c:	465c      	mov	r4, fp
    297e:	464b      	mov	r3, r9
    2980:	9802      	ldr	r0, [sp, #8]
    2982:	e76f      	b.n	2864 <__aeabi_dmul+0xb0>
    2984:	465c      	mov	r4, fp
    2986:	464b      	mov	r3, r9
    2988:	9501      	str	r5, [sp, #4]
    298a:	9802      	ldr	r0, [sp, #8]
    298c:	e76a      	b.n	2864 <__aeabi_dmul+0xb0>
    298e:	46c0      	nop			; (mov r8, r8)
    2990:	000007ff 	.word	0x000007ff
    2994:	fffffc01 	.word	0xfffffc01
    2998:	000036b4 	.word	0x000036b4
    299c:	800fffff 	.word	0x800fffff
    29a0:	fffffc0d 	.word	0xfffffc0d
    29a4:	464a      	mov	r2, r9
    29a6:	4649      	mov	r1, r9
    29a8:	0c17      	lsrs	r7, r2, #16
    29aa:	0c1a      	lsrs	r2, r3, #16
    29ac:	041b      	lsls	r3, r3, #16
    29ae:	0c1b      	lsrs	r3, r3, #16
    29b0:	0408      	lsls	r0, r1, #16
    29b2:	0019      	movs	r1, r3
    29b4:	0c00      	lsrs	r0, r0, #16
    29b6:	4341      	muls	r1, r0
    29b8:	0015      	movs	r5, r2
    29ba:	4688      	mov	r8, r1
    29bc:	0019      	movs	r1, r3
    29be:	437d      	muls	r5, r7
    29c0:	4379      	muls	r1, r7
    29c2:	9503      	str	r5, [sp, #12]
    29c4:	4689      	mov	r9, r1
    29c6:	0029      	movs	r1, r5
    29c8:	0015      	movs	r5, r2
    29ca:	4345      	muls	r5, r0
    29cc:	444d      	add	r5, r9
    29ce:	9502      	str	r5, [sp, #8]
    29d0:	4645      	mov	r5, r8
    29d2:	0c2d      	lsrs	r5, r5, #16
    29d4:	46aa      	mov	sl, r5
    29d6:	9d02      	ldr	r5, [sp, #8]
    29d8:	4455      	add	r5, sl
    29da:	45a9      	cmp	r9, r5
    29dc:	d906      	bls.n	29ec <__aeabi_dmul+0x238>
    29de:	468a      	mov	sl, r1
    29e0:	2180      	movs	r1, #128	; 0x80
    29e2:	0249      	lsls	r1, r1, #9
    29e4:	4689      	mov	r9, r1
    29e6:	44ca      	add	sl, r9
    29e8:	4651      	mov	r1, sl
    29ea:	9103      	str	r1, [sp, #12]
    29ec:	0c29      	lsrs	r1, r5, #16
    29ee:	9104      	str	r1, [sp, #16]
    29f0:	4641      	mov	r1, r8
    29f2:	0409      	lsls	r1, r1, #16
    29f4:	042d      	lsls	r5, r5, #16
    29f6:	0c09      	lsrs	r1, r1, #16
    29f8:	4688      	mov	r8, r1
    29fa:	0029      	movs	r1, r5
    29fc:	0c25      	lsrs	r5, r4, #16
    29fe:	0424      	lsls	r4, r4, #16
    2a00:	4441      	add	r1, r8
    2a02:	0c24      	lsrs	r4, r4, #16
    2a04:	9105      	str	r1, [sp, #20]
    2a06:	0021      	movs	r1, r4
    2a08:	4341      	muls	r1, r0
    2a0a:	4688      	mov	r8, r1
    2a0c:	0021      	movs	r1, r4
    2a0e:	4379      	muls	r1, r7
    2a10:	468a      	mov	sl, r1
    2a12:	4368      	muls	r0, r5
    2a14:	4641      	mov	r1, r8
    2a16:	4450      	add	r0, sl
    2a18:	4681      	mov	r9, r0
    2a1a:	0c08      	lsrs	r0, r1, #16
    2a1c:	4448      	add	r0, r9
    2a1e:	436f      	muls	r7, r5
    2a20:	4582      	cmp	sl, r0
    2a22:	d903      	bls.n	2a2c <__aeabi_dmul+0x278>
    2a24:	2180      	movs	r1, #128	; 0x80
    2a26:	0249      	lsls	r1, r1, #9
    2a28:	4689      	mov	r9, r1
    2a2a:	444f      	add	r7, r9
    2a2c:	0c01      	lsrs	r1, r0, #16
    2a2e:	4689      	mov	r9, r1
    2a30:	0039      	movs	r1, r7
    2a32:	4449      	add	r1, r9
    2a34:	9102      	str	r1, [sp, #8]
    2a36:	4641      	mov	r1, r8
    2a38:	040f      	lsls	r7, r1, #16
    2a3a:	9904      	ldr	r1, [sp, #16]
    2a3c:	0c3f      	lsrs	r7, r7, #16
    2a3e:	4688      	mov	r8, r1
    2a40:	0400      	lsls	r0, r0, #16
    2a42:	19c0      	adds	r0, r0, r7
    2a44:	4480      	add	r8, r0
    2a46:	4641      	mov	r1, r8
    2a48:	9104      	str	r1, [sp, #16]
    2a4a:	4659      	mov	r1, fp
    2a4c:	0c0f      	lsrs	r7, r1, #16
    2a4e:	0409      	lsls	r1, r1, #16
    2a50:	0c09      	lsrs	r1, r1, #16
    2a52:	4688      	mov	r8, r1
    2a54:	4359      	muls	r1, r3
    2a56:	468a      	mov	sl, r1
    2a58:	0039      	movs	r1, r7
    2a5a:	4351      	muls	r1, r2
    2a5c:	4689      	mov	r9, r1
    2a5e:	4641      	mov	r1, r8
    2a60:	434a      	muls	r2, r1
    2a62:	4651      	mov	r1, sl
    2a64:	0c09      	lsrs	r1, r1, #16
    2a66:	468b      	mov	fp, r1
    2a68:	437b      	muls	r3, r7
    2a6a:	18d2      	adds	r2, r2, r3
    2a6c:	445a      	add	r2, fp
    2a6e:	4293      	cmp	r3, r2
    2a70:	d903      	bls.n	2a7a <__aeabi_dmul+0x2c6>
    2a72:	2380      	movs	r3, #128	; 0x80
    2a74:	025b      	lsls	r3, r3, #9
    2a76:	469b      	mov	fp, r3
    2a78:	44d9      	add	r9, fp
    2a7a:	4651      	mov	r1, sl
    2a7c:	0409      	lsls	r1, r1, #16
    2a7e:	0c09      	lsrs	r1, r1, #16
    2a80:	468a      	mov	sl, r1
    2a82:	4641      	mov	r1, r8
    2a84:	4361      	muls	r1, r4
    2a86:	437c      	muls	r4, r7
    2a88:	0c13      	lsrs	r3, r2, #16
    2a8a:	0412      	lsls	r2, r2, #16
    2a8c:	444b      	add	r3, r9
    2a8e:	4452      	add	r2, sl
    2a90:	46a1      	mov	r9, r4
    2a92:	468a      	mov	sl, r1
    2a94:	003c      	movs	r4, r7
    2a96:	4641      	mov	r1, r8
    2a98:	436c      	muls	r4, r5
    2a9a:	434d      	muls	r5, r1
    2a9c:	4651      	mov	r1, sl
    2a9e:	444d      	add	r5, r9
    2aa0:	0c0f      	lsrs	r7, r1, #16
    2aa2:	197d      	adds	r5, r7, r5
    2aa4:	45a9      	cmp	r9, r5
    2aa6:	d903      	bls.n	2ab0 <__aeabi_dmul+0x2fc>
    2aa8:	2180      	movs	r1, #128	; 0x80
    2aaa:	0249      	lsls	r1, r1, #9
    2aac:	4688      	mov	r8, r1
    2aae:	4444      	add	r4, r8
    2ab0:	9f04      	ldr	r7, [sp, #16]
    2ab2:	9903      	ldr	r1, [sp, #12]
    2ab4:	46b8      	mov	r8, r7
    2ab6:	4441      	add	r1, r8
    2ab8:	468b      	mov	fp, r1
    2aba:	4583      	cmp	fp, r0
    2abc:	4180      	sbcs	r0, r0
    2abe:	4241      	negs	r1, r0
    2ac0:	4688      	mov	r8, r1
    2ac2:	4651      	mov	r1, sl
    2ac4:	0408      	lsls	r0, r1, #16
    2ac6:	042f      	lsls	r7, r5, #16
    2ac8:	0c00      	lsrs	r0, r0, #16
    2aca:	183f      	adds	r7, r7, r0
    2acc:	4658      	mov	r0, fp
    2ace:	9902      	ldr	r1, [sp, #8]
    2ad0:	1810      	adds	r0, r2, r0
    2ad2:	4689      	mov	r9, r1
    2ad4:	4290      	cmp	r0, r2
    2ad6:	4192      	sbcs	r2, r2
    2ad8:	444f      	add	r7, r9
    2ada:	46ba      	mov	sl, r7
    2adc:	4252      	negs	r2, r2
    2ade:	4699      	mov	r9, r3
    2ae0:	4693      	mov	fp, r2
    2ae2:	44c2      	add	sl, r8
    2ae4:	44d1      	add	r9, sl
    2ae6:	44cb      	add	fp, r9
    2ae8:	428f      	cmp	r7, r1
    2aea:	41bf      	sbcs	r7, r7
    2aec:	45c2      	cmp	sl, r8
    2aee:	4189      	sbcs	r1, r1
    2af0:	4599      	cmp	r9, r3
    2af2:	419b      	sbcs	r3, r3
    2af4:	4593      	cmp	fp, r2
    2af6:	4192      	sbcs	r2, r2
    2af8:	427f      	negs	r7, r7
    2afa:	4249      	negs	r1, r1
    2afc:	0c2d      	lsrs	r5, r5, #16
    2afe:	4252      	negs	r2, r2
    2b00:	430f      	orrs	r7, r1
    2b02:	425b      	negs	r3, r3
    2b04:	4313      	orrs	r3, r2
    2b06:	197f      	adds	r7, r7, r5
    2b08:	18ff      	adds	r7, r7, r3
    2b0a:	465b      	mov	r3, fp
    2b0c:	193c      	adds	r4, r7, r4
    2b0e:	0ddb      	lsrs	r3, r3, #23
    2b10:	9a05      	ldr	r2, [sp, #20]
    2b12:	0264      	lsls	r4, r4, #9
    2b14:	431c      	orrs	r4, r3
    2b16:	0243      	lsls	r3, r0, #9
    2b18:	4313      	orrs	r3, r2
    2b1a:	1e5d      	subs	r5, r3, #1
    2b1c:	41ab      	sbcs	r3, r5
    2b1e:	465a      	mov	r2, fp
    2b20:	0dc0      	lsrs	r0, r0, #23
    2b22:	4303      	orrs	r3, r0
    2b24:	0252      	lsls	r2, r2, #9
    2b26:	4313      	orrs	r3, r2
    2b28:	01e2      	lsls	r2, r4, #7
    2b2a:	d556      	bpl.n	2bda <__aeabi_dmul+0x426>
    2b2c:	2001      	movs	r0, #1
    2b2e:	085a      	lsrs	r2, r3, #1
    2b30:	4003      	ands	r3, r0
    2b32:	4313      	orrs	r3, r2
    2b34:	07e2      	lsls	r2, r4, #31
    2b36:	4313      	orrs	r3, r2
    2b38:	0864      	lsrs	r4, r4, #1
    2b3a:	485a      	ldr	r0, [pc, #360]	; (2ca4 <__aeabi_dmul+0x4f0>)
    2b3c:	4460      	add	r0, ip
    2b3e:	2800      	cmp	r0, #0
    2b40:	dd4d      	ble.n	2bde <__aeabi_dmul+0x42a>
    2b42:	075a      	lsls	r2, r3, #29
    2b44:	d009      	beq.n	2b5a <__aeabi_dmul+0x3a6>
    2b46:	220f      	movs	r2, #15
    2b48:	401a      	ands	r2, r3
    2b4a:	2a04      	cmp	r2, #4
    2b4c:	d005      	beq.n	2b5a <__aeabi_dmul+0x3a6>
    2b4e:	1d1a      	adds	r2, r3, #4
    2b50:	429a      	cmp	r2, r3
    2b52:	419b      	sbcs	r3, r3
    2b54:	425b      	negs	r3, r3
    2b56:	18e4      	adds	r4, r4, r3
    2b58:	0013      	movs	r3, r2
    2b5a:	01e2      	lsls	r2, r4, #7
    2b5c:	d504      	bpl.n	2b68 <__aeabi_dmul+0x3b4>
    2b5e:	2080      	movs	r0, #128	; 0x80
    2b60:	4a51      	ldr	r2, [pc, #324]	; (2ca8 <__aeabi_dmul+0x4f4>)
    2b62:	00c0      	lsls	r0, r0, #3
    2b64:	4014      	ands	r4, r2
    2b66:	4460      	add	r0, ip
    2b68:	4a50      	ldr	r2, [pc, #320]	; (2cac <__aeabi_dmul+0x4f8>)
    2b6a:	4290      	cmp	r0, r2
    2b6c:	dd00      	ble.n	2b70 <__aeabi_dmul+0x3bc>
    2b6e:	e6e3      	b.n	2938 <__aeabi_dmul+0x184>
    2b70:	2501      	movs	r5, #1
    2b72:	08db      	lsrs	r3, r3, #3
    2b74:	0762      	lsls	r2, r4, #29
    2b76:	431a      	orrs	r2, r3
    2b78:	0264      	lsls	r4, r4, #9
    2b7a:	9b01      	ldr	r3, [sp, #4]
    2b7c:	4691      	mov	r9, r2
    2b7e:	0b22      	lsrs	r2, r4, #12
    2b80:	0544      	lsls	r4, r0, #21
    2b82:	0d64      	lsrs	r4, r4, #21
    2b84:	401d      	ands	r5, r3
    2b86:	e67c      	b.n	2882 <__aeabi_dmul+0xce>
    2b88:	2280      	movs	r2, #128	; 0x80
    2b8a:	4659      	mov	r1, fp
    2b8c:	0312      	lsls	r2, r2, #12
    2b8e:	4211      	tst	r1, r2
    2b90:	d008      	beq.n	2ba4 <__aeabi_dmul+0x3f0>
    2b92:	4214      	tst	r4, r2
    2b94:	d106      	bne.n	2ba4 <__aeabi_dmul+0x3f0>
    2b96:	4322      	orrs	r2, r4
    2b98:	0312      	lsls	r2, r2, #12
    2b9a:	0b12      	lsrs	r2, r2, #12
    2b9c:	4645      	mov	r5, r8
    2b9e:	4699      	mov	r9, r3
    2ba0:	4c43      	ldr	r4, [pc, #268]	; (2cb0 <__aeabi_dmul+0x4fc>)
    2ba2:	e66e      	b.n	2882 <__aeabi_dmul+0xce>
    2ba4:	465b      	mov	r3, fp
    2ba6:	431a      	orrs	r2, r3
    2ba8:	0312      	lsls	r2, r2, #12
    2baa:	0b12      	lsrs	r2, r2, #12
    2bac:	4c40      	ldr	r4, [pc, #256]	; (2cb0 <__aeabi_dmul+0x4fc>)
    2bae:	e668      	b.n	2882 <__aeabi_dmul+0xce>
    2bb0:	0003      	movs	r3, r0
    2bb2:	4654      	mov	r4, sl
    2bb4:	3b28      	subs	r3, #40	; 0x28
    2bb6:	409c      	lsls	r4, r3
    2bb8:	2300      	movs	r3, #0
    2bba:	e6b9      	b.n	2930 <__aeabi_dmul+0x17c>
    2bbc:	f000 fbfc 	bl	33b8 <__clzsi2>
    2bc0:	3020      	adds	r0, #32
    2bc2:	e6a6      	b.n	2912 <__aeabi_dmul+0x15e>
    2bc4:	0003      	movs	r3, r0
    2bc6:	3b28      	subs	r3, #40	; 0x28
    2bc8:	409f      	lsls	r7, r3
    2bca:	2300      	movs	r3, #0
    2bcc:	46bb      	mov	fp, r7
    2bce:	4699      	mov	r9, r3
    2bd0:	e68a      	b.n	28e8 <__aeabi_dmul+0x134>
    2bd2:	f000 fbf1 	bl	33b8 <__clzsi2>
    2bd6:	3020      	adds	r0, #32
    2bd8:	e674      	b.n	28c4 <__aeabi_dmul+0x110>
    2bda:	46b4      	mov	ip, r6
    2bdc:	e7ad      	b.n	2b3a <__aeabi_dmul+0x386>
    2bde:	2501      	movs	r5, #1
    2be0:	1a2a      	subs	r2, r5, r0
    2be2:	2a38      	cmp	r2, #56	; 0x38
    2be4:	dd06      	ble.n	2bf4 <__aeabi_dmul+0x440>
    2be6:	9b01      	ldr	r3, [sp, #4]
    2be8:	2400      	movs	r4, #0
    2bea:	401d      	ands	r5, r3
    2bec:	2300      	movs	r3, #0
    2bee:	2200      	movs	r2, #0
    2bf0:	4699      	mov	r9, r3
    2bf2:	e646      	b.n	2882 <__aeabi_dmul+0xce>
    2bf4:	2a1f      	cmp	r2, #31
    2bf6:	dc21      	bgt.n	2c3c <__aeabi_dmul+0x488>
    2bf8:	2520      	movs	r5, #32
    2bfa:	0020      	movs	r0, r4
    2bfc:	1aad      	subs	r5, r5, r2
    2bfe:	001e      	movs	r6, r3
    2c00:	40ab      	lsls	r3, r5
    2c02:	40a8      	lsls	r0, r5
    2c04:	40d6      	lsrs	r6, r2
    2c06:	1e5d      	subs	r5, r3, #1
    2c08:	41ab      	sbcs	r3, r5
    2c0a:	4330      	orrs	r0, r6
    2c0c:	4318      	orrs	r0, r3
    2c0e:	40d4      	lsrs	r4, r2
    2c10:	0743      	lsls	r3, r0, #29
    2c12:	d009      	beq.n	2c28 <__aeabi_dmul+0x474>
    2c14:	230f      	movs	r3, #15
    2c16:	4003      	ands	r3, r0
    2c18:	2b04      	cmp	r3, #4
    2c1a:	d005      	beq.n	2c28 <__aeabi_dmul+0x474>
    2c1c:	0003      	movs	r3, r0
    2c1e:	1d18      	adds	r0, r3, #4
    2c20:	4298      	cmp	r0, r3
    2c22:	419b      	sbcs	r3, r3
    2c24:	425b      	negs	r3, r3
    2c26:	18e4      	adds	r4, r4, r3
    2c28:	0223      	lsls	r3, r4, #8
    2c2a:	d521      	bpl.n	2c70 <__aeabi_dmul+0x4bc>
    2c2c:	2501      	movs	r5, #1
    2c2e:	9b01      	ldr	r3, [sp, #4]
    2c30:	2401      	movs	r4, #1
    2c32:	401d      	ands	r5, r3
    2c34:	2300      	movs	r3, #0
    2c36:	2200      	movs	r2, #0
    2c38:	4699      	mov	r9, r3
    2c3a:	e622      	b.n	2882 <__aeabi_dmul+0xce>
    2c3c:	251f      	movs	r5, #31
    2c3e:	0021      	movs	r1, r4
    2c40:	426d      	negs	r5, r5
    2c42:	1a28      	subs	r0, r5, r0
    2c44:	40c1      	lsrs	r1, r0
    2c46:	0008      	movs	r0, r1
    2c48:	2a20      	cmp	r2, #32
    2c4a:	d01d      	beq.n	2c88 <__aeabi_dmul+0x4d4>
    2c4c:	355f      	adds	r5, #95	; 0x5f
    2c4e:	1aaa      	subs	r2, r5, r2
    2c50:	4094      	lsls	r4, r2
    2c52:	4323      	orrs	r3, r4
    2c54:	1e5c      	subs	r4, r3, #1
    2c56:	41a3      	sbcs	r3, r4
    2c58:	2507      	movs	r5, #7
    2c5a:	4303      	orrs	r3, r0
    2c5c:	401d      	ands	r5, r3
    2c5e:	2200      	movs	r2, #0
    2c60:	2d00      	cmp	r5, #0
    2c62:	d009      	beq.n	2c78 <__aeabi_dmul+0x4c4>
    2c64:	220f      	movs	r2, #15
    2c66:	2400      	movs	r4, #0
    2c68:	401a      	ands	r2, r3
    2c6a:	0018      	movs	r0, r3
    2c6c:	2a04      	cmp	r2, #4
    2c6e:	d1d6      	bne.n	2c1e <__aeabi_dmul+0x46a>
    2c70:	0003      	movs	r3, r0
    2c72:	0765      	lsls	r5, r4, #29
    2c74:	0264      	lsls	r4, r4, #9
    2c76:	0b22      	lsrs	r2, r4, #12
    2c78:	08db      	lsrs	r3, r3, #3
    2c7a:	432b      	orrs	r3, r5
    2c7c:	2501      	movs	r5, #1
    2c7e:	4699      	mov	r9, r3
    2c80:	9b01      	ldr	r3, [sp, #4]
    2c82:	2400      	movs	r4, #0
    2c84:	401d      	ands	r5, r3
    2c86:	e5fc      	b.n	2882 <__aeabi_dmul+0xce>
    2c88:	2400      	movs	r4, #0
    2c8a:	e7e2      	b.n	2c52 <__aeabi_dmul+0x49e>
    2c8c:	2280      	movs	r2, #128	; 0x80
    2c8e:	2501      	movs	r5, #1
    2c90:	0312      	lsls	r2, r2, #12
    2c92:	4322      	orrs	r2, r4
    2c94:	9901      	ldr	r1, [sp, #4]
    2c96:	0312      	lsls	r2, r2, #12
    2c98:	0b12      	lsrs	r2, r2, #12
    2c9a:	400d      	ands	r5, r1
    2c9c:	4699      	mov	r9, r3
    2c9e:	4c04      	ldr	r4, [pc, #16]	; (2cb0 <__aeabi_dmul+0x4fc>)
    2ca0:	e5ef      	b.n	2882 <__aeabi_dmul+0xce>
    2ca2:	46c0      	nop			; (mov r8, r8)
    2ca4:	000003ff 	.word	0x000003ff
    2ca8:	feffffff 	.word	0xfeffffff
    2cac:	000007fe 	.word	0x000007fe
    2cb0:	000007ff 	.word	0x000007ff

00002cb4 <__aeabi_dsub>:
    2cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cb6:	4646      	mov	r6, r8
    2cb8:	46d6      	mov	lr, sl
    2cba:	464f      	mov	r7, r9
    2cbc:	030c      	lsls	r4, r1, #12
    2cbe:	b5c0      	push	{r6, r7, lr}
    2cc0:	0fcd      	lsrs	r5, r1, #31
    2cc2:	004e      	lsls	r6, r1, #1
    2cc4:	0a61      	lsrs	r1, r4, #9
    2cc6:	0f44      	lsrs	r4, r0, #29
    2cc8:	430c      	orrs	r4, r1
    2cca:	00c1      	lsls	r1, r0, #3
    2ccc:	0058      	lsls	r0, r3, #1
    2cce:	0d40      	lsrs	r0, r0, #21
    2cd0:	4684      	mov	ip, r0
    2cd2:	468a      	mov	sl, r1
    2cd4:	000f      	movs	r7, r1
    2cd6:	0319      	lsls	r1, r3, #12
    2cd8:	0f50      	lsrs	r0, r2, #29
    2cda:	0a49      	lsrs	r1, r1, #9
    2cdc:	4301      	orrs	r1, r0
    2cde:	48c6      	ldr	r0, [pc, #792]	; (2ff8 <__aeabi_dsub+0x344>)
    2ce0:	0d76      	lsrs	r6, r6, #21
    2ce2:	46a8      	mov	r8, r5
    2ce4:	0fdb      	lsrs	r3, r3, #31
    2ce6:	00d2      	lsls	r2, r2, #3
    2ce8:	4584      	cmp	ip, r0
    2cea:	d100      	bne.n	2cee <__aeabi_dsub+0x3a>
    2cec:	e0d8      	b.n	2ea0 <__aeabi_dsub+0x1ec>
    2cee:	2001      	movs	r0, #1
    2cf0:	4043      	eors	r3, r0
    2cf2:	42ab      	cmp	r3, r5
    2cf4:	d100      	bne.n	2cf8 <__aeabi_dsub+0x44>
    2cf6:	e0a6      	b.n	2e46 <__aeabi_dsub+0x192>
    2cf8:	4660      	mov	r0, ip
    2cfa:	1a35      	subs	r5, r6, r0
    2cfc:	2d00      	cmp	r5, #0
    2cfe:	dc00      	bgt.n	2d02 <__aeabi_dsub+0x4e>
    2d00:	e105      	b.n	2f0e <__aeabi_dsub+0x25a>
    2d02:	2800      	cmp	r0, #0
    2d04:	d110      	bne.n	2d28 <__aeabi_dsub+0x74>
    2d06:	000b      	movs	r3, r1
    2d08:	4313      	orrs	r3, r2
    2d0a:	d100      	bne.n	2d0e <__aeabi_dsub+0x5a>
    2d0c:	e0d7      	b.n	2ebe <__aeabi_dsub+0x20a>
    2d0e:	1e6b      	subs	r3, r5, #1
    2d10:	2b00      	cmp	r3, #0
    2d12:	d000      	beq.n	2d16 <__aeabi_dsub+0x62>
    2d14:	e14b      	b.n	2fae <__aeabi_dsub+0x2fa>
    2d16:	4653      	mov	r3, sl
    2d18:	1a9f      	subs	r7, r3, r2
    2d1a:	45ba      	cmp	sl, r7
    2d1c:	4180      	sbcs	r0, r0
    2d1e:	1a64      	subs	r4, r4, r1
    2d20:	4240      	negs	r0, r0
    2d22:	1a24      	subs	r4, r4, r0
    2d24:	2601      	movs	r6, #1
    2d26:	e01e      	b.n	2d66 <__aeabi_dsub+0xb2>
    2d28:	4bb3      	ldr	r3, [pc, #716]	; (2ff8 <__aeabi_dsub+0x344>)
    2d2a:	429e      	cmp	r6, r3
    2d2c:	d048      	beq.n	2dc0 <__aeabi_dsub+0x10c>
    2d2e:	2380      	movs	r3, #128	; 0x80
    2d30:	041b      	lsls	r3, r3, #16
    2d32:	4319      	orrs	r1, r3
    2d34:	2d38      	cmp	r5, #56	; 0x38
    2d36:	dd00      	ble.n	2d3a <__aeabi_dsub+0x86>
    2d38:	e119      	b.n	2f6e <__aeabi_dsub+0x2ba>
    2d3a:	2d1f      	cmp	r5, #31
    2d3c:	dd00      	ble.n	2d40 <__aeabi_dsub+0x8c>
    2d3e:	e14c      	b.n	2fda <__aeabi_dsub+0x326>
    2d40:	2320      	movs	r3, #32
    2d42:	000f      	movs	r7, r1
    2d44:	1b5b      	subs	r3, r3, r5
    2d46:	0010      	movs	r0, r2
    2d48:	409a      	lsls	r2, r3
    2d4a:	409f      	lsls	r7, r3
    2d4c:	40e8      	lsrs	r0, r5
    2d4e:	1e53      	subs	r3, r2, #1
    2d50:	419a      	sbcs	r2, r3
    2d52:	40e9      	lsrs	r1, r5
    2d54:	4307      	orrs	r7, r0
    2d56:	4317      	orrs	r7, r2
    2d58:	4653      	mov	r3, sl
    2d5a:	1bdf      	subs	r7, r3, r7
    2d5c:	1a61      	subs	r1, r4, r1
    2d5e:	45ba      	cmp	sl, r7
    2d60:	41a4      	sbcs	r4, r4
    2d62:	4264      	negs	r4, r4
    2d64:	1b0c      	subs	r4, r1, r4
    2d66:	0223      	lsls	r3, r4, #8
    2d68:	d400      	bmi.n	2d6c <__aeabi_dsub+0xb8>
    2d6a:	e0c5      	b.n	2ef8 <__aeabi_dsub+0x244>
    2d6c:	0264      	lsls	r4, r4, #9
    2d6e:	0a65      	lsrs	r5, r4, #9
    2d70:	2d00      	cmp	r5, #0
    2d72:	d100      	bne.n	2d76 <__aeabi_dsub+0xc2>
    2d74:	e0f6      	b.n	2f64 <__aeabi_dsub+0x2b0>
    2d76:	0028      	movs	r0, r5
    2d78:	f000 fb1e 	bl	33b8 <__clzsi2>
    2d7c:	0003      	movs	r3, r0
    2d7e:	3b08      	subs	r3, #8
    2d80:	2b1f      	cmp	r3, #31
    2d82:	dd00      	ble.n	2d86 <__aeabi_dsub+0xd2>
    2d84:	e0e9      	b.n	2f5a <__aeabi_dsub+0x2a6>
    2d86:	2220      	movs	r2, #32
    2d88:	003c      	movs	r4, r7
    2d8a:	1ad2      	subs	r2, r2, r3
    2d8c:	409d      	lsls	r5, r3
    2d8e:	40d4      	lsrs	r4, r2
    2d90:	409f      	lsls	r7, r3
    2d92:	4325      	orrs	r5, r4
    2d94:	429e      	cmp	r6, r3
    2d96:	dd00      	ble.n	2d9a <__aeabi_dsub+0xe6>
    2d98:	e0db      	b.n	2f52 <__aeabi_dsub+0x29e>
    2d9a:	1b9e      	subs	r6, r3, r6
    2d9c:	1c73      	adds	r3, r6, #1
    2d9e:	2b1f      	cmp	r3, #31
    2da0:	dd00      	ble.n	2da4 <__aeabi_dsub+0xf0>
    2da2:	e10a      	b.n	2fba <__aeabi_dsub+0x306>
    2da4:	2220      	movs	r2, #32
    2da6:	0038      	movs	r0, r7
    2da8:	1ad2      	subs	r2, r2, r3
    2daa:	0029      	movs	r1, r5
    2dac:	4097      	lsls	r7, r2
    2dae:	002c      	movs	r4, r5
    2db0:	4091      	lsls	r1, r2
    2db2:	40d8      	lsrs	r0, r3
    2db4:	1e7a      	subs	r2, r7, #1
    2db6:	4197      	sbcs	r7, r2
    2db8:	40dc      	lsrs	r4, r3
    2dba:	2600      	movs	r6, #0
    2dbc:	4301      	orrs	r1, r0
    2dbe:	430f      	orrs	r7, r1
    2dc0:	077b      	lsls	r3, r7, #29
    2dc2:	d009      	beq.n	2dd8 <__aeabi_dsub+0x124>
    2dc4:	230f      	movs	r3, #15
    2dc6:	403b      	ands	r3, r7
    2dc8:	2b04      	cmp	r3, #4
    2dca:	d005      	beq.n	2dd8 <__aeabi_dsub+0x124>
    2dcc:	1d3b      	adds	r3, r7, #4
    2dce:	42bb      	cmp	r3, r7
    2dd0:	41bf      	sbcs	r7, r7
    2dd2:	427f      	negs	r7, r7
    2dd4:	19e4      	adds	r4, r4, r7
    2dd6:	001f      	movs	r7, r3
    2dd8:	0223      	lsls	r3, r4, #8
    2dda:	d525      	bpl.n	2e28 <__aeabi_dsub+0x174>
    2ddc:	4b86      	ldr	r3, [pc, #536]	; (2ff8 <__aeabi_dsub+0x344>)
    2dde:	3601      	adds	r6, #1
    2de0:	429e      	cmp	r6, r3
    2de2:	d100      	bne.n	2de6 <__aeabi_dsub+0x132>
    2de4:	e0af      	b.n	2f46 <__aeabi_dsub+0x292>
    2de6:	4b85      	ldr	r3, [pc, #532]	; (2ffc <__aeabi_dsub+0x348>)
    2de8:	2501      	movs	r5, #1
    2dea:	401c      	ands	r4, r3
    2dec:	4643      	mov	r3, r8
    2dee:	0762      	lsls	r2, r4, #29
    2df0:	08ff      	lsrs	r7, r7, #3
    2df2:	0264      	lsls	r4, r4, #9
    2df4:	0576      	lsls	r6, r6, #21
    2df6:	4317      	orrs	r7, r2
    2df8:	0b24      	lsrs	r4, r4, #12
    2dfa:	0d76      	lsrs	r6, r6, #21
    2dfc:	401d      	ands	r5, r3
    2dfe:	2100      	movs	r1, #0
    2e00:	0324      	lsls	r4, r4, #12
    2e02:	0b23      	lsrs	r3, r4, #12
    2e04:	0d0c      	lsrs	r4, r1, #20
    2e06:	4a7e      	ldr	r2, [pc, #504]	; (3000 <__aeabi_dsub+0x34c>)
    2e08:	0524      	lsls	r4, r4, #20
    2e0a:	431c      	orrs	r4, r3
    2e0c:	4014      	ands	r4, r2
    2e0e:	0533      	lsls	r3, r6, #20
    2e10:	4323      	orrs	r3, r4
    2e12:	005b      	lsls	r3, r3, #1
    2e14:	07ed      	lsls	r5, r5, #31
    2e16:	085b      	lsrs	r3, r3, #1
    2e18:	432b      	orrs	r3, r5
    2e1a:	0038      	movs	r0, r7
    2e1c:	0019      	movs	r1, r3
    2e1e:	bc1c      	pop	{r2, r3, r4}
    2e20:	4690      	mov	r8, r2
    2e22:	4699      	mov	r9, r3
    2e24:	46a2      	mov	sl, r4
    2e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e28:	2501      	movs	r5, #1
    2e2a:	4643      	mov	r3, r8
    2e2c:	0762      	lsls	r2, r4, #29
    2e2e:	08ff      	lsrs	r7, r7, #3
    2e30:	4317      	orrs	r7, r2
    2e32:	08e4      	lsrs	r4, r4, #3
    2e34:	401d      	ands	r5, r3
    2e36:	4b70      	ldr	r3, [pc, #448]	; (2ff8 <__aeabi_dsub+0x344>)
    2e38:	429e      	cmp	r6, r3
    2e3a:	d036      	beq.n	2eaa <__aeabi_dsub+0x1f6>
    2e3c:	0324      	lsls	r4, r4, #12
    2e3e:	0576      	lsls	r6, r6, #21
    2e40:	0b24      	lsrs	r4, r4, #12
    2e42:	0d76      	lsrs	r6, r6, #21
    2e44:	e7db      	b.n	2dfe <__aeabi_dsub+0x14a>
    2e46:	4663      	mov	r3, ip
    2e48:	1af3      	subs	r3, r6, r3
    2e4a:	2b00      	cmp	r3, #0
    2e4c:	dc00      	bgt.n	2e50 <__aeabi_dsub+0x19c>
    2e4e:	e094      	b.n	2f7a <__aeabi_dsub+0x2c6>
    2e50:	4660      	mov	r0, ip
    2e52:	2800      	cmp	r0, #0
    2e54:	d035      	beq.n	2ec2 <__aeabi_dsub+0x20e>
    2e56:	4868      	ldr	r0, [pc, #416]	; (2ff8 <__aeabi_dsub+0x344>)
    2e58:	4286      	cmp	r6, r0
    2e5a:	d0b1      	beq.n	2dc0 <__aeabi_dsub+0x10c>
    2e5c:	2780      	movs	r7, #128	; 0x80
    2e5e:	043f      	lsls	r7, r7, #16
    2e60:	4339      	orrs	r1, r7
    2e62:	2b38      	cmp	r3, #56	; 0x38
    2e64:	dc00      	bgt.n	2e68 <__aeabi_dsub+0x1b4>
    2e66:	e0fd      	b.n	3064 <__aeabi_dsub+0x3b0>
    2e68:	430a      	orrs	r2, r1
    2e6a:	0017      	movs	r7, r2
    2e6c:	2100      	movs	r1, #0
    2e6e:	1e7a      	subs	r2, r7, #1
    2e70:	4197      	sbcs	r7, r2
    2e72:	4457      	add	r7, sl
    2e74:	4557      	cmp	r7, sl
    2e76:	4180      	sbcs	r0, r0
    2e78:	1909      	adds	r1, r1, r4
    2e7a:	4244      	negs	r4, r0
    2e7c:	190c      	adds	r4, r1, r4
    2e7e:	0223      	lsls	r3, r4, #8
    2e80:	d53a      	bpl.n	2ef8 <__aeabi_dsub+0x244>
    2e82:	4b5d      	ldr	r3, [pc, #372]	; (2ff8 <__aeabi_dsub+0x344>)
    2e84:	3601      	adds	r6, #1
    2e86:	429e      	cmp	r6, r3
    2e88:	d100      	bne.n	2e8c <__aeabi_dsub+0x1d8>
    2e8a:	e14b      	b.n	3124 <__aeabi_dsub+0x470>
    2e8c:	2201      	movs	r2, #1
    2e8e:	4b5b      	ldr	r3, [pc, #364]	; (2ffc <__aeabi_dsub+0x348>)
    2e90:	401c      	ands	r4, r3
    2e92:	087b      	lsrs	r3, r7, #1
    2e94:	4017      	ands	r7, r2
    2e96:	431f      	orrs	r7, r3
    2e98:	07e2      	lsls	r2, r4, #31
    2e9a:	4317      	orrs	r7, r2
    2e9c:	0864      	lsrs	r4, r4, #1
    2e9e:	e78f      	b.n	2dc0 <__aeabi_dsub+0x10c>
    2ea0:	0008      	movs	r0, r1
    2ea2:	4310      	orrs	r0, r2
    2ea4:	d000      	beq.n	2ea8 <__aeabi_dsub+0x1f4>
    2ea6:	e724      	b.n	2cf2 <__aeabi_dsub+0x3e>
    2ea8:	e721      	b.n	2cee <__aeabi_dsub+0x3a>
    2eaa:	0023      	movs	r3, r4
    2eac:	433b      	orrs	r3, r7
    2eae:	d100      	bne.n	2eb2 <__aeabi_dsub+0x1fe>
    2eb0:	e1b9      	b.n	3226 <__aeabi_dsub+0x572>
    2eb2:	2280      	movs	r2, #128	; 0x80
    2eb4:	0312      	lsls	r2, r2, #12
    2eb6:	4314      	orrs	r4, r2
    2eb8:	0324      	lsls	r4, r4, #12
    2eba:	0b24      	lsrs	r4, r4, #12
    2ebc:	e79f      	b.n	2dfe <__aeabi_dsub+0x14a>
    2ebe:	002e      	movs	r6, r5
    2ec0:	e77e      	b.n	2dc0 <__aeabi_dsub+0x10c>
    2ec2:	0008      	movs	r0, r1
    2ec4:	4310      	orrs	r0, r2
    2ec6:	d100      	bne.n	2eca <__aeabi_dsub+0x216>
    2ec8:	e0ca      	b.n	3060 <__aeabi_dsub+0x3ac>
    2eca:	1e58      	subs	r0, r3, #1
    2ecc:	4684      	mov	ip, r0
    2ece:	2800      	cmp	r0, #0
    2ed0:	d000      	beq.n	2ed4 <__aeabi_dsub+0x220>
    2ed2:	e0e7      	b.n	30a4 <__aeabi_dsub+0x3f0>
    2ed4:	4452      	add	r2, sl
    2ed6:	4552      	cmp	r2, sl
    2ed8:	4180      	sbcs	r0, r0
    2eda:	1864      	adds	r4, r4, r1
    2edc:	4240      	negs	r0, r0
    2ede:	1824      	adds	r4, r4, r0
    2ee0:	0017      	movs	r7, r2
    2ee2:	2601      	movs	r6, #1
    2ee4:	0223      	lsls	r3, r4, #8
    2ee6:	d507      	bpl.n	2ef8 <__aeabi_dsub+0x244>
    2ee8:	2602      	movs	r6, #2
    2eea:	e7cf      	b.n	2e8c <__aeabi_dsub+0x1d8>
    2eec:	4664      	mov	r4, ip
    2eee:	432c      	orrs	r4, r5
    2ef0:	d100      	bne.n	2ef4 <__aeabi_dsub+0x240>
    2ef2:	e1b3      	b.n	325c <__aeabi_dsub+0x5a8>
    2ef4:	002c      	movs	r4, r5
    2ef6:	4667      	mov	r7, ip
    2ef8:	077b      	lsls	r3, r7, #29
    2efa:	d000      	beq.n	2efe <__aeabi_dsub+0x24a>
    2efc:	e762      	b.n	2dc4 <__aeabi_dsub+0x110>
    2efe:	0763      	lsls	r3, r4, #29
    2f00:	08ff      	lsrs	r7, r7, #3
    2f02:	431f      	orrs	r7, r3
    2f04:	2501      	movs	r5, #1
    2f06:	4643      	mov	r3, r8
    2f08:	08e4      	lsrs	r4, r4, #3
    2f0a:	401d      	ands	r5, r3
    2f0c:	e793      	b.n	2e36 <__aeabi_dsub+0x182>
    2f0e:	2d00      	cmp	r5, #0
    2f10:	d178      	bne.n	3004 <__aeabi_dsub+0x350>
    2f12:	1c75      	adds	r5, r6, #1
    2f14:	056d      	lsls	r5, r5, #21
    2f16:	0d6d      	lsrs	r5, r5, #21
    2f18:	2d01      	cmp	r5, #1
    2f1a:	dc00      	bgt.n	2f1e <__aeabi_dsub+0x26a>
    2f1c:	e0f2      	b.n	3104 <__aeabi_dsub+0x450>
    2f1e:	4650      	mov	r0, sl
    2f20:	1a80      	subs	r0, r0, r2
    2f22:	4582      	cmp	sl, r0
    2f24:	41bf      	sbcs	r7, r7
    2f26:	1a65      	subs	r5, r4, r1
    2f28:	427f      	negs	r7, r7
    2f2a:	1bed      	subs	r5, r5, r7
    2f2c:	4684      	mov	ip, r0
    2f2e:	0228      	lsls	r0, r5, #8
    2f30:	d400      	bmi.n	2f34 <__aeabi_dsub+0x280>
    2f32:	e08c      	b.n	304e <__aeabi_dsub+0x39a>
    2f34:	4650      	mov	r0, sl
    2f36:	1a17      	subs	r7, r2, r0
    2f38:	42ba      	cmp	r2, r7
    2f3a:	4192      	sbcs	r2, r2
    2f3c:	1b0c      	subs	r4, r1, r4
    2f3e:	4255      	negs	r5, r2
    2f40:	1b65      	subs	r5, r4, r5
    2f42:	4698      	mov	r8, r3
    2f44:	e714      	b.n	2d70 <__aeabi_dsub+0xbc>
    2f46:	2501      	movs	r5, #1
    2f48:	4643      	mov	r3, r8
    2f4a:	2400      	movs	r4, #0
    2f4c:	401d      	ands	r5, r3
    2f4e:	2700      	movs	r7, #0
    2f50:	e755      	b.n	2dfe <__aeabi_dsub+0x14a>
    2f52:	4c2a      	ldr	r4, [pc, #168]	; (2ffc <__aeabi_dsub+0x348>)
    2f54:	1af6      	subs	r6, r6, r3
    2f56:	402c      	ands	r4, r5
    2f58:	e732      	b.n	2dc0 <__aeabi_dsub+0x10c>
    2f5a:	003d      	movs	r5, r7
    2f5c:	3828      	subs	r0, #40	; 0x28
    2f5e:	4085      	lsls	r5, r0
    2f60:	2700      	movs	r7, #0
    2f62:	e717      	b.n	2d94 <__aeabi_dsub+0xe0>
    2f64:	0038      	movs	r0, r7
    2f66:	f000 fa27 	bl	33b8 <__clzsi2>
    2f6a:	3020      	adds	r0, #32
    2f6c:	e706      	b.n	2d7c <__aeabi_dsub+0xc8>
    2f6e:	430a      	orrs	r2, r1
    2f70:	0017      	movs	r7, r2
    2f72:	2100      	movs	r1, #0
    2f74:	1e7a      	subs	r2, r7, #1
    2f76:	4197      	sbcs	r7, r2
    2f78:	e6ee      	b.n	2d58 <__aeabi_dsub+0xa4>
    2f7a:	2b00      	cmp	r3, #0
    2f7c:	d000      	beq.n	2f80 <__aeabi_dsub+0x2cc>
    2f7e:	e0e5      	b.n	314c <__aeabi_dsub+0x498>
    2f80:	1c73      	adds	r3, r6, #1
    2f82:	469c      	mov	ip, r3
    2f84:	055b      	lsls	r3, r3, #21
    2f86:	0d5b      	lsrs	r3, r3, #21
    2f88:	2b01      	cmp	r3, #1
    2f8a:	dc00      	bgt.n	2f8e <__aeabi_dsub+0x2da>
    2f8c:	e09f      	b.n	30ce <__aeabi_dsub+0x41a>
    2f8e:	4b1a      	ldr	r3, [pc, #104]	; (2ff8 <__aeabi_dsub+0x344>)
    2f90:	459c      	cmp	ip, r3
    2f92:	d100      	bne.n	2f96 <__aeabi_dsub+0x2e2>
    2f94:	e0c5      	b.n	3122 <__aeabi_dsub+0x46e>
    2f96:	4452      	add	r2, sl
    2f98:	4552      	cmp	r2, sl
    2f9a:	4180      	sbcs	r0, r0
    2f9c:	1864      	adds	r4, r4, r1
    2f9e:	4240      	negs	r0, r0
    2fa0:	1824      	adds	r4, r4, r0
    2fa2:	07e7      	lsls	r7, r4, #31
    2fa4:	0852      	lsrs	r2, r2, #1
    2fa6:	4317      	orrs	r7, r2
    2fa8:	0864      	lsrs	r4, r4, #1
    2faa:	4666      	mov	r6, ip
    2fac:	e708      	b.n	2dc0 <__aeabi_dsub+0x10c>
    2fae:	4812      	ldr	r0, [pc, #72]	; (2ff8 <__aeabi_dsub+0x344>)
    2fb0:	4285      	cmp	r5, r0
    2fb2:	d100      	bne.n	2fb6 <__aeabi_dsub+0x302>
    2fb4:	e085      	b.n	30c2 <__aeabi_dsub+0x40e>
    2fb6:	001d      	movs	r5, r3
    2fb8:	e6bc      	b.n	2d34 <__aeabi_dsub+0x80>
    2fba:	0029      	movs	r1, r5
    2fbc:	3e1f      	subs	r6, #31
    2fbe:	40f1      	lsrs	r1, r6
    2fc0:	2b20      	cmp	r3, #32
    2fc2:	d100      	bne.n	2fc6 <__aeabi_dsub+0x312>
    2fc4:	e07f      	b.n	30c6 <__aeabi_dsub+0x412>
    2fc6:	2240      	movs	r2, #64	; 0x40
    2fc8:	1ad3      	subs	r3, r2, r3
    2fca:	409d      	lsls	r5, r3
    2fcc:	432f      	orrs	r7, r5
    2fce:	1e7d      	subs	r5, r7, #1
    2fd0:	41af      	sbcs	r7, r5
    2fd2:	2400      	movs	r4, #0
    2fd4:	430f      	orrs	r7, r1
    2fd6:	2600      	movs	r6, #0
    2fd8:	e78e      	b.n	2ef8 <__aeabi_dsub+0x244>
    2fda:	002b      	movs	r3, r5
    2fdc:	000f      	movs	r7, r1
    2fde:	3b20      	subs	r3, #32
    2fe0:	40df      	lsrs	r7, r3
    2fe2:	2d20      	cmp	r5, #32
    2fe4:	d071      	beq.n	30ca <__aeabi_dsub+0x416>
    2fe6:	2340      	movs	r3, #64	; 0x40
    2fe8:	1b5d      	subs	r5, r3, r5
    2fea:	40a9      	lsls	r1, r5
    2fec:	430a      	orrs	r2, r1
    2fee:	1e51      	subs	r1, r2, #1
    2ff0:	418a      	sbcs	r2, r1
    2ff2:	2100      	movs	r1, #0
    2ff4:	4317      	orrs	r7, r2
    2ff6:	e6af      	b.n	2d58 <__aeabi_dsub+0xa4>
    2ff8:	000007ff 	.word	0x000007ff
    2ffc:	ff7fffff 	.word	0xff7fffff
    3000:	800fffff 	.word	0x800fffff
    3004:	2e00      	cmp	r6, #0
    3006:	d03e      	beq.n	3086 <__aeabi_dsub+0x3d2>
    3008:	4eb3      	ldr	r6, [pc, #716]	; (32d8 <__aeabi_dsub+0x624>)
    300a:	45b4      	cmp	ip, r6
    300c:	d045      	beq.n	309a <__aeabi_dsub+0x3e6>
    300e:	2680      	movs	r6, #128	; 0x80
    3010:	0436      	lsls	r6, r6, #16
    3012:	426d      	negs	r5, r5
    3014:	4334      	orrs	r4, r6
    3016:	2d38      	cmp	r5, #56	; 0x38
    3018:	dd00      	ble.n	301c <__aeabi_dsub+0x368>
    301a:	e0a8      	b.n	316e <__aeabi_dsub+0x4ba>
    301c:	2d1f      	cmp	r5, #31
    301e:	dd00      	ble.n	3022 <__aeabi_dsub+0x36e>
    3020:	e11f      	b.n	3262 <__aeabi_dsub+0x5ae>
    3022:	2620      	movs	r6, #32
    3024:	0027      	movs	r7, r4
    3026:	4650      	mov	r0, sl
    3028:	1b76      	subs	r6, r6, r5
    302a:	40b7      	lsls	r7, r6
    302c:	40e8      	lsrs	r0, r5
    302e:	4307      	orrs	r7, r0
    3030:	4650      	mov	r0, sl
    3032:	40b0      	lsls	r0, r6
    3034:	1e46      	subs	r6, r0, #1
    3036:	41b0      	sbcs	r0, r6
    3038:	40ec      	lsrs	r4, r5
    303a:	4338      	orrs	r0, r7
    303c:	1a17      	subs	r7, r2, r0
    303e:	42ba      	cmp	r2, r7
    3040:	4192      	sbcs	r2, r2
    3042:	1b0c      	subs	r4, r1, r4
    3044:	4252      	negs	r2, r2
    3046:	1aa4      	subs	r4, r4, r2
    3048:	4666      	mov	r6, ip
    304a:	4698      	mov	r8, r3
    304c:	e68b      	b.n	2d66 <__aeabi_dsub+0xb2>
    304e:	4664      	mov	r4, ip
    3050:	4667      	mov	r7, ip
    3052:	432c      	orrs	r4, r5
    3054:	d000      	beq.n	3058 <__aeabi_dsub+0x3a4>
    3056:	e68b      	b.n	2d70 <__aeabi_dsub+0xbc>
    3058:	2500      	movs	r5, #0
    305a:	2600      	movs	r6, #0
    305c:	2700      	movs	r7, #0
    305e:	e6ea      	b.n	2e36 <__aeabi_dsub+0x182>
    3060:	001e      	movs	r6, r3
    3062:	e6ad      	b.n	2dc0 <__aeabi_dsub+0x10c>
    3064:	2b1f      	cmp	r3, #31
    3066:	dc60      	bgt.n	312a <__aeabi_dsub+0x476>
    3068:	2720      	movs	r7, #32
    306a:	1af8      	subs	r0, r7, r3
    306c:	000f      	movs	r7, r1
    306e:	4684      	mov	ip, r0
    3070:	4087      	lsls	r7, r0
    3072:	0010      	movs	r0, r2
    3074:	40d8      	lsrs	r0, r3
    3076:	4307      	orrs	r7, r0
    3078:	4660      	mov	r0, ip
    307a:	4082      	lsls	r2, r0
    307c:	1e50      	subs	r0, r2, #1
    307e:	4182      	sbcs	r2, r0
    3080:	40d9      	lsrs	r1, r3
    3082:	4317      	orrs	r7, r2
    3084:	e6f5      	b.n	2e72 <__aeabi_dsub+0x1be>
    3086:	0026      	movs	r6, r4
    3088:	4650      	mov	r0, sl
    308a:	4306      	orrs	r6, r0
    308c:	d005      	beq.n	309a <__aeabi_dsub+0x3e6>
    308e:	43ed      	mvns	r5, r5
    3090:	2d00      	cmp	r5, #0
    3092:	d0d3      	beq.n	303c <__aeabi_dsub+0x388>
    3094:	4e90      	ldr	r6, [pc, #576]	; (32d8 <__aeabi_dsub+0x624>)
    3096:	45b4      	cmp	ip, r6
    3098:	d1bd      	bne.n	3016 <__aeabi_dsub+0x362>
    309a:	000c      	movs	r4, r1
    309c:	0017      	movs	r7, r2
    309e:	4666      	mov	r6, ip
    30a0:	4698      	mov	r8, r3
    30a2:	e68d      	b.n	2dc0 <__aeabi_dsub+0x10c>
    30a4:	488c      	ldr	r0, [pc, #560]	; (32d8 <__aeabi_dsub+0x624>)
    30a6:	4283      	cmp	r3, r0
    30a8:	d00b      	beq.n	30c2 <__aeabi_dsub+0x40e>
    30aa:	4663      	mov	r3, ip
    30ac:	e6d9      	b.n	2e62 <__aeabi_dsub+0x1ae>
    30ae:	2d00      	cmp	r5, #0
    30b0:	d000      	beq.n	30b4 <__aeabi_dsub+0x400>
    30b2:	e096      	b.n	31e2 <__aeabi_dsub+0x52e>
    30b4:	0008      	movs	r0, r1
    30b6:	4310      	orrs	r0, r2
    30b8:	d100      	bne.n	30bc <__aeabi_dsub+0x408>
    30ba:	e0e2      	b.n	3282 <__aeabi_dsub+0x5ce>
    30bc:	000c      	movs	r4, r1
    30be:	0017      	movs	r7, r2
    30c0:	4698      	mov	r8, r3
    30c2:	4e85      	ldr	r6, [pc, #532]	; (32d8 <__aeabi_dsub+0x624>)
    30c4:	e67c      	b.n	2dc0 <__aeabi_dsub+0x10c>
    30c6:	2500      	movs	r5, #0
    30c8:	e780      	b.n	2fcc <__aeabi_dsub+0x318>
    30ca:	2100      	movs	r1, #0
    30cc:	e78e      	b.n	2fec <__aeabi_dsub+0x338>
    30ce:	0023      	movs	r3, r4
    30d0:	4650      	mov	r0, sl
    30d2:	4303      	orrs	r3, r0
    30d4:	2e00      	cmp	r6, #0
    30d6:	d000      	beq.n	30da <__aeabi_dsub+0x426>
    30d8:	e0a8      	b.n	322c <__aeabi_dsub+0x578>
    30da:	2b00      	cmp	r3, #0
    30dc:	d100      	bne.n	30e0 <__aeabi_dsub+0x42c>
    30de:	e0de      	b.n	329e <__aeabi_dsub+0x5ea>
    30e0:	000b      	movs	r3, r1
    30e2:	4313      	orrs	r3, r2
    30e4:	d100      	bne.n	30e8 <__aeabi_dsub+0x434>
    30e6:	e66b      	b.n	2dc0 <__aeabi_dsub+0x10c>
    30e8:	4452      	add	r2, sl
    30ea:	4552      	cmp	r2, sl
    30ec:	4180      	sbcs	r0, r0
    30ee:	1864      	adds	r4, r4, r1
    30f0:	4240      	negs	r0, r0
    30f2:	1824      	adds	r4, r4, r0
    30f4:	0017      	movs	r7, r2
    30f6:	0223      	lsls	r3, r4, #8
    30f8:	d400      	bmi.n	30fc <__aeabi_dsub+0x448>
    30fa:	e6fd      	b.n	2ef8 <__aeabi_dsub+0x244>
    30fc:	4b77      	ldr	r3, [pc, #476]	; (32dc <__aeabi_dsub+0x628>)
    30fe:	4666      	mov	r6, ip
    3100:	401c      	ands	r4, r3
    3102:	e65d      	b.n	2dc0 <__aeabi_dsub+0x10c>
    3104:	0025      	movs	r5, r4
    3106:	4650      	mov	r0, sl
    3108:	4305      	orrs	r5, r0
    310a:	2e00      	cmp	r6, #0
    310c:	d1cf      	bne.n	30ae <__aeabi_dsub+0x3fa>
    310e:	2d00      	cmp	r5, #0
    3110:	d14f      	bne.n	31b2 <__aeabi_dsub+0x4fe>
    3112:	000c      	movs	r4, r1
    3114:	4314      	orrs	r4, r2
    3116:	d100      	bne.n	311a <__aeabi_dsub+0x466>
    3118:	e0a0      	b.n	325c <__aeabi_dsub+0x5a8>
    311a:	000c      	movs	r4, r1
    311c:	0017      	movs	r7, r2
    311e:	4698      	mov	r8, r3
    3120:	e64e      	b.n	2dc0 <__aeabi_dsub+0x10c>
    3122:	4666      	mov	r6, ip
    3124:	2400      	movs	r4, #0
    3126:	2700      	movs	r7, #0
    3128:	e685      	b.n	2e36 <__aeabi_dsub+0x182>
    312a:	001f      	movs	r7, r3
    312c:	0008      	movs	r0, r1
    312e:	3f20      	subs	r7, #32
    3130:	40f8      	lsrs	r0, r7
    3132:	0007      	movs	r7, r0
    3134:	2b20      	cmp	r3, #32
    3136:	d100      	bne.n	313a <__aeabi_dsub+0x486>
    3138:	e08e      	b.n	3258 <__aeabi_dsub+0x5a4>
    313a:	2040      	movs	r0, #64	; 0x40
    313c:	1ac3      	subs	r3, r0, r3
    313e:	4099      	lsls	r1, r3
    3140:	430a      	orrs	r2, r1
    3142:	1e51      	subs	r1, r2, #1
    3144:	418a      	sbcs	r2, r1
    3146:	2100      	movs	r1, #0
    3148:	4317      	orrs	r7, r2
    314a:	e692      	b.n	2e72 <__aeabi_dsub+0x1be>
    314c:	2e00      	cmp	r6, #0
    314e:	d114      	bne.n	317a <__aeabi_dsub+0x4c6>
    3150:	0026      	movs	r6, r4
    3152:	4650      	mov	r0, sl
    3154:	4306      	orrs	r6, r0
    3156:	d062      	beq.n	321e <__aeabi_dsub+0x56a>
    3158:	43db      	mvns	r3, r3
    315a:	2b00      	cmp	r3, #0
    315c:	d15c      	bne.n	3218 <__aeabi_dsub+0x564>
    315e:	1887      	adds	r7, r0, r2
    3160:	4297      	cmp	r7, r2
    3162:	4192      	sbcs	r2, r2
    3164:	1864      	adds	r4, r4, r1
    3166:	4252      	negs	r2, r2
    3168:	18a4      	adds	r4, r4, r2
    316a:	4666      	mov	r6, ip
    316c:	e687      	b.n	2e7e <__aeabi_dsub+0x1ca>
    316e:	4650      	mov	r0, sl
    3170:	4320      	orrs	r0, r4
    3172:	1e44      	subs	r4, r0, #1
    3174:	41a0      	sbcs	r0, r4
    3176:	2400      	movs	r4, #0
    3178:	e760      	b.n	303c <__aeabi_dsub+0x388>
    317a:	4e57      	ldr	r6, [pc, #348]	; (32d8 <__aeabi_dsub+0x624>)
    317c:	45b4      	cmp	ip, r6
    317e:	d04e      	beq.n	321e <__aeabi_dsub+0x56a>
    3180:	2680      	movs	r6, #128	; 0x80
    3182:	0436      	lsls	r6, r6, #16
    3184:	425b      	negs	r3, r3
    3186:	4334      	orrs	r4, r6
    3188:	2b38      	cmp	r3, #56	; 0x38
    318a:	dd00      	ble.n	318e <__aeabi_dsub+0x4da>
    318c:	e07f      	b.n	328e <__aeabi_dsub+0x5da>
    318e:	2b1f      	cmp	r3, #31
    3190:	dd00      	ble.n	3194 <__aeabi_dsub+0x4e0>
    3192:	e08b      	b.n	32ac <__aeabi_dsub+0x5f8>
    3194:	2620      	movs	r6, #32
    3196:	0027      	movs	r7, r4
    3198:	4650      	mov	r0, sl
    319a:	1af6      	subs	r6, r6, r3
    319c:	40b7      	lsls	r7, r6
    319e:	40d8      	lsrs	r0, r3
    31a0:	4307      	orrs	r7, r0
    31a2:	4650      	mov	r0, sl
    31a4:	40b0      	lsls	r0, r6
    31a6:	1e46      	subs	r6, r0, #1
    31a8:	41b0      	sbcs	r0, r6
    31aa:	4307      	orrs	r7, r0
    31ac:	40dc      	lsrs	r4, r3
    31ae:	18bf      	adds	r7, r7, r2
    31b0:	e7d6      	b.n	3160 <__aeabi_dsub+0x4ac>
    31b2:	000d      	movs	r5, r1
    31b4:	4315      	orrs	r5, r2
    31b6:	d100      	bne.n	31ba <__aeabi_dsub+0x506>
    31b8:	e602      	b.n	2dc0 <__aeabi_dsub+0x10c>
    31ba:	4650      	mov	r0, sl
    31bc:	1a80      	subs	r0, r0, r2
    31be:	4582      	cmp	sl, r0
    31c0:	41bf      	sbcs	r7, r7
    31c2:	1a65      	subs	r5, r4, r1
    31c4:	427f      	negs	r7, r7
    31c6:	1bed      	subs	r5, r5, r7
    31c8:	4684      	mov	ip, r0
    31ca:	0228      	lsls	r0, r5, #8
    31cc:	d400      	bmi.n	31d0 <__aeabi_dsub+0x51c>
    31ce:	e68d      	b.n	2eec <__aeabi_dsub+0x238>
    31d0:	4650      	mov	r0, sl
    31d2:	1a17      	subs	r7, r2, r0
    31d4:	42ba      	cmp	r2, r7
    31d6:	4192      	sbcs	r2, r2
    31d8:	1b0c      	subs	r4, r1, r4
    31da:	4252      	negs	r2, r2
    31dc:	1aa4      	subs	r4, r4, r2
    31de:	4698      	mov	r8, r3
    31e0:	e5ee      	b.n	2dc0 <__aeabi_dsub+0x10c>
    31e2:	000d      	movs	r5, r1
    31e4:	4315      	orrs	r5, r2
    31e6:	d100      	bne.n	31ea <__aeabi_dsub+0x536>
    31e8:	e76b      	b.n	30c2 <__aeabi_dsub+0x40e>
    31ea:	4650      	mov	r0, sl
    31ec:	0767      	lsls	r7, r4, #29
    31ee:	08c0      	lsrs	r0, r0, #3
    31f0:	4307      	orrs	r7, r0
    31f2:	2080      	movs	r0, #128	; 0x80
    31f4:	08e4      	lsrs	r4, r4, #3
    31f6:	0300      	lsls	r0, r0, #12
    31f8:	4204      	tst	r4, r0
    31fa:	d007      	beq.n	320c <__aeabi_dsub+0x558>
    31fc:	08cd      	lsrs	r5, r1, #3
    31fe:	4205      	tst	r5, r0
    3200:	d104      	bne.n	320c <__aeabi_dsub+0x558>
    3202:	002c      	movs	r4, r5
    3204:	4698      	mov	r8, r3
    3206:	08d7      	lsrs	r7, r2, #3
    3208:	0749      	lsls	r1, r1, #29
    320a:	430f      	orrs	r7, r1
    320c:	0f7b      	lsrs	r3, r7, #29
    320e:	00e4      	lsls	r4, r4, #3
    3210:	431c      	orrs	r4, r3
    3212:	00ff      	lsls	r7, r7, #3
    3214:	4e30      	ldr	r6, [pc, #192]	; (32d8 <__aeabi_dsub+0x624>)
    3216:	e5d3      	b.n	2dc0 <__aeabi_dsub+0x10c>
    3218:	4e2f      	ldr	r6, [pc, #188]	; (32d8 <__aeabi_dsub+0x624>)
    321a:	45b4      	cmp	ip, r6
    321c:	d1b4      	bne.n	3188 <__aeabi_dsub+0x4d4>
    321e:	000c      	movs	r4, r1
    3220:	0017      	movs	r7, r2
    3222:	4666      	mov	r6, ip
    3224:	e5cc      	b.n	2dc0 <__aeabi_dsub+0x10c>
    3226:	2700      	movs	r7, #0
    3228:	2400      	movs	r4, #0
    322a:	e5e8      	b.n	2dfe <__aeabi_dsub+0x14a>
    322c:	2b00      	cmp	r3, #0
    322e:	d039      	beq.n	32a4 <__aeabi_dsub+0x5f0>
    3230:	000b      	movs	r3, r1
    3232:	4313      	orrs	r3, r2
    3234:	d100      	bne.n	3238 <__aeabi_dsub+0x584>
    3236:	e744      	b.n	30c2 <__aeabi_dsub+0x40e>
    3238:	08c0      	lsrs	r0, r0, #3
    323a:	0767      	lsls	r7, r4, #29
    323c:	4307      	orrs	r7, r0
    323e:	2080      	movs	r0, #128	; 0x80
    3240:	08e4      	lsrs	r4, r4, #3
    3242:	0300      	lsls	r0, r0, #12
    3244:	4204      	tst	r4, r0
    3246:	d0e1      	beq.n	320c <__aeabi_dsub+0x558>
    3248:	08cb      	lsrs	r3, r1, #3
    324a:	4203      	tst	r3, r0
    324c:	d1de      	bne.n	320c <__aeabi_dsub+0x558>
    324e:	08d7      	lsrs	r7, r2, #3
    3250:	0749      	lsls	r1, r1, #29
    3252:	430f      	orrs	r7, r1
    3254:	001c      	movs	r4, r3
    3256:	e7d9      	b.n	320c <__aeabi_dsub+0x558>
    3258:	2100      	movs	r1, #0
    325a:	e771      	b.n	3140 <__aeabi_dsub+0x48c>
    325c:	2500      	movs	r5, #0
    325e:	2700      	movs	r7, #0
    3260:	e5e9      	b.n	2e36 <__aeabi_dsub+0x182>
    3262:	002e      	movs	r6, r5
    3264:	0027      	movs	r7, r4
    3266:	3e20      	subs	r6, #32
    3268:	40f7      	lsrs	r7, r6
    326a:	2d20      	cmp	r5, #32
    326c:	d02f      	beq.n	32ce <__aeabi_dsub+0x61a>
    326e:	2640      	movs	r6, #64	; 0x40
    3270:	1b75      	subs	r5, r6, r5
    3272:	40ac      	lsls	r4, r5
    3274:	4650      	mov	r0, sl
    3276:	4320      	orrs	r0, r4
    3278:	1e44      	subs	r4, r0, #1
    327a:	41a0      	sbcs	r0, r4
    327c:	2400      	movs	r4, #0
    327e:	4338      	orrs	r0, r7
    3280:	e6dc      	b.n	303c <__aeabi_dsub+0x388>
    3282:	2480      	movs	r4, #128	; 0x80
    3284:	2500      	movs	r5, #0
    3286:	0324      	lsls	r4, r4, #12
    3288:	4e13      	ldr	r6, [pc, #76]	; (32d8 <__aeabi_dsub+0x624>)
    328a:	2700      	movs	r7, #0
    328c:	e5d3      	b.n	2e36 <__aeabi_dsub+0x182>
    328e:	4650      	mov	r0, sl
    3290:	4320      	orrs	r0, r4
    3292:	0007      	movs	r7, r0
    3294:	1e78      	subs	r0, r7, #1
    3296:	4187      	sbcs	r7, r0
    3298:	2400      	movs	r4, #0
    329a:	18bf      	adds	r7, r7, r2
    329c:	e760      	b.n	3160 <__aeabi_dsub+0x4ac>
    329e:	000c      	movs	r4, r1
    32a0:	0017      	movs	r7, r2
    32a2:	e58d      	b.n	2dc0 <__aeabi_dsub+0x10c>
    32a4:	000c      	movs	r4, r1
    32a6:	0017      	movs	r7, r2
    32a8:	4e0b      	ldr	r6, [pc, #44]	; (32d8 <__aeabi_dsub+0x624>)
    32aa:	e589      	b.n	2dc0 <__aeabi_dsub+0x10c>
    32ac:	001e      	movs	r6, r3
    32ae:	0027      	movs	r7, r4
    32b0:	3e20      	subs	r6, #32
    32b2:	40f7      	lsrs	r7, r6
    32b4:	2b20      	cmp	r3, #32
    32b6:	d00c      	beq.n	32d2 <__aeabi_dsub+0x61e>
    32b8:	2640      	movs	r6, #64	; 0x40
    32ba:	1af3      	subs	r3, r6, r3
    32bc:	409c      	lsls	r4, r3
    32be:	4650      	mov	r0, sl
    32c0:	4320      	orrs	r0, r4
    32c2:	1e44      	subs	r4, r0, #1
    32c4:	41a0      	sbcs	r0, r4
    32c6:	4307      	orrs	r7, r0
    32c8:	2400      	movs	r4, #0
    32ca:	18bf      	adds	r7, r7, r2
    32cc:	e748      	b.n	3160 <__aeabi_dsub+0x4ac>
    32ce:	2400      	movs	r4, #0
    32d0:	e7d0      	b.n	3274 <__aeabi_dsub+0x5c0>
    32d2:	2400      	movs	r4, #0
    32d4:	e7f3      	b.n	32be <__aeabi_dsub+0x60a>
    32d6:	46c0      	nop			; (mov r8, r8)
    32d8:	000007ff 	.word	0x000007ff
    32dc:	ff7fffff 	.word	0xff7fffff

000032e0 <__aeabi_d2iz>:
    32e0:	b530      	push	{r4, r5, lr}
    32e2:	4d13      	ldr	r5, [pc, #76]	; (3330 <__aeabi_d2iz+0x50>)
    32e4:	030a      	lsls	r2, r1, #12
    32e6:	004b      	lsls	r3, r1, #1
    32e8:	0b12      	lsrs	r2, r2, #12
    32ea:	0d5b      	lsrs	r3, r3, #21
    32ec:	0fc9      	lsrs	r1, r1, #31
    32ee:	2400      	movs	r4, #0
    32f0:	42ab      	cmp	r3, r5
    32f2:	dd10      	ble.n	3316 <__aeabi_d2iz+0x36>
    32f4:	4c0f      	ldr	r4, [pc, #60]	; (3334 <__aeabi_d2iz+0x54>)
    32f6:	42a3      	cmp	r3, r4
    32f8:	dc0f      	bgt.n	331a <__aeabi_d2iz+0x3a>
    32fa:	2480      	movs	r4, #128	; 0x80
    32fc:	4d0e      	ldr	r5, [pc, #56]	; (3338 <__aeabi_d2iz+0x58>)
    32fe:	0364      	lsls	r4, r4, #13
    3300:	4322      	orrs	r2, r4
    3302:	1aed      	subs	r5, r5, r3
    3304:	2d1f      	cmp	r5, #31
    3306:	dd0b      	ble.n	3320 <__aeabi_d2iz+0x40>
    3308:	480c      	ldr	r0, [pc, #48]	; (333c <__aeabi_d2iz+0x5c>)
    330a:	1ac3      	subs	r3, r0, r3
    330c:	40da      	lsrs	r2, r3
    330e:	4254      	negs	r4, r2
    3310:	2900      	cmp	r1, #0
    3312:	d100      	bne.n	3316 <__aeabi_d2iz+0x36>
    3314:	0014      	movs	r4, r2
    3316:	0020      	movs	r0, r4
    3318:	bd30      	pop	{r4, r5, pc}
    331a:	4b09      	ldr	r3, [pc, #36]	; (3340 <__aeabi_d2iz+0x60>)
    331c:	18cc      	adds	r4, r1, r3
    331e:	e7fa      	b.n	3316 <__aeabi_d2iz+0x36>
    3320:	4c08      	ldr	r4, [pc, #32]	; (3344 <__aeabi_d2iz+0x64>)
    3322:	40e8      	lsrs	r0, r5
    3324:	46a4      	mov	ip, r4
    3326:	4463      	add	r3, ip
    3328:	409a      	lsls	r2, r3
    332a:	4302      	orrs	r2, r0
    332c:	e7ef      	b.n	330e <__aeabi_d2iz+0x2e>
    332e:	46c0      	nop			; (mov r8, r8)
    3330:	000003fe 	.word	0x000003fe
    3334:	0000041d 	.word	0x0000041d
    3338:	00000433 	.word	0x00000433
    333c:	00000413 	.word	0x00000413
    3340:	7fffffff 	.word	0x7fffffff
    3344:	fffffbed 	.word	0xfffffbed

00003348 <__aeabi_ui2d>:
    3348:	b510      	push	{r4, lr}
    334a:	1e04      	subs	r4, r0, #0
    334c:	d028      	beq.n	33a0 <__aeabi_ui2d+0x58>
    334e:	f000 f833 	bl	33b8 <__clzsi2>
    3352:	4b15      	ldr	r3, [pc, #84]	; (33a8 <__aeabi_ui2d+0x60>)
    3354:	4a15      	ldr	r2, [pc, #84]	; (33ac <__aeabi_ui2d+0x64>)
    3356:	1a1b      	subs	r3, r3, r0
    3358:	1ad2      	subs	r2, r2, r3
    335a:	2a1f      	cmp	r2, #31
    335c:	dd15      	ble.n	338a <__aeabi_ui2d+0x42>
    335e:	4a14      	ldr	r2, [pc, #80]	; (33b0 <__aeabi_ui2d+0x68>)
    3360:	1ad2      	subs	r2, r2, r3
    3362:	4094      	lsls	r4, r2
    3364:	2200      	movs	r2, #0
    3366:	0324      	lsls	r4, r4, #12
    3368:	055b      	lsls	r3, r3, #21
    336a:	0b24      	lsrs	r4, r4, #12
    336c:	0d5b      	lsrs	r3, r3, #21
    336e:	2100      	movs	r1, #0
    3370:	0010      	movs	r0, r2
    3372:	0324      	lsls	r4, r4, #12
    3374:	0d0a      	lsrs	r2, r1, #20
    3376:	0b24      	lsrs	r4, r4, #12
    3378:	0512      	lsls	r2, r2, #20
    337a:	4322      	orrs	r2, r4
    337c:	4c0d      	ldr	r4, [pc, #52]	; (33b4 <__aeabi_ui2d+0x6c>)
    337e:	051b      	lsls	r3, r3, #20
    3380:	4022      	ands	r2, r4
    3382:	4313      	orrs	r3, r2
    3384:	005b      	lsls	r3, r3, #1
    3386:	0859      	lsrs	r1, r3, #1
    3388:	bd10      	pop	{r4, pc}
    338a:	0021      	movs	r1, r4
    338c:	4091      	lsls	r1, r2
    338e:	000a      	movs	r2, r1
    3390:	210b      	movs	r1, #11
    3392:	1a08      	subs	r0, r1, r0
    3394:	40c4      	lsrs	r4, r0
    3396:	055b      	lsls	r3, r3, #21
    3398:	0324      	lsls	r4, r4, #12
    339a:	0b24      	lsrs	r4, r4, #12
    339c:	0d5b      	lsrs	r3, r3, #21
    339e:	e7e6      	b.n	336e <__aeabi_ui2d+0x26>
    33a0:	2300      	movs	r3, #0
    33a2:	2400      	movs	r4, #0
    33a4:	2200      	movs	r2, #0
    33a6:	e7e2      	b.n	336e <__aeabi_ui2d+0x26>
    33a8:	0000041e 	.word	0x0000041e
    33ac:	00000433 	.word	0x00000433
    33b0:	00000413 	.word	0x00000413
    33b4:	800fffff 	.word	0x800fffff

000033b8 <__clzsi2>:
    33b8:	211c      	movs	r1, #28
    33ba:	2301      	movs	r3, #1
    33bc:	041b      	lsls	r3, r3, #16
    33be:	4298      	cmp	r0, r3
    33c0:	d301      	bcc.n	33c6 <__clzsi2+0xe>
    33c2:	0c00      	lsrs	r0, r0, #16
    33c4:	3910      	subs	r1, #16
    33c6:	0a1b      	lsrs	r3, r3, #8
    33c8:	4298      	cmp	r0, r3
    33ca:	d301      	bcc.n	33d0 <__clzsi2+0x18>
    33cc:	0a00      	lsrs	r0, r0, #8
    33ce:	3908      	subs	r1, #8
    33d0:	091b      	lsrs	r3, r3, #4
    33d2:	4298      	cmp	r0, r3
    33d4:	d301      	bcc.n	33da <__clzsi2+0x22>
    33d6:	0900      	lsrs	r0, r0, #4
    33d8:	3904      	subs	r1, #4
    33da:	a202      	add	r2, pc, #8	; (adr r2, 33e4 <__clzsi2+0x2c>)
    33dc:	5c10      	ldrb	r0, [r2, r0]
    33de:	1840      	adds	r0, r0, r1
    33e0:	4770      	bx	lr
    33e2:	46c0      	nop			; (mov r8, r8)
    33e4:	02020304 	.word	0x02020304
    33e8:	01010101 	.word	0x01010101
	...

000033f4 <__libc_init_array>:
    33f4:	b570      	push	{r4, r5, r6, lr}
    33f6:	2600      	movs	r6, #0
    33f8:	4d0c      	ldr	r5, [pc, #48]	; (342c <__libc_init_array+0x38>)
    33fa:	4c0d      	ldr	r4, [pc, #52]	; (3430 <__libc_init_array+0x3c>)
    33fc:	1b64      	subs	r4, r4, r5
    33fe:	10a4      	asrs	r4, r4, #2
    3400:	42a6      	cmp	r6, r4
    3402:	d109      	bne.n	3418 <__libc_init_array+0x24>
    3404:	2600      	movs	r6, #0
    3406:	f000 f975 	bl	36f4 <_init>
    340a:	4d0a      	ldr	r5, [pc, #40]	; (3434 <__libc_init_array+0x40>)
    340c:	4c0a      	ldr	r4, [pc, #40]	; (3438 <__libc_init_array+0x44>)
    340e:	1b64      	subs	r4, r4, r5
    3410:	10a4      	asrs	r4, r4, #2
    3412:	42a6      	cmp	r6, r4
    3414:	d105      	bne.n	3422 <__libc_init_array+0x2e>
    3416:	bd70      	pop	{r4, r5, r6, pc}
    3418:	00b3      	lsls	r3, r6, #2
    341a:	58eb      	ldr	r3, [r5, r3]
    341c:	4798      	blx	r3
    341e:	3601      	adds	r6, #1
    3420:	e7ee      	b.n	3400 <__libc_init_array+0xc>
    3422:	00b3      	lsls	r3, r6, #2
    3424:	58eb      	ldr	r3, [r5, r3]
    3426:	4798      	blx	r3
    3428:	3601      	adds	r6, #1
    342a:	e7f2      	b.n	3412 <__libc_init_array+0x1e>
    342c:	00003700 	.word	0x00003700
    3430:	00003700 	.word	0x00003700
    3434:	00003700 	.word	0x00003700
    3438:	00003704 	.word	0x00003704

0000343c <srand>:
    343c:	4b10      	ldr	r3, [pc, #64]	; (3480 <srand+0x44>)
    343e:	b570      	push	{r4, r5, r6, lr}
    3440:	681c      	ldr	r4, [r3, #0]
    3442:	0005      	movs	r5, r0
    3444:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3446:	2b00      	cmp	r3, #0
    3448:	d115      	bne.n	3476 <srand+0x3a>
    344a:	2018      	movs	r0, #24
    344c:	f000 f860 	bl	3510 <malloc>
    3450:	4b0c      	ldr	r3, [pc, #48]	; (3484 <srand+0x48>)
    3452:	63a0      	str	r0, [r4, #56]	; 0x38
    3454:	8003      	strh	r3, [r0, #0]
    3456:	4b0c      	ldr	r3, [pc, #48]	; (3488 <srand+0x4c>)
    3458:	2201      	movs	r2, #1
    345a:	8043      	strh	r3, [r0, #2]
    345c:	4b0b      	ldr	r3, [pc, #44]	; (348c <srand+0x50>)
    345e:	8083      	strh	r3, [r0, #4]
    3460:	4b0b      	ldr	r3, [pc, #44]	; (3490 <srand+0x54>)
    3462:	80c3      	strh	r3, [r0, #6]
    3464:	4b0b      	ldr	r3, [pc, #44]	; (3494 <srand+0x58>)
    3466:	8103      	strh	r3, [r0, #8]
    3468:	2305      	movs	r3, #5
    346a:	8143      	strh	r3, [r0, #10]
    346c:	3306      	adds	r3, #6
    346e:	8183      	strh	r3, [r0, #12]
    3470:	2300      	movs	r3, #0
    3472:	6102      	str	r2, [r0, #16]
    3474:	6143      	str	r3, [r0, #20]
    3476:	2200      	movs	r2, #0
    3478:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    347a:	611d      	str	r5, [r3, #16]
    347c:	615a      	str	r2, [r3, #20]
    347e:	bd70      	pop	{r4, r5, r6, pc}
    3480:	2000002c 	.word	0x2000002c
    3484:	0000330e 	.word	0x0000330e
    3488:	ffffabcd 	.word	0xffffabcd
    348c:	00001234 	.word	0x00001234
    3490:	ffffe66d 	.word	0xffffe66d
    3494:	ffffdeec 	.word	0xffffdeec

00003498 <rand>:
    3498:	4b15      	ldr	r3, [pc, #84]	; (34f0 <rand+0x58>)
    349a:	b510      	push	{r4, lr}
    349c:	681c      	ldr	r4, [r3, #0]
    349e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    34a0:	2b00      	cmp	r3, #0
    34a2:	d115      	bne.n	34d0 <rand+0x38>
    34a4:	2018      	movs	r0, #24
    34a6:	f000 f833 	bl	3510 <malloc>
    34aa:	4b12      	ldr	r3, [pc, #72]	; (34f4 <rand+0x5c>)
    34ac:	63a0      	str	r0, [r4, #56]	; 0x38
    34ae:	8003      	strh	r3, [r0, #0]
    34b0:	4b11      	ldr	r3, [pc, #68]	; (34f8 <rand+0x60>)
    34b2:	2201      	movs	r2, #1
    34b4:	8043      	strh	r3, [r0, #2]
    34b6:	4b11      	ldr	r3, [pc, #68]	; (34fc <rand+0x64>)
    34b8:	8083      	strh	r3, [r0, #4]
    34ba:	4b11      	ldr	r3, [pc, #68]	; (3500 <rand+0x68>)
    34bc:	80c3      	strh	r3, [r0, #6]
    34be:	4b11      	ldr	r3, [pc, #68]	; (3504 <rand+0x6c>)
    34c0:	8103      	strh	r3, [r0, #8]
    34c2:	2305      	movs	r3, #5
    34c4:	8143      	strh	r3, [r0, #10]
    34c6:	3306      	adds	r3, #6
    34c8:	8183      	strh	r3, [r0, #12]
    34ca:	2300      	movs	r3, #0
    34cc:	6102      	str	r2, [r0, #16]
    34ce:	6143      	str	r3, [r0, #20]
    34d0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    34d2:	4a0d      	ldr	r2, [pc, #52]	; (3508 <rand+0x70>)
    34d4:	6920      	ldr	r0, [r4, #16]
    34d6:	6961      	ldr	r1, [r4, #20]
    34d8:	4b0c      	ldr	r3, [pc, #48]	; (350c <rand+0x74>)
    34da:	f7fe fafd 	bl	1ad8 <__aeabi_lmul>
    34de:	2201      	movs	r2, #1
    34e0:	2300      	movs	r3, #0
    34e2:	1880      	adds	r0, r0, r2
    34e4:	4159      	adcs	r1, r3
    34e6:	6120      	str	r0, [r4, #16]
    34e8:	6161      	str	r1, [r4, #20]
    34ea:	0048      	lsls	r0, r1, #1
    34ec:	0840      	lsrs	r0, r0, #1
    34ee:	bd10      	pop	{r4, pc}
    34f0:	2000002c 	.word	0x2000002c
    34f4:	0000330e 	.word	0x0000330e
    34f8:	ffffabcd 	.word	0xffffabcd
    34fc:	00001234 	.word	0x00001234
    3500:	ffffe66d 	.word	0xffffe66d
    3504:	ffffdeec 	.word	0xffffdeec
    3508:	4c957f2d 	.word	0x4c957f2d
    350c:	5851f42d 	.word	0x5851f42d

00003510 <malloc>:
    3510:	b510      	push	{r4, lr}
    3512:	4b03      	ldr	r3, [pc, #12]	; (3520 <malloc+0x10>)
    3514:	0001      	movs	r1, r0
    3516:	6818      	ldr	r0, [r3, #0]
    3518:	f000 f804 	bl	3524 <_malloc_r>
    351c:	bd10      	pop	{r4, pc}
    351e:	46c0      	nop			; (mov r8, r8)
    3520:	2000002c 	.word	0x2000002c

00003524 <_malloc_r>:
    3524:	2303      	movs	r3, #3
    3526:	b570      	push	{r4, r5, r6, lr}
    3528:	1ccd      	adds	r5, r1, #3
    352a:	439d      	bics	r5, r3
    352c:	3508      	adds	r5, #8
    352e:	0006      	movs	r6, r0
    3530:	2d0c      	cmp	r5, #12
    3532:	d21e      	bcs.n	3572 <_malloc_r+0x4e>
    3534:	250c      	movs	r5, #12
    3536:	42a9      	cmp	r1, r5
    3538:	d81d      	bhi.n	3576 <_malloc_r+0x52>
    353a:	0030      	movs	r0, r6
    353c:	f000 f862 	bl	3604 <__malloc_lock>
    3540:	4a25      	ldr	r2, [pc, #148]	; (35d8 <_malloc_r+0xb4>)
    3542:	6814      	ldr	r4, [r2, #0]
    3544:	0021      	movs	r1, r4
    3546:	2900      	cmp	r1, #0
    3548:	d119      	bne.n	357e <_malloc_r+0x5a>
    354a:	4c24      	ldr	r4, [pc, #144]	; (35dc <_malloc_r+0xb8>)
    354c:	6823      	ldr	r3, [r4, #0]
    354e:	2b00      	cmp	r3, #0
    3550:	d103      	bne.n	355a <_malloc_r+0x36>
    3552:	0030      	movs	r0, r6
    3554:	f000 f844 	bl	35e0 <_sbrk_r>
    3558:	6020      	str	r0, [r4, #0]
    355a:	0029      	movs	r1, r5
    355c:	0030      	movs	r0, r6
    355e:	f000 f83f 	bl	35e0 <_sbrk_r>
    3562:	1c43      	adds	r3, r0, #1
    3564:	d12c      	bne.n	35c0 <_malloc_r+0x9c>
    3566:	230c      	movs	r3, #12
    3568:	0030      	movs	r0, r6
    356a:	6033      	str	r3, [r6, #0]
    356c:	f000 f84b 	bl	3606 <__malloc_unlock>
    3570:	e003      	b.n	357a <_malloc_r+0x56>
    3572:	2d00      	cmp	r5, #0
    3574:	dadf      	bge.n	3536 <_malloc_r+0x12>
    3576:	230c      	movs	r3, #12
    3578:	6033      	str	r3, [r6, #0]
    357a:	2000      	movs	r0, #0
    357c:	bd70      	pop	{r4, r5, r6, pc}
    357e:	680b      	ldr	r3, [r1, #0]
    3580:	1b5b      	subs	r3, r3, r5
    3582:	d41a      	bmi.n	35ba <_malloc_r+0x96>
    3584:	2b0b      	cmp	r3, #11
    3586:	d903      	bls.n	3590 <_malloc_r+0x6c>
    3588:	600b      	str	r3, [r1, #0]
    358a:	18cc      	adds	r4, r1, r3
    358c:	6025      	str	r5, [r4, #0]
    358e:	e003      	b.n	3598 <_malloc_r+0x74>
    3590:	428c      	cmp	r4, r1
    3592:	d10e      	bne.n	35b2 <_malloc_r+0x8e>
    3594:	6863      	ldr	r3, [r4, #4]
    3596:	6013      	str	r3, [r2, #0]
    3598:	0030      	movs	r0, r6
    359a:	f000 f834 	bl	3606 <__malloc_unlock>
    359e:	0020      	movs	r0, r4
    35a0:	2207      	movs	r2, #7
    35a2:	300b      	adds	r0, #11
    35a4:	1d23      	adds	r3, r4, #4
    35a6:	4390      	bics	r0, r2
    35a8:	1ac3      	subs	r3, r0, r3
    35aa:	d0e7      	beq.n	357c <_malloc_r+0x58>
    35ac:	425a      	negs	r2, r3
    35ae:	50e2      	str	r2, [r4, r3]
    35b0:	e7e4      	b.n	357c <_malloc_r+0x58>
    35b2:	684b      	ldr	r3, [r1, #4]
    35b4:	6063      	str	r3, [r4, #4]
    35b6:	000c      	movs	r4, r1
    35b8:	e7ee      	b.n	3598 <_malloc_r+0x74>
    35ba:	000c      	movs	r4, r1
    35bc:	6849      	ldr	r1, [r1, #4]
    35be:	e7c2      	b.n	3546 <_malloc_r+0x22>
    35c0:	2303      	movs	r3, #3
    35c2:	1cc4      	adds	r4, r0, #3
    35c4:	439c      	bics	r4, r3
    35c6:	42a0      	cmp	r0, r4
    35c8:	d0e0      	beq.n	358c <_malloc_r+0x68>
    35ca:	1a21      	subs	r1, r4, r0
    35cc:	0030      	movs	r0, r6
    35ce:	f000 f807 	bl	35e0 <_sbrk_r>
    35d2:	1c43      	adds	r3, r0, #1
    35d4:	d1da      	bne.n	358c <_malloc_r+0x68>
    35d6:	e7c6      	b.n	3566 <_malloc_r+0x42>
    35d8:	200000d4 	.word	0x200000d4
    35dc:	200000d8 	.word	0x200000d8

000035e0 <_sbrk_r>:
    35e0:	2300      	movs	r3, #0
    35e2:	b570      	push	{r4, r5, r6, lr}
    35e4:	4c06      	ldr	r4, [pc, #24]	; (3600 <_sbrk_r+0x20>)
    35e6:	0005      	movs	r5, r0
    35e8:	0008      	movs	r0, r1
    35ea:	6023      	str	r3, [r4, #0]
    35ec:	f7fd ff64 	bl	14b8 <_sbrk>
    35f0:	1c43      	adds	r3, r0, #1
    35f2:	d103      	bne.n	35fc <_sbrk_r+0x1c>
    35f4:	6823      	ldr	r3, [r4, #0]
    35f6:	2b00      	cmp	r3, #0
    35f8:	d000      	beq.n	35fc <_sbrk_r+0x1c>
    35fa:	602b      	str	r3, [r5, #0]
    35fc:	bd70      	pop	{r4, r5, r6, pc}
    35fe:	46c0      	nop			; (mov r8, r8)
    3600:	2000013c 	.word	0x2000013c

00003604 <__malloc_lock>:
    3604:	4770      	bx	lr

00003606 <__malloc_unlock>:
    3606:	4770      	bx	lr
    3608:	42000800 	.word	0x42000800
    360c:	42000c00 	.word	0x42000c00
    3610:	42001000 	.word	0x42001000
    3614:	42001400 	.word	0x42001400
    3618:	42001800 	.word	0x42001800
    361c:	42001c00 	.word	0x42001c00
    3620:	00000f2a 	.word	0x00000f2a
    3624:	00000f26 	.word	0x00000f26
    3628:	00000f26 	.word	0x00000f26
    362c:	00000f8c 	.word	0x00000f8c
    3630:	00000f8c 	.word	0x00000f8c
    3634:	00000f3e 	.word	0x00000f3e
    3638:	00000f30 	.word	0x00000f30
    363c:	00000f44 	.word	0x00000f44
    3640:	00000f7a 	.word	0x00000f7a
    3644:	00001014 	.word	0x00001014
    3648:	00000ff4 	.word	0x00000ff4
    364c:	00000ff4 	.word	0x00000ff4
    3650:	00001080 	.word	0x00001080
    3654:	00001006 	.word	0x00001006
    3658:	00001022 	.word	0x00001022
    365c:	00000ff8 	.word	0x00000ff8
    3660:	00001030 	.word	0x00001030
    3664:	00001070 	.word	0x00001070
    3668:	02000200 	.word	0x02000200
    366c:	02000200 	.word	0x02000200
    3670:	00000200 	.word	0x00000200
    3674:	00002344 	.word	0x00002344
    3678:	00002326 	.word	0x00002326
    367c:	000022e0 	.word	0x000022e0
    3680:	000021fe 	.word	0x000021fe
    3684:	000022e0 	.word	0x000022e0
    3688:	00002318 	.word	0x00002318
    368c:	000022e0 	.word	0x000022e0
    3690:	000021fe 	.word	0x000021fe
    3694:	00002326 	.word	0x00002326
    3698:	00002326 	.word	0x00002326
    369c:	00002318 	.word	0x00002318
    36a0:	000021fe 	.word	0x000021fe
    36a4:	000021f6 	.word	0x000021f6
    36a8:	000021f6 	.word	0x000021f6
    36ac:	000021f6 	.word	0x000021f6
    36b0:	0000255c 	.word	0x0000255c
    36b4:	000029a4 	.word	0x000029a4
    36b8:	00002864 	.word	0x00002864
    36bc:	00002864 	.word	0x00002864
    36c0:	00002860 	.word	0x00002860
    36c4:	0000297c 	.word	0x0000297c
    36c8:	0000297c 	.word	0x0000297c
    36cc:	0000296e 	.word	0x0000296e
    36d0:	00002860 	.word	0x00002860
    36d4:	0000297c 	.word	0x0000297c
    36d8:	0000296e 	.word	0x0000296e
    36dc:	0000297c 	.word	0x0000297c
    36e0:	00002860 	.word	0x00002860
    36e4:	00002984 	.word	0x00002984
    36e8:	00002984 	.word	0x00002984
    36ec:	00002984 	.word	0x00002984
    36f0:	00002b88 	.word	0x00002b88

000036f4 <_init>:
    36f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    36f6:	46c0      	nop			; (mov r8, r8)
    36f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    36fa:	bc08      	pop	{r3}
    36fc:	469e      	mov	lr, r3
    36fe:	4770      	bx	lr

00003700 <__init_array_start>:
    3700:	000000dd 	.word	0x000000dd

00003704 <_fini>:
    3704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3706:	46c0      	nop			; (mov r8, r8)
    3708:	bcf8      	pop	{r3, r4, r5, r6, r7}
    370a:	bc08      	pop	{r3}
    370c:	469e      	mov	lr, r3
    370e:	4770      	bx	lr

00003710 <__fini_array_start>:
    3710:	000000b5 	.word	0x000000b5
