{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 08:58:49 2017 " "Info: Processing started: Fri Dec 01 08:58:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[3\] " "Info: Assuming node \"KEY\[3\]\" is an undefined clock" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AUD_BCLK~reg0 " "Info: Detected ripple clock \"AUD_BCLK~reg0\" as buffer" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 102 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "AUD_XCK~reg0 " "Info: Detected ripple clock \"AUD_XCK~reg0\" as buffer" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 62 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "i2c_codec_control:u1\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"i2c_codec_control:u1\|mI2C_CTRL_CLK\" as buffer" {  } { { "i2c_codec_control.v" "" { Text "E:/ProjetoCL2/TesteGIT/i2c_codec_control.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "i2c_codec_control:u1\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register Octave\[1\] register count12\[10\] 22.63 MHz 44.196 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 22.63 MHz between source register \"Octave\[1\]\" and destination register \"count12\[10\]\" (period= 44.196 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.893 ns + Longest register register " "Info: + Longest register to register delay is 21.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Octave\[1\] 1 REG LCFF_X48_Y30_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y30_N3; Fanout = 7; REG Node = 'Octave\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Octave[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.398 ns) 0.928 ns Equal1~2 2 COMB LCCOMB_X48_Y30_N8 6 " "Info: 2: + IC(0.530 ns) + CELL(0.398 ns) = 0.928 ns; Loc. = LCCOMB_X48_Y30_N8; Fanout = 6; COMB Node = 'Equal1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { Octave[1] Equal1~2 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 1.460 ns Equal1~3 3 COMB LCCOMB_X48_Y30_N10 11 " "Info: 3: + IC(0.261 ns) + CELL(0.271 ns) = 1.460 ns; Loc. = LCCOMB_X48_Y30_N10; Fanout = 11; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Equal1~2 Equal1~3 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.275 ns) 2.220 ns Equal80~2 4 COMB LCCOMB_X47_Y30_N0 1 " "Info: 4: + IC(0.485 ns) + CELL(0.275 ns) = 2.220 ns; Loc. = LCCOMB_X47_Y30_N0; Fanout = 1; COMB Node = 'Equal80~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { Equal1~3 Equal80~2 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 662 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.438 ns) 3.726 ns Equal80~3 5 COMB LCCOMB_X48_Y30_N4 1 " "Info: 5: + IC(1.068 ns) + CELL(0.438 ns) = 3.726 ns; Loc. = LCCOMB_X48_Y30_N4; Fanout = 1; COMB Node = 'Equal80~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Equal80~2 Equal80~3 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 662 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 4.373 ns Equal80~4 6 COMB LCCOMB_X48_Y30_N22 8 " "Info: 6: + IC(0.254 ns) + CELL(0.393 ns) = 4.373 ns; Loc. = LCCOMB_X48_Y30_N22; Fanout = 8; COMB Node = 'Equal80~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { Equal80~3 Equal80~4 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 662 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.150 ns) 5.273 ns count12~16 7 COMB LCCOMB_X48_Y31_N24 4 " "Info: 7: + IC(0.750 ns) + CELL(0.150 ns) = 5.273 ns; Loc. = LCCOMB_X48_Y31_N24; Fanout = 4; COMB Node = 'count12~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Equal80~4 count12~16 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.393 ns) 6.125 ns Add10~1 8 COMB LCCOMB_X49_Y31_N6 2 " "Info: 8: + IC(0.459 ns) + CELL(0.393 ns) = 6.125 ns; Loc. = LCCOMB_X49_Y31_N6; Fanout = 2; COMB Node = 'Add10~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { count12~16 Add10~1 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 671 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.535 ns Add10~2 9 COMB LCCOMB_X49_Y31_N8 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 6.535 ns; Loc. = LCCOMB_X49_Y31_N8; Fanout = 1; COMB Node = 'Add10~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add10~1 Add10~2 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 671 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.150 ns) 7.454 ns count12~27 10 COMB LCCOMB_X49_Y30_N26 4 " "Info: 10: + IC(0.769 ns) + CELL(0.150 ns) = 7.454 ns; Loc. = LCCOMB_X49_Y30_N26; Fanout = 4; COMB Node = 'count12~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { Add10~2 count12~27 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.393 ns) 8.632 ns Add11~3 11 COMB LCCOMB_X49_Y34_N6 2 " "Info: 11: + IC(0.785 ns) + CELL(0.393 ns) = 8.632 ns; Loc. = LCCOMB_X49_Y34_N6; Fanout = 2; COMB Node = 'Add11~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { count12~27 Add11~3 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.042 ns Add11~4 12 COMB LCCOMB_X49_Y34_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 9.042 ns; Loc. = LCCOMB_X49_Y34_N8; Fanout = 1; COMB Node = 'Add11~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add11~3 Add11~4 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.150 ns) 9.963 ns count12~30 13 COMB LCCOMB_X49_Y30_N20 4 " "Info: 13: + IC(0.771 ns) + CELL(0.150 ns) = 9.963 ns; Loc. = LCCOMB_X49_Y30_N20; Fanout = 4; COMB Node = 'count12~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { Add11~4 count12~30 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.414 ns) 11.453 ns Add12~5 14 COMB LCCOMB_X48_Y35_N12 2 " "Info: 14: + IC(1.076 ns) + CELL(0.414 ns) = 11.453 ns; Loc. = LCCOMB_X48_Y35_N12; Fanout = 2; COMB Node = 'Add12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { count12~30 Add12~5 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.863 ns Add12~6 15 COMB LCCOMB_X48_Y35_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 11.863 ns; Loc. = LCCOMB_X48_Y35_N14; Fanout = 1; COMB Node = 'Add12~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add12~5 Add12~6 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.275 ns) 12.913 ns count12~42 16 COMB LCCOMB_X48_Y34_N22 4 " "Info: 16: + IC(0.775 ns) + CELL(0.275 ns) = 12.913 ns; Loc. = LCCOMB_X48_Y34_N22; Fanout = 4; COMB Node = 'count12~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { Add12~6 count12~42 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.393 ns) 14.066 ns Add13~7 17 COMB LCCOMB_X48_Y33_N10 2 " "Info: 17: + IC(0.760 ns) + CELL(0.393 ns) = 14.066 ns; Loc. = LCCOMB_X48_Y33_N10; Fanout = 2; COMB Node = 'Add13~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { count12~42 Add13~7 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 689 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.137 ns Add13~9 18 COMB LCCOMB_X48_Y33_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 14.137 ns; Loc. = LCCOMB_X48_Y33_N12; Fanout = 2; COMB Node = 'Add13~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~7 Add13~9 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 689 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.296 ns Add13~11 19 COMB LCCOMB_X48_Y33_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 14.296 ns; Loc. = LCCOMB_X48_Y33_N14; Fanout = 2; COMB Node = 'Add13~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add13~9 Add13~11 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 689 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.367 ns Add13~13 20 COMB LCCOMB_X48_Y33_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 14.367 ns; Loc. = LCCOMB_X48_Y33_N16; Fanout = 2; COMB Node = 'Add13~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~11 Add13~13 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 689 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.777 ns Add13~14 21 COMB LCCOMB_X48_Y33_N18 1 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 14.777 ns; Loc. = LCCOMB_X48_Y33_N18; Fanout = 1; COMB Node = 'Add13~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add13~13 Add13~14 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 689 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.150 ns) 15.583 ns count12~73 22 COMB LCCOMB_X49_Y33_N16 4 " "Info: 22: + IC(0.656 ns) + CELL(0.150 ns) = 15.583 ns; Loc. = LCCOMB_X49_Y33_N16; Fanout = 4; COMB Node = 'count12~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { Add13~14 count12~73 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.438 ns) 16.965 ns Equal85~1 23 COMB LCCOMB_X48_Y32_N0 1 " "Info: 23: + IC(0.944 ns) + CELL(0.438 ns) = 16.965 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'Equal85~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { count12~73 Equal85~1 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 692 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 17.360 ns Equal85~2 24 COMB LCCOMB_X48_Y32_N26 1 " "Info: 24: + IC(0.245 ns) + CELL(0.150 ns) = 17.360 ns; Loc. = LCCOMB_X48_Y32_N26; Fanout = 1; COMB Node = 'Equal85~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Equal85~1 Equal85~2 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 692 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 17.756 ns count12~78 25 COMB LCCOMB_X48_Y32_N28 7 " "Info: 25: + IC(0.246 ns) + CELL(0.150 ns) = 17.756 ns; Loc. = LCCOMB_X48_Y32_N28; Fanout = 7; COMB Node = 'count12~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Equal85~2 count12~78 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.150 ns) 18.898 ns count12~79 26 COMB LCCOMB_X48_Y31_N6 4 " "Info: 26: + IC(0.992 ns) + CELL(0.150 ns) = 18.898 ns; Loc. = LCCOMB_X48_Y31_N6; Fanout = 4; COMB Node = 'count12~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { count12~78 count12~79 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.414 ns) 20.056 ns Add15~7 27 COMB LCCOMB_X48_Y32_N8 2 " "Info: 27: + IC(0.744 ns) + CELL(0.414 ns) = 20.056 ns; Loc. = LCCOMB_X48_Y32_N8; Fanout = 2; COMB Node = 'Add15~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { count12~79 Add15~7 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.127 ns Add15~9 28 COMB LCCOMB_X48_Y32_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 20.127 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 2; COMB Node = 'Add15~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~7 Add15~9 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.198 ns Add15~11 29 COMB LCCOMB_X48_Y32_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 20.198 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 2; COMB Node = 'Add15~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~9 Add15~11 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 20.357 ns Add15~13 30 COMB LCCOMB_X48_Y32_N14 2 " "Info: 30: + IC(0.000 ns) + CELL(0.159 ns) = 20.357 ns; Loc. = LCCOMB_X48_Y32_N14; Fanout = 2; COMB Node = 'Add15~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add15~11 Add15~13 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.428 ns Add15~15 31 COMB LCCOMB_X48_Y32_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 20.428 ns; Loc. = LCCOMB_X48_Y32_N16; Fanout = 2; COMB Node = 'Add15~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~13 Add15~15 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.499 ns Add15~17 32 COMB LCCOMB_X48_Y32_N18 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 20.499 ns; Loc. = LCCOMB_X48_Y32_N18; Fanout = 2; COMB Node = 'Add15~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~15 Add15~17 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.570 ns Add15~19 33 COMB LCCOMB_X48_Y32_N20 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 20.570 ns; Loc. = LCCOMB_X48_Y32_N20; Fanout = 2; COMB Node = 'Add15~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~17 Add15~19 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.980 ns Add15~20 34 COMB LCCOMB_X48_Y32_N22 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 20.980 ns; Loc. = LCCOMB_X48_Y32_N22; Fanout = 1; COMB Node = 'Add15~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add15~19 Add15~20 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 701 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.150 ns) 21.809 ns count12~96 35 COMB LCCOMB_X46_Y32_N0 1 " "Info: 35: + IC(0.679 ns) + CELL(0.150 ns) = 21.809 ns; Loc. = LCCOMB_X46_Y32_N0; Fanout = 1; COMB Node = 'count12~96'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { Add15~20 count12~96 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 21.893 ns count12\[10\] 36 REG LCFF_X46_Y32_N1 4 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 21.893 ns; Loc. = LCFF_X46_Y32_N1; Fanout = 4; REG Node = 'count12\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count12~96 count12[10] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 654 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.644 ns ( 39.48 % ) " "Info: Total cell delay = 8.644 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.249 ns ( 60.52 % ) " "Info: Total interconnect delay = 13.249 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.893 ns" { Octave[1] Equal1~2 Equal1~3 Equal80~2 Equal80~3 Equal80~4 count12~16 Add10~1 Add10~2 count12~27 Add11~3 Add11~4 count12~30 Add12~5 Add12~6 count12~42 Add13~7 Add13~9 Add13~11 Add13~13 Add13~14 count12~73 Equal85~1 Equal85~2 count12~78 count12~79 Add15~7 Add15~9 Add15~11 Add15~13 Add15~15 Add15~17 Add15~19 Add15~20 count12~96 count12[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.893 ns" { Octave[1] {} Equal1~2 {} Equal1~3 {} Equal80~2 {} Equal80~3 {} Equal80~4 {} count12~16 {} Add10~1 {} Add10~2 {} count12~27 {} Add11~3 {} Add11~4 {} count12~30 {} Add12~5 {} Add12~6 {} count12~42 {} Add13~7 {} Add13~9 {} Add13~11 {} Add13~13 {} Add13~14 {} count12~73 {} Equal85~1 {} Equal85~2 {} count12~78 {} count12~79 {} Add15~7 {} Add15~9 {} Add15~11 {} Add15~13 {} Add15~15 {} Add15~17 {} Add15~19 {} Add15~20 {} count12~96 {} count12[10] {} } { 0.000ns 0.530ns 0.261ns 0.485ns 1.068ns 0.254ns 0.750ns 0.459ns 0.000ns 0.769ns 0.785ns 0.000ns 0.771ns 1.076ns 0.000ns 0.775ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.656ns 0.944ns 0.245ns 0.246ns 0.992ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.679ns 0.000ns } { 0.000ns 0.398ns 0.271ns 0.275ns 0.438ns 0.393ns 0.150ns 0.393ns 0.410ns 0.150ns 0.393ns 0.410ns 0.150ns 0.414ns 0.410ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.441 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.787 ns) 2.382 ns AUD_XCK~reg0 2 REG LCFF_X31_Y35_N1 4 " "Info: 2: + IC(0.616 ns) + CELL(0.787 ns) = 2.382 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.640 ns AUD_BCLK~reg0 3 REG LCFF_X30_Y35_N27 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.640 ns; Loc. = LCFF_X30_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.888 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G9 27 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.888 ns; Loc. = CLKCTRL_G9; Fanout = 27; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 6.441 ns count12\[10\] 5 REG LCFF_X46_Y32_N1 4 " "Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 6.441 ns; Loc. = LCFF_X46_Y32_N1; Fanout = 4; REG Node = 'count12\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { AUD_BCLK~reg0clkctrl count12[10] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 654 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 47.97 % ) " "Info: Total cell delay = 3.090 ns ( 47.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.351 ns ( 52.03 % ) " "Info: Total interconnect delay = 3.351 ns ( 52.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl count12[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} count12[10] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.016ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.432 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.787 ns) 2.382 ns AUD_XCK~reg0 2 REG LCFF_X31_Y35_N1 4 " "Info: 2: + IC(0.616 ns) + CELL(0.787 ns) = 2.382 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.640 ns AUD_BCLK~reg0 3 REG LCFF_X30_Y35_N27 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.640 ns; Loc. = LCFF_X30_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.888 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G9 27 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.888 ns; Loc. = CLKCTRL_G9; Fanout = 27; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.432 ns Octave\[1\] 5 REG LCFF_X48_Y30_N3 7 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X48_Y30_N3; Fanout = 7; REG Node = 'Octave\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 48.04 % ) " "Info: Total cell delay = 3.090 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.342 ns ( 51.96 % ) " "Info: Total interconnect delay = 3.342 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[1] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl count12[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} count12[10] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.016ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[1] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 654 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 654 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.893 ns" { Octave[1] Equal1~2 Equal1~3 Equal80~2 Equal80~3 Equal80~4 count12~16 Add10~1 Add10~2 count12~27 Add11~3 Add11~4 count12~30 Add12~5 Add12~6 count12~42 Add13~7 Add13~9 Add13~11 Add13~13 Add13~14 count12~73 Equal85~1 Equal85~2 count12~78 count12~79 Add15~7 Add15~9 Add15~11 Add15~13 Add15~15 Add15~17 Add15~19 Add15~20 count12~96 count12[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.893 ns" { Octave[1] {} Equal1~2 {} Equal1~3 {} Equal80~2 {} Equal80~3 {} Equal80~4 {} count12~16 {} Add10~1 {} Add10~2 {} count12~27 {} Add11~3 {} Add11~4 {} count12~30 {} Add12~5 {} Add12~6 {} count12~42 {} Add13~7 {} Add13~9 {} Add13~11 {} Add13~13 {} Add13~14 {} count12~73 {} Equal85~1 {} Equal85~2 {} count12~78 {} count12~79 {} Add15~7 {} Add15~9 {} Add15~11 {} Add15~13 {} Add15~15 {} Add15~17 {} Add15~19 {} Add15~20 {} count12~96 {} count12[10] {} } { 0.000ns 0.530ns 0.261ns 0.485ns 1.068ns 0.254ns 0.750ns 0.459ns 0.000ns 0.769ns 0.785ns 0.000ns 0.771ns 1.076ns 0.000ns 0.775ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.656ns 0.944ns 0.245ns 0.246ns 0.992ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.679ns 0.000ns } { 0.000ns 0.398ns 0.271ns 0.275ns 0.438ns 0.393ns 0.150ns 0.393ns 0.410ns 0.150ns 0.393ns 0.410ns 0.150ns 0.414ns 0.410ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl count12[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} count12[10] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.016ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[1] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[3\] register register count2\[0\] count2\[1\] 450.05 MHz Internal " "Info: Clock \"KEY\[3\]\" Internal fmax is restricted to 450.05 MHz between source register \"count2\[0\]\" and destination register \"count2\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.536 ns + Longest register register " "Info: + Longest register to register delay is 0.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2\[0\] 1 REG LCFF_X59_Y4_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y4_N1; Fanout = 7; REG Node = 'count2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[0] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.150 ns) 0.452 ns count2\[1\]~0 2 COMB LCCOMB_X59_Y4_N2 1 " "Info: 2: + IC(0.302 ns) + CELL(0.150 ns) = 0.452 ns; Loc. = LCCOMB_X59_Y4_N2; Fanout = 1; COMB Node = 'count2\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { count2[0] count2[1]~0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.536 ns count2\[1\] 3 REG LCFF_X59_Y4_N3 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.536 ns; Loc. = LCFF_X59_Y4_N3; Fanout = 7; REG Node = 'count2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count2[1]~0 count2[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.66 % ) " "Info: Total cell delay = 0.234 ns ( 43.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 56.34 % ) " "Info: Total interconnect delay = 0.302 ns ( 56.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { count2[0] count2[1]~0 count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { count2[0] {} count2[1]~0 {} count2[1] {} } { 0.000ns 0.302ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[3\]\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.668 ns count2\[1\] 4 REG LCFF_X59_Y4_N3 7 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X59_Y4_N3; Fanout = 7; REG Node = 'count2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { KEY[3]~clkctrl count2[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 58.25 % ) " "Info: Total cell delay = 1.554 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.114 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[1] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.023ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] source 2.668 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[3\]\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.668 ns count2\[0\] 4 REG LCFF_X59_Y4_N1 7 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X59_Y4_N1; Fanout = 7; REG Node = 'count2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { KEY[3]~clkctrl count2[0] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 58.25 % ) " "Info: Total cell delay = 1.554 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.114 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.023ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[1] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.023ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.023ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { count2[0] count2[1]~0 count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { count2[0] {} count2[1]~0 {} count2[1] {} } { 0.000ns 0.302ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[1] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.023ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.023ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { count2[1] {} } {  } {  } "" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 729 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_27 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLOCK_27\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Notas\[1\] Octave\[1\] CLOCK_27 2.642 ns " "Info: Found hold time violation between source  pin or register \"Notas\[1\]\" and destination pin or register \"Octave\[1\]\" for clock \"CLOCK_27\" (Hold time is 2.642 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.811 ns + Largest " "Info: + Largest clock skew is 3.811 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.432 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.787 ns) 2.382 ns AUD_XCK~reg0 2 REG LCFF_X31_Y35_N1 4 " "Info: 2: + IC(0.616 ns) + CELL(0.787 ns) = 2.382 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.640 ns AUD_BCLK~reg0 3 REG LCFF_X30_Y35_N27 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.640 ns; Loc. = LCFF_X30_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.888 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G9 27 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.888 ns; Loc. = CLKCTRL_G9; Fanout = 27; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.432 ns Octave\[1\] 5 REG LCFF_X48_Y30_N3 7 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X48_Y30_N3; Fanout = 7; REG Node = 'Octave\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 48.04 % ) " "Info: Total cell delay = 3.090 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.342 ns ( 51.96 % ) " "Info: Total interconnect delay = 3.342 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[1] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.621 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 169 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 169; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.621 ns Notas\[1\] 3 REG LCFF_X49_Y26_N17 1 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X49_Y26_N17; Fanout = 1; REG Node = 'Notas\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { CLOCK_27~clkctrl Notas[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.84 % ) " "Info: Total cell delay = 1.516 ns ( 57.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 42.16 % ) " "Info: Total interconnect delay = 1.105 ns ( 42.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { CLOCK_27 CLOCK_27~clkctrl Notas[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} Notas[1] {} } { 0.000ns 0.000ns 0.113ns 0.992ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[1] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { CLOCK_27 CLOCK_27~clkctrl Notas[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} Notas[1] {} } { 0.000ns 0.000ns 0.113ns 0.992ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.185 ns - Shortest register register " "Info: - Shortest register to register delay is 1.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Notas\[1\] 1 REG LCFF_X49_Y26_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y26_N17; Fanout = 1; REG Node = 'Notas\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Notas[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.275 ns) 1.101 ns Octave~1 2 COMB LCCOMB_X48_Y30_N2 1 " "Info: 2: + IC(0.826 ns) + CELL(0.275 ns) = 1.101 ns; Loc. = LCCOMB_X48_Y30_N2; Fanout = 1; COMB Node = 'Octave~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { Notas[1] Octave~1 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.185 ns Octave\[1\] 3 REG LCFF_X48_Y30_N3 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.185 ns; Loc. = LCFF_X48_Y30_N3; Fanout = 7; REG Node = 'Octave\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Octave~1 Octave[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 30.30 % ) " "Info: Total cell delay = 0.359 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 69.70 % ) " "Info: Total interconnect delay = 0.826 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { Notas[1] Octave~1 Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.185 ns" { Notas[1] {} Octave~1 {} Octave[1] {} } { 0.000ns 0.826ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[1] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { CLOCK_27 CLOCK_27~clkctrl Notas[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} Notas[1] {} } { 0.000ns 0.000ns 0.113ns 0.992ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { Notas[1] Octave~1 Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.185 ns" { Notas[1] {} Octave~1 {} Octave[1] {} } { 0.000ns 0.826ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "contador1\[4\] SW\[16\] CLOCK_27 11.009 ns register " "Info: tsu for register \"contador1\[4\]\" (data pin = \"SW\[16\]\", clock pin = \"CLOCK_27\") is 11.009 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.679 ns + Longest pin register " "Info: + Longest pin to register delay is 13.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 9; PIN Node = 'SW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.943 ns) + CELL(0.271 ns) 8.066 ns newCont2\[29\]~177 2 COMB LCCOMB_X50_Y25_N18 63 " "Info: 2: + IC(6.943 ns) + CELL(0.271 ns) = 8.066 ns; Loc. = LCCOMB_X50_Y25_N18; Fanout = 63; COMB Node = 'newCont2\[29\]~177'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { SW[16] newCont2[29]~177 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.150 ns) 8.938 ns contador~77 3 COMB LCCOMB_X48_Y25_N6 2 " "Info: 3: + IC(0.722 ns) + CELL(0.150 ns) = 8.938 ns; Loc. = LCCOMB_X48_Y25_N6; Fanout = 2; COMB Node = 'contador~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { newCont2[29]~177 contador~77 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.398 ns) 9.605 ns contador1\[0\]~0 4 COMB LCCOMB_X48_Y25_N2 8 " "Info: 4: + IC(0.269 ns) + CELL(0.398 ns) = 9.605 ns; Loc. = LCCOMB_X48_Y25_N2; Fanout = 8; COMB Node = 'contador1\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { contador~77 contador1[0]~0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.275 ns) 10.633 ns contador1\[0\]~2 5 COMB LCCOMB_X49_Y26_N4 1 " "Info: 5: + IC(0.753 ns) + CELL(0.275 ns) = 10.633 ns; Loc. = LCCOMB_X49_Y26_N4; Fanout = 1; COMB Node = 'contador1\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { contador1[0]~0 contador1[0]~2 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.438 ns) 12.053 ns contador1\[1\]~3 6 COMB LCCOMB_X47_Y23_N30 16 " "Info: 6: + IC(0.982 ns) + CELL(0.438 ns) = 12.053 ns; Loc. = LCCOMB_X47_Y23_N30; Fanout = 16; COMB Node = 'contador1\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { contador1[0]~2 contador1[1]~3 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.419 ns) 13.595 ns contador1\[4\]~8 7 COMB LCCOMB_X47_Y24_N10 1 " "Info: 7: + IC(1.123 ns) + CELL(0.419 ns) = 13.595 ns; Loc. = LCCOMB_X47_Y24_N10; Fanout = 1; COMB Node = 'contador1\[4\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { contador1[1]~3 contador1[4]~8 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.679 ns contador1\[4\] 8 REG LCFF_X47_Y24_N11 4 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 13.679 ns; Loc. = LCFF_X47_Y24_N11; Fanout = 4; REG Node = 'contador1\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { contador1[4]~8 contador1[4] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.887 ns ( 21.11 % ) " "Info: Total cell delay = 2.887 ns ( 21.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.792 ns ( 78.89 % ) " "Info: Total interconnect delay = 10.792 ns ( 78.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { SW[16] newCont2[29]~177 contador~77 contador1[0]~0 contador1[0]~2 contador1[1]~3 contador1[4]~8 contador1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { SW[16] {} SW[16]~combout {} newCont2[29]~177 {} contador~77 {} contador1[0]~0 {} contador1[0]~2 {} contador1[1]~3 {} contador1[4]~8 {} contador1[4] {} } { 0.000ns 0.000ns 6.943ns 0.722ns 0.269ns 0.753ns 0.982ns 1.123ns 0.000ns } { 0.000ns 0.852ns 0.271ns 0.150ns 0.398ns 0.275ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.634 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 169 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 169; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.634 ns contador1\[4\] 3 REG LCFF_X47_Y24_N11 4 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X47_Y24_N11; Fanout = 4; REG Node = 'contador1\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLOCK_27~clkctrl contador1[4] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.56 % ) " "Info: Total cell delay = 1.516 ns ( 57.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.44 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { CLOCK_27 CLOCK_27~clkctrl contador1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador1[4] {} } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { SW[16] newCont2[29]~177 contador~77 contador1[0]~0 contador1[0]~2 contador1[1]~3 contador1[4]~8 contador1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { SW[16] {} SW[16]~combout {} newCont2[29]~177 {} contador~77 {} contador1[0]~0 {} contador1[0]~2 {} contador1[1]~3 {} contador1[4]~8 {} contador1[4] {} } { 0.000ns 0.000ns 6.943ns 0.722ns 0.269ns 0.753ns 0.982ns 1.123ns 0.000ns } { 0.000ns 0.852ns 0.271ns 0.150ns 0.398ns 0.275ns 0.438ns 0.419ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { CLOCK_27 CLOCK_27~clkctrl contador1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador1[4] {} } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 HEX0\[2\] Octave\[1\] 20.626 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"HEX0\[2\]\" through register \"Octave\[1\]\" is 20.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.432 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.787 ns) 2.382 ns AUD_XCK~reg0 2 REG LCFF_X31_Y35_N1 4 " "Info: 2: + IC(0.616 ns) + CELL(0.787 ns) = 2.382 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.640 ns AUD_BCLK~reg0 3 REG LCFF_X30_Y35_N27 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.640 ns; Loc. = LCFF_X30_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.888 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G9 27 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.888 ns; Loc. = CLKCTRL_G9; Fanout = 27; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.432 ns Octave\[1\] 5 REG LCFF_X48_Y30_N3 7 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X48_Y30_N3; Fanout = 7; REG Node = 'Octave\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 48.04 % ) " "Info: Total cell delay = 3.090 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.342 ns ( 51.96 % ) " "Info: Total interconnect delay = 3.342 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[1] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.944 ns + Longest register pin " "Info: + Longest register to pin delay is 13.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Octave\[1\] 1 REG LCFF_X48_Y30_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y30_N3; Fanout = 7; REG Node = 'Octave\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Octave[1] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.398 ns) 1.790 ns Equal1~0 2 COMB LCCOMB_X48_Y31_N16 4 " "Info: 2: + IC(1.392 ns) + CELL(0.398 ns) = 1.790 ns; Loc. = LCCOMB_X48_Y31_N16; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { Octave[1] Equal1~0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 2.614 ns Equal5~0 3 COMB LCCOMB_X47_Y30_N8 2 " "Info: 3: + IC(0.674 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X47_Y30_N8; Fanout = 2; COMB Node = 'Equal5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { Equal1~0 Equal5~0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.419 ns) 3.290 ns Equal7~0 4 COMB LCCOMB_X47_Y30_N30 15 " "Info: 4: + IC(0.257 ns) + CELL(0.419 ns) = 3.290 ns; Loc. = LCCOMB_X47_Y30_N30; Fanout = 15; COMB Node = 'Equal7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Equal5~0 Equal7~0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.275 ns) 5.148 ns HEX0~4 5 COMB LCCOMB_X48_Y31_N4 2 " "Info: 5: + IC(1.583 ns) + CELL(0.275 ns) = 5.148 ns; Loc. = LCCOMB_X48_Y31_N4; Fanout = 2; COMB Node = 'HEX0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { Equal7~0 HEX0~4 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.438 ns) 6.064 ns HEX0~5 6 COMB LCCOMB_X48_Y31_N14 2 " "Info: 6: + IC(0.478 ns) + CELL(0.438 ns) = 6.064 ns; Loc. = LCCOMB_X48_Y31_N14; Fanout = 2; COMB Node = 'HEX0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { HEX0~4 HEX0~5 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.102 ns) + CELL(2.778 ns) 13.944 ns HEX0\[2\] 7 PIN PIN_AC12 0 " "Info: 7: + IC(5.102 ns) + CELL(2.778 ns) = 13.944 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.880 ns" { HEX0~5 HEX0[2] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.458 ns ( 31.97 % ) " "Info: Total cell delay = 4.458 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.486 ns ( 68.03 % ) " "Info: Total interconnect delay = 9.486 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.944 ns" { Octave[1] Equal1~0 Equal5~0 Equal7~0 HEX0~4 HEX0~5 HEX0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.944 ns" { Octave[1] {} Equal1~0 {} Equal5~0 {} Equal7~0 {} HEX0~4 {} HEX0~5 {} HEX0[2] {} } { 0.000ns 1.392ns 0.674ns 0.257ns 1.583ns 0.478ns 5.102ns } { 0.000ns 0.398ns 0.150ns 0.419ns 0.275ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[1] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.944 ns" { Octave[1] Equal1~0 Equal5~0 Equal7~0 HEX0~4 HEX0~5 HEX0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.944 ns" { Octave[1] {} Equal1~0 {} Equal5~0 {} Equal7~0 {} HEX0~4 {} HEX0~5 {} HEX0[2] {} } { 0.000ns 1.392ns 0.674ns 0.257ns 1.583ns 0.478ns 5.102ns } { 0.000ns 0.398ns 0.150ns 0.419ns 0.275ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Octave\[2\] SW\[2\] CLOCK_27 3.975 ns register " "Info: th for register \"Octave\[2\]\" (data pin = \"SW\[2\]\", clock pin = \"CLOCK_27\") is 3.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.432 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.787 ns) 2.382 ns AUD_XCK~reg0 2 REG LCFF_X31_Y35_N1 4 " "Info: 2: + IC(0.616 ns) + CELL(0.787 ns) = 2.382 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.640 ns AUD_BCLK~reg0 3 REG LCFF_X30_Y35_N27 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.640 ns; Loc. = LCFF_X30_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.888 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G9 27 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.888 ns; Loc. = CLKCTRL_G9; Fanout = 27; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.432 ns Octave\[2\] 5 REG LCFF_X48_Y30_N29 7 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X48_Y30_N29; Fanout = 7; REG Node = 'Octave\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { AUD_BCLK~reg0clkctrl Octave[2] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 48.04 % ) " "Info: Total cell delay = 3.090 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.342 ns ( 51.96 % ) " "Info: Total interconnect delay = 3.342 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[2] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.723 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.150 ns) 2.639 ns Octave~2 2 COMB LCCOMB_X48_Y30_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.150 ns) = 2.639 ns; Loc. = LCCOMB_X48_Y30_N28; Fanout = 1; COMB Node = 'Octave~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { SW[2] Octave~2 } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.723 ns Octave\[2\] 3 REG LCFF_X48_Y30_N29 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.723 ns; Loc. = LCFF_X48_Y30_N29; Fanout = 7; REG Node = 'Octave\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Octave~2 Octave[2] } "NODE_NAME" } } { "piano.v" "" { Text "E:/ProjetoCL2/TesteGIT/piano.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 45.28 % ) " "Info: Total cell delay = 1.233 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.490 ns ( 54.72 % ) " "Info: Total interconnect delay = 1.490 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { SW[2] Octave~2 Octave[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { SW[2] {} SW[2]~combout {} Octave~2 {} Octave[2] {} } { 0.000ns 0.000ns 1.490ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[2] {} } { 0.000ns 0.000ns 0.616ns 0.471ns 1.248ns 1.007ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { SW[2] Octave~2 Octave[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { SW[2] {} SW[2]~combout {} Octave~2 {} Octave[2] {} } { 0.000ns 0.000ns 1.490ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 08:58:52 2017 " "Info: Processing ended: Fri Dec 01 08:58:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
