-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv2D0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_in_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    img_in_ce0 : OUT STD_LOGIC;
    img_in_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    img_out_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    img_out_ce0 : OUT STD_LOGIC;
    img_out_we0 : OUT STD_LOGIC;
    img_out_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights_ce0 : OUT STD_LOGIC;
    weights_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of conv2D0 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "conv2D0_conv2D0,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010i-clg225-1L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.571094,HLS_SYN_LAT=39,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=502,HLS_SYN_LUT=920,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_conv2D0_Pipeline_readImg_fu_148_ap_start : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_ap_done : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_ap_idle : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_ap_ready : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_in_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_in_ce0 : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_15_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_15_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_14_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_14_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_13_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_13_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_12_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_12_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_11_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_11_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_10_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_10_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_9_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_8_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_7_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_6_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_5_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_5_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_4_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_4_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_3_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_2_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_1_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_img_inT_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_ap_start : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_ap_done : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_ap_idle : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_ap_ready : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weights_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weights_ce0 : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_8_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_7_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_6_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_5_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_5_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_4_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_4_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_3_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_2_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_1_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readweights_fu_170_weightsT_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start : STD_LOGIC;
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_done : STD_LOGIC;
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_idle : STD_LOGIC;
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_ready : STD_LOGIC;
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_3_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_3_1_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_2_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_2_1_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_1_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_1_1_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_0_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_0_1_out_ap_vld : STD_LOGIC;
    signal grp_conv2D0_Pipeline_writeImg_fu_218_ap_start : STD_LOGIC;
    signal grp_conv2D0_Pipeline_writeImg_fu_218_ap_done : STD_LOGIC;
    signal grp_conv2D0_Pipeline_writeImg_fu_218_ap_idle : STD_LOGIC;
    signal grp_conv2D0_Pipeline_writeImg_fu_218_ap_ready : STD_LOGIC;
    signal grp_conv2D0_Pipeline_writeImg_fu_218_img_out_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2D0_Pipeline_writeImg_fu_218_img_out_ce0 : STD_LOGIC;
    signal grp_conv2D0_Pipeline_writeImg_fu_218_img_out_we0 : STD_LOGIC;
    signal grp_conv2D0_Pipeline_writeImg_fu_218_img_out_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv2D0_Pipeline_readImg_fu_148_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_conv2D0_Pipeline_readweights_fu_170_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_conv2D0_Pipeline_writeImg_fu_218_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component conv2D0_conv2D0_Pipeline_readImg IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_in_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        img_in_ce0 : OUT STD_LOGIC;
        img_in_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_15_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_15_out_ap_vld : OUT STD_LOGIC;
        img_inT_14_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_14_out_ap_vld : OUT STD_LOGIC;
        img_inT_13_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_13_out_ap_vld : OUT STD_LOGIC;
        img_inT_12_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_12_out_ap_vld : OUT STD_LOGIC;
        img_inT_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_11_out_ap_vld : OUT STD_LOGIC;
        img_inT_10_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_10_out_ap_vld : OUT STD_LOGIC;
        img_inT_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_9_out_ap_vld : OUT STD_LOGIC;
        img_inT_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_8_out_ap_vld : OUT STD_LOGIC;
        img_inT_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_7_out_ap_vld : OUT STD_LOGIC;
        img_inT_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_6_out_ap_vld : OUT STD_LOGIC;
        img_inT_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_5_out_ap_vld : OUT STD_LOGIC;
        img_inT_4_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_4_out_ap_vld : OUT STD_LOGIC;
        img_inT_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_3_out_ap_vld : OUT STD_LOGIC;
        img_inT_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_2_out_ap_vld : OUT STD_LOGIC;
        img_inT_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_1_out_ap_vld : OUT STD_LOGIC;
        img_inT_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_inT_out_ap_vld : OUT STD_LOGIC );
    end component;


    component conv2D0_conv2D0_Pipeline_readweights IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_8_out_ap_vld : OUT STD_LOGIC;
        weightsT_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_7_out_ap_vld : OUT STD_LOGIC;
        weightsT_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_6_out_ap_vld : OUT STD_LOGIC;
        weightsT_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_5_out_ap_vld : OUT STD_LOGIC;
        weightsT_4_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_4_out_ap_vld : OUT STD_LOGIC;
        weightsT_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_3_out_ap_vld : OUT STD_LOGIC;
        weightsT_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_2_out_ap_vld : OUT STD_LOGIC;
        weightsT_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_1_out_ap_vld : OUT STD_LOGIC;
        weightsT_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightsT_out_ap_vld : OUT STD_LOGIC );
    end component;


    component conv2D0_conv2D0_Pipeline_loop_orow_loop_ocol IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_inT_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_1_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_2_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_3_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_4_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_5_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_6_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_1_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_7_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_2_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_8_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_9_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_3_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_10_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_4_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_11_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_5_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_12_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_13_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_6_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_14_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_7_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_inT_15_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        weightsT_8_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_outT_3_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_outT_3_1_out_ap_vld : OUT STD_LOGIC;
        img_outT_2_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_outT_2_1_out_ap_vld : OUT STD_LOGIC;
        img_outT_1_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_outT_1_1_out_ap_vld : OUT STD_LOGIC;
        img_outT_0_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_outT_0_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component conv2D0_conv2D0_Pipeline_writeImg IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_outT_0_1_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_outT_1_1_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_outT_2_1_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_outT_3_1_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        img_out_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        img_out_ce0 : OUT STD_LOGIC;
        img_out_we0 : OUT STD_LOGIC;
        img_out_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_conv2D0_Pipeline_readImg_fu_148 : component conv2D0_conv2D0_Pipeline_readImg
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2D0_Pipeline_readImg_fu_148_ap_start,
        ap_done => grp_conv2D0_Pipeline_readImg_fu_148_ap_done,
        ap_idle => grp_conv2D0_Pipeline_readImg_fu_148_ap_idle,
        ap_ready => grp_conv2D0_Pipeline_readImg_fu_148_ap_ready,
        img_in_address0 => grp_conv2D0_Pipeline_readImg_fu_148_img_in_address0,
        img_in_ce0 => grp_conv2D0_Pipeline_readImg_fu_148_img_in_ce0,
        img_in_q0 => img_in_q0,
        img_inT_15_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_15_out,
        img_inT_15_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_15_out_ap_vld,
        img_inT_14_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_14_out,
        img_inT_14_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_14_out_ap_vld,
        img_inT_13_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_13_out,
        img_inT_13_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_13_out_ap_vld,
        img_inT_12_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_12_out,
        img_inT_12_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_12_out_ap_vld,
        img_inT_11_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_11_out,
        img_inT_11_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_11_out_ap_vld,
        img_inT_10_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_10_out,
        img_inT_10_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_10_out_ap_vld,
        img_inT_9_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_9_out,
        img_inT_9_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_9_out_ap_vld,
        img_inT_8_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_8_out,
        img_inT_8_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_8_out_ap_vld,
        img_inT_7_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_7_out,
        img_inT_7_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_7_out_ap_vld,
        img_inT_6_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_6_out,
        img_inT_6_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_6_out_ap_vld,
        img_inT_5_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_5_out,
        img_inT_5_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_5_out_ap_vld,
        img_inT_4_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_4_out,
        img_inT_4_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_4_out_ap_vld,
        img_inT_3_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_3_out,
        img_inT_3_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_3_out_ap_vld,
        img_inT_2_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_2_out,
        img_inT_2_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_2_out_ap_vld,
        img_inT_1_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_1_out,
        img_inT_1_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_1_out_ap_vld,
        img_inT_out => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_out,
        img_inT_out_ap_vld => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_out_ap_vld);

    grp_conv2D0_Pipeline_readweights_fu_170 : component conv2D0_conv2D0_Pipeline_readweights
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2D0_Pipeline_readweights_fu_170_ap_start,
        ap_done => grp_conv2D0_Pipeline_readweights_fu_170_ap_done,
        ap_idle => grp_conv2D0_Pipeline_readweights_fu_170_ap_idle,
        ap_ready => grp_conv2D0_Pipeline_readweights_fu_170_ap_ready,
        weights_address0 => grp_conv2D0_Pipeline_readweights_fu_170_weights_address0,
        weights_ce0 => grp_conv2D0_Pipeline_readweights_fu_170_weights_ce0,
        weights_q0 => weights_q0,
        weightsT_8_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_8_out,
        weightsT_8_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_8_out_ap_vld,
        weightsT_7_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_7_out,
        weightsT_7_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_7_out_ap_vld,
        weightsT_6_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_6_out,
        weightsT_6_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_6_out_ap_vld,
        weightsT_5_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_5_out,
        weightsT_5_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_5_out_ap_vld,
        weightsT_4_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_4_out,
        weightsT_4_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_4_out_ap_vld,
        weightsT_3_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_3_out,
        weightsT_3_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_3_out_ap_vld,
        weightsT_2_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_2_out,
        weightsT_2_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_2_out_ap_vld,
        weightsT_1_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_1_out,
        weightsT_1_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_1_out_ap_vld,
        weightsT_out => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_out,
        weightsT_out_ap_vld => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_out_ap_vld);

    grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185 : component conv2D0_conv2D0_Pipeline_loop_orow_loop_ocol
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start,
        ap_done => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_done,
        ap_idle => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_idle,
        ap_ready => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_ready,
        img_inT_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_out,
        img_inT_1_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_1_out,
        img_inT_2_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_2_out,
        img_inT_3_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_3_out,
        img_inT_4_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_4_out,
        img_inT_5_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_5_out,
        weightsT_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_out,
        img_inT_6_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_6_out,
        weightsT_1_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_1_out,
        img_inT_7_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_7_out,
        weightsT_2_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_2_out,
        img_inT_8_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_8_out,
        img_inT_9_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_9_out,
        weightsT_3_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_3_out,
        img_inT_10_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_10_out,
        weightsT_4_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_4_out,
        img_inT_11_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_11_out,
        weightsT_5_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_5_out,
        img_inT_12_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_12_out,
        img_inT_13_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_13_out,
        weightsT_6_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_6_out,
        img_inT_14_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_14_out,
        weightsT_7_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_7_out,
        img_inT_15_reload => grp_conv2D0_Pipeline_readImg_fu_148_img_inT_15_out,
        weightsT_8_reload => grp_conv2D0_Pipeline_readweights_fu_170_weightsT_8_out,
        img_outT_3_1_out => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_3_1_out,
        img_outT_3_1_out_ap_vld => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_3_1_out_ap_vld,
        img_outT_2_1_out => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_2_1_out,
        img_outT_2_1_out_ap_vld => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_2_1_out_ap_vld,
        img_outT_1_1_out => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_1_1_out,
        img_outT_1_1_out_ap_vld => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_1_1_out_ap_vld,
        img_outT_0_1_out => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_0_1_out,
        img_outT_0_1_out_ap_vld => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_0_1_out_ap_vld);

    grp_conv2D0_Pipeline_writeImg_fu_218 : component conv2D0_conv2D0_Pipeline_writeImg
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2D0_Pipeline_writeImg_fu_218_ap_start,
        ap_done => grp_conv2D0_Pipeline_writeImg_fu_218_ap_done,
        ap_idle => grp_conv2D0_Pipeline_writeImg_fu_218_ap_idle,
        ap_ready => grp_conv2D0_Pipeline_writeImg_fu_218_ap_ready,
        img_outT_0_1_reload => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_0_1_out,
        img_outT_1_1_reload => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_1_1_out,
        img_outT_2_1_reload => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_2_1_out,
        img_outT_3_1_reload => grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_img_outT_3_1_out,
        img_out_address0 => grp_conv2D0_Pipeline_writeImg_fu_218_img_out_address0,
        img_out_ce0 => grp_conv2D0_Pipeline_writeImg_fu_218_img_out_ce0,
        img_out_we0 => grp_conv2D0_Pipeline_writeImg_fu_218_img_out_we0,
        img_out_d0 => grp_conv2D0_Pipeline_writeImg_fu_218_img_out_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_ready = ap_const_logic_1)) then 
                    grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2D0_Pipeline_readImg_fu_148_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2D0_Pipeline_readImg_fu_148_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_conv2D0_Pipeline_readImg_fu_148_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2D0_Pipeline_readImg_fu_148_ap_ready = ap_const_logic_1)) then 
                    grp_conv2D0_Pipeline_readImg_fu_148_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2D0_Pipeline_readweights_fu_170_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2D0_Pipeline_readweights_fu_170_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_conv2D0_Pipeline_readweights_fu_170_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2D0_Pipeline_readweights_fu_170_ap_ready = ap_const_logic_1)) then 
                    grp_conv2D0_Pipeline_readweights_fu_170_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2D0_Pipeline_writeImg_fu_218_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2D0_Pipeline_writeImg_fu_218_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_conv2D0_Pipeline_writeImg_fu_218_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2D0_Pipeline_writeImg_fu_218_ap_ready = ap_const_logic_1)) then 
                    grp_conv2D0_Pipeline_writeImg_fu_218_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_done, grp_conv2D0_Pipeline_writeImg_fu_218_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_conv2D0_Pipeline_writeImg_fu_218_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_done)
    begin
        if ((grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_conv2D0_Pipeline_writeImg_fu_218_ap_done)
    begin
        if ((grp_conv2D0_Pipeline_writeImg_fu_218_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_conv2D0_Pipeline_readImg_fu_148_ap_done, grp_conv2D0_Pipeline_readweights_fu_170_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_conv2D0_Pipeline_readweights_fu_170_ap_done = ap_const_logic_0) or (grp_conv2D0_Pipeline_readImg_fu_148_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_conv2D0_Pipeline_writeImg_fu_218_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_conv2D0_Pipeline_writeImg_fu_218_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_conv2D0_Pipeline_writeImg_fu_218_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_conv2D0_Pipeline_writeImg_fu_218_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start <= grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_185_ap_start_reg;
    grp_conv2D0_Pipeline_readImg_fu_148_ap_start <= grp_conv2D0_Pipeline_readImg_fu_148_ap_start_reg;
    grp_conv2D0_Pipeline_readweights_fu_170_ap_start <= grp_conv2D0_Pipeline_readweights_fu_170_ap_start_reg;
    grp_conv2D0_Pipeline_writeImg_fu_218_ap_start <= grp_conv2D0_Pipeline_writeImg_fu_218_ap_start_reg;
    img_in_address0 <= grp_conv2D0_Pipeline_readImg_fu_148_img_in_address0;
    img_in_ce0 <= grp_conv2D0_Pipeline_readImg_fu_148_img_in_ce0;
    img_out_address0 <= grp_conv2D0_Pipeline_writeImg_fu_218_img_out_address0;
    img_out_ce0 <= grp_conv2D0_Pipeline_writeImg_fu_218_img_out_ce0;
    img_out_d0 <= grp_conv2D0_Pipeline_writeImg_fu_218_img_out_d0;
    img_out_we0 <= grp_conv2D0_Pipeline_writeImg_fu_218_img_out_we0;
    weights_address0 <= grp_conv2D0_Pipeline_readweights_fu_170_weights_address0;
    weights_ce0 <= grp_conv2D0_Pipeline_readweights_fu_170_weights_ce0;
end behav;
