module usr(mode,clk,rst,data_parallel,data_serial,out_serial,out_parallel);
input mode;
input clk,rst;
input [3:0] data_parallel;
input data_serial;
output out_serial;
output [3:0] out_parallel;
reg [3:0] R;
always@(posedge clk or negedge rst or posedge mode)
begin
if(!rst) R=4'b0000;
else begin
if(mode) R=data_parallel;
else 
begin R[3]<=R[2];
		R[2]<=R[1];
		R[1]<=R[0];
		R[0]<=data_serial;
end
end
end
assign out_serial=R[3];
assign out_parallel=R;
endmodule
