[2021-09-09 10:07:47,275]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-09 10:07:47,275]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:51,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; ".

Peak memory: 16228352 bytes

[2021-09-09 10:07:51,699]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:51,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36388864 bytes

[2021-09-09 10:07:51,930]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-09 10:07:51,930]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:52,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2029
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2029
score:100
	Report mapping result:
		klut_size()     :2812
		klut.num_gates():2037
		max delay       :6
		max area        :2029
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :274
		LUT fanins:3	 numbers :196
		LUT fanins:4	 numbers :1561
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 26963968 bytes

[2021-09-09 10:07:52,331]mapper_test.py:220:[INFO]: area: 2037 level: 6
[2021-09-09 12:10:23,968]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-09 12:10:23,969]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:28,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; ".

Peak memory: 16433152 bytes

[2021-09-09 12:10:28,700]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:28,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36728832 bytes

[2021-09-09 12:10:28,985]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-09 12:10:28,986]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:32,886]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2029
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2865
score:100
	Report mapping result:
		klut_size()     :3650
		klut.num_gates():2875
		max delay       :5
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :588
		LUT fanins:3	 numbers :319
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 68620288 bytes

[2021-09-09 12:10:32,886]mapper_test.py:220:[INFO]: area: 2875 level: 5
[2021-09-09 13:39:58,705]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-09 13:39:58,705]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:40:03,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; ".

Peak memory: 16273408 bytes

[2021-09-09 13:40:03,117]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:40:03,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36618240 bytes

[2021-09-09 13:40:03,346]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-09 13:40:03,346]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:40:07,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2020
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2870
score:100
	Report mapping result:
		klut_size()     :3655
		klut.num_gates():2880
		max delay       :5
		max area        :2870
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :592
		LUT fanins:3	 numbers :319
		LUT fanins:4	 numbers :1963
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 68571136 bytes

[2021-09-09 13:40:07,069]mapper_test.py:220:[INFO]: area: 2880 level: 5
[2021-09-09 15:11:07,209]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-09 15:11:07,209]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:07,209]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:07,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36388864 bytes

[2021-09-09 15:11:07,462]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-09 15:11:07,462]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:11,540]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3332
score:100
	Report mapping result:
		klut_size()     :4118
		klut.num_gates():3343
		max delay       :5
		max area        :3332
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1224
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 68509696 bytes

[2021-09-09 15:11:11,541]mapper_test.py:220:[INFO]: area: 3343 level: 5
[2021-09-09 15:40:11,433]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-09 15:40:11,433]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:11,434]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:11,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36515840 bytes

[2021-09-09 15:40:11,686]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-09 15:40:11,686]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:15,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3332
score:100
	Report mapping result:
		klut_size()     :4118
		klut.num_gates():3343
		max delay       :5
		max area        :3332
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1224
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 68538368 bytes

[2021-09-09 15:40:15,764]mapper_test.py:220:[INFO]: area: 3343 level: 5
[2021-09-09 16:18:14,863]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-09 16:18:14,863]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:14,864]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:15,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36380672 bytes

[2021-09-09 16:18:15,114]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-09 16:18:15,115]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:19,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3332
score:100
	Report mapping result:
		klut_size()     :4118
		klut.num_gates():3343
		max delay       :5
		max area        :3332
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1224
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 68419584 bytes

[2021-09-09 16:18:19,225]mapper_test.py:220:[INFO]: area: 3343 level: 5
[2021-09-09 16:53:00,803]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-09 16:53:00,804]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:53:00,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:53:01,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36610048 bytes

[2021-09-09 16:53:01,057]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-09 16:53:01,058]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:53:05,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3332
score:100
	Report mapping result:
		klut_size()     :4118
		klut.num_gates():3343
		max delay       :5
		max area        :3332
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1224
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 68505600 bytes

[2021-09-09 16:53:05,114]mapper_test.py:220:[INFO]: area: 3343 level: 5
[2021-09-09 17:29:19,557]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-09 17:29:19,557]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:19,557]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:19,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36216832 bytes

[2021-09-09 17:29:19,813]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-09 17:29:19,814]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:23,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3332
score:100
	Report mapping result:
		klut_size()     :4118
		klut.num_gates():3343
		max delay       :5
		max area        :3332
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1224
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 68476928 bytes

[2021-09-09 17:29:23,932]mapper_test.py:220:[INFO]: area: 3343 level: 5
[2021-09-13 23:33:35,648]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-13 23:33:35,649]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:35,649]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:35,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36360192 bytes

[2021-09-13 23:33:35,930]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-13 23:33:35,930]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:39,220]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3444
score:100
	Report mapping result:
		klut_size()     :4137
		klut.num_gates():3362
		max delay       :5
		max area        :3444
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1182
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1150
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 65351680 bytes

[2021-09-13 23:33:39,220]mapper_test.py:220:[INFO]: area: 3362 level: 5
[2021-09-13 23:43:01,138]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-13 23:43:01,138]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:01,138]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:01,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36052992 bytes

[2021-09-13 23:43:01,365]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-13 23:43:01,365]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:01,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 26296320 bytes

[2021-09-13 23:43:01,808]mapper_test.py:220:[INFO]: area: 2211 level: 6
[2021-09-14 09:03:38,898]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-14 09:03:38,899]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:38,899]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:39,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36134912 bytes

[2021-09-14 09:03:39,134]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-14 09:03:39,134]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:42,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3332
score:100
	Report mapping result:
		klut_size()     :4118
		klut.num_gates():3343
		max delay       :5
		max area        :3332
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1224
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 68112384 bytes

[2021-09-14 09:03:42,684]mapper_test.py:220:[INFO]: area: 3343 level: 5
[2021-09-14 09:21:59,022]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-14 09:21:59,022]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:59,022]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:59,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36417536 bytes

[2021-09-14 09:21:59,294]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-14 09:21:59,294]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:59,690]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 27082752 bytes

[2021-09-14 09:21:59,690]mapper_test.py:220:[INFO]: area: 2211 level: 6
[2021-09-15 15:36:36,405]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-15 15:36:36,405]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:36,406]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:36,599]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36220928 bytes

[2021-09-15 15:36:36,616]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-15 15:36:36,616]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:39,765]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3383
score:100
	Report mapping result:
		klut_size()     :4169
		klut.num_gates():3394
		max delay       :5
		max area        :3383
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1307
		LUT fanins:3	 numbers :962
		LUT fanins:4	 numbers :1119
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 46424064 bytes

[2021-09-15 15:36:39,765]mapper_test.py:220:[INFO]: area: 3394 level: 5
[2021-09-15 15:55:15,941]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-15 15:55:15,942]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:15,942]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:16,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36179968 bytes

[2021-09-15 15:55:16,150]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-15 15:55:16,150]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:16,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 13254656 bytes

[2021-09-15 15:55:16,489]mapper_test.py:220:[INFO]: area: 2211 level: 6
[2021-09-18 14:07:02,512]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-18 14:07:02,512]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:07:02,513]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:07:02,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35958784 bytes

[2021-09-18 14:07:02,720]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-18 14:07:02,720]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:05,736]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3352
score:100
	Report mapping result:
		klut_size()     :4137
		klut.num_gates():3362
		max delay       :5
		max area        :3352
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1239
		LUT fanins:3	 numbers :1001
		LUT fanins:4	 numbers :1116
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 59351040 bytes

[2021-09-18 14:07:05,737]mapper_test.py:220:[INFO]: area: 3362 level: 5
[2021-09-18 16:31:34,180]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-18 16:31:34,180]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:34,181]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:34,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36429824 bytes

[2021-09-18 16:31:34,404]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-18 16:31:34,405]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:37,419]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3365
score:100
	Report mapping result:
		klut_size()     :4151
		klut.num_gates():3376
		max delay       :5
		max area        :3365
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1267
		LUT fanins:3	 numbers :990
		LUT fanins:4	 numbers :1113
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 41627648 bytes

[2021-09-18 16:31:37,419]mapper_test.py:220:[INFO]: area: 3376 level: 5
[2021-09-22 09:00:41,447]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-22 09:00:41,451]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:41,451]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:41,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36220928 bytes

[2021-09-22 09:00:41,729]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-22 09:00:41,729]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:43,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 30146560 bytes

[2021-09-22 09:00:43,361]mapper_test.py:220:[INFO]: area: 2211 level: 6
[2021-09-22 11:30:13,909]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-22 11:30:13,909]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:13,910]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:14,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36122624 bytes

[2021-09-22 11:30:14,172]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-22 11:30:14,173]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:17,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3086
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 34705408 bytes

[2021-09-22 11:30:17,138]mapper_test.py:220:[INFO]: area: 3099 level: 5
[2021-09-23 16:49:29,743]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-23 16:49:29,744]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:29,744]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:29,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36106240 bytes

[2021-09-23 16:49:30,009]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-23 16:49:30,009]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:33,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3086
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 32550912 bytes

[2021-09-23 16:49:33,309]mapper_test.py:220:[INFO]: area: 3099 level: 5
[2021-09-23 17:12:19,184]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-23 17:12:19,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:19,184]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:19,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36282368 bytes

[2021-09-23 17:12:19,451]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-23 17:12:19,451]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:22,429]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3086
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 34799616 bytes

[2021-09-23 17:12:22,430]mapper_test.py:220:[INFO]: area: 3099 level: 5
[2021-09-23 18:14:00,928]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-23 18:14:00,928]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:14:00,929]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:14:01,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35966976 bytes

[2021-09-23 18:14:01,134]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-23 18:14:01,134]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:04,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3086
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 32559104 bytes

[2021-09-23 18:14:04,354]mapper_test.py:220:[INFO]: area: 3099 level: 5
[2021-09-27 16:41:06,798]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-27 16:41:06,799]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:06,799]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:07,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36098048 bytes

[2021-09-27 16:41:07,056]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-27 16:41:07,056]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:10,183]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3086
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 27095040 bytes

[2021-09-27 16:41:10,184]mapper_test.py:220:[INFO]: area: 3099 level: 5
[2021-09-27 17:47:49,895]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-27 17:47:49,896]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:49,896]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:50,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36220928 bytes

[2021-09-27 17:47:50,147]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-27 17:47:50,147]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:53,254]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
balancing!
	current map manager:
		current min nodes:5178
		current min depth:11
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:11
balancing!
	current map manager:
		current min nodes:5178
		current min depth:10
rewriting!
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3392
score:100
	Report mapping result:
		klut_size()     :4171
		klut.num_gates():3396
		max delay       :5
		max area        :3392
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1282
		LUT fanins:3	 numbers :997
		LUT fanins:4	 numbers :1111
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 26705920 bytes

[2021-09-27 17:47:53,255]mapper_test.py:220:[INFO]: area: 3396 level: 5
[2021-09-28 02:14:03,353]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-28 02:14:03,353]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:03,354]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:03,604]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36003840 bytes

[2021-09-28 02:14:03,618]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-28 02:14:03,619]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:06,740]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3086
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 27348992 bytes

[2021-09-28 02:14:06,741]mapper_test.py:220:[INFO]: area: 3099 level: 5
[2021-09-28 16:53:21,071]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-28 16:53:21,071]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:21,072]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:21,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36585472 bytes

[2021-09-28 16:53:21,328]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-28 16:53:21,328]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:24,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3086
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 34803712 bytes

[2021-09-28 16:53:24,334]mapper_test.py:220:[INFO]: area: 3099 level: 5
[2021-09-28 17:32:24,115]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-09-28 17:32:24,116]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:24,116]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:24,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36155392 bytes

[2021-09-28 17:32:24,323]mapper_test.py:156:[INFO]: area: 1659 level: 6
[2021-09-28 17:32:24,323]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:27,341]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3086
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 54419456 bytes

[2021-09-28 17:32:27,341]mapper_test.py:220:[INFO]: area: 3099 level: 5
[2021-10-09 10:43:41,627]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-09 10:43:41,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:41,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:41,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36122624 bytes

[2021-10-09 10:43:41,846]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-09 10:43:41,846]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:42,828]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3357
score:100
	Report mapping result:
		klut_size()     :4137
		klut.num_gates():3362
		max delay       :5
		max area        :3357
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1186
		LUT fanins:3	 numbers :1017
		LUT fanins:4	 numbers :1153
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 15855616 bytes

[2021-10-09 10:43:42,829]mapper_test.py:224:[INFO]: area: 3362 level: 5
[2021-10-09 11:26:13,256]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-09 11:26:13,256]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:13,256]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:13,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36474880 bytes

[2021-10-09 11:26:13,466]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-09 11:26:13,466]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:14,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3359
score:100
	Report mapping result:
		klut_size()     :4137
		klut.num_gates():3362
		max delay       :5
		max area        :3359
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1186
		LUT fanins:3	 numbers :1017
		LUT fanins:4	 numbers :1153
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 15904768 bytes

[2021-10-09 11:26:14,451]mapper_test.py:224:[INFO]: area: 3362 level: 5
[2021-10-09 16:34:24,703]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-09 16:34:24,704]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:24,704]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:24,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36089856 bytes

[2021-10-09 16:34:24,976]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-09 16:34:24,976]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:26,272]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 17547264 bytes

[2021-10-09 16:34:26,273]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-09 16:51:27,700]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-09 16:51:27,700]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:27,700]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:27,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35966976 bytes

[2021-10-09 16:51:27,914]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-09 16:51:27,914]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:29,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 17547264 bytes

[2021-10-09 16:51:29,335]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-12 11:03:53,286]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-12 11:03:53,287]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:53,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:53,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35835904 bytes

[2021-10-12 11:03:53,505]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-12 11:03:53,505]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:56,705]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3087
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3087
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 21331968 bytes

[2021-10-12 11:03:56,706]mapper_test.py:224:[INFO]: area: 3099 level: 5
[2021-10-12 11:20:33,231]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-12 11:20:33,231]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:33,231]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:33,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36323328 bytes

[2021-10-12 11:20:33,447]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-12 11:20:33,447]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:34,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3357
score:100
	Report mapping result:
		klut_size()     :4137
		klut.num_gates():3362
		max delay       :5
		max area        :3357
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1186
		LUT fanins:3	 numbers :1017
		LUT fanins:4	 numbers :1153
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 15491072 bytes

[2021-10-12 11:20:34,468]mapper_test.py:224:[INFO]: area: 3362 level: 5
[2021-10-12 13:39:22,776]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-12 13:39:22,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:22,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:22,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36065280 bytes

[2021-10-12 13:39:23,001]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-12 13:39:23,001]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:26,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3087
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3087
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 21618688 bytes

[2021-10-12 13:39:26,223]mapper_test.py:224:[INFO]: area: 3099 level: 5
[2021-10-12 15:10:00,487]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-12 15:10:00,487]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:10:00,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:10:00,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36003840 bytes

[2021-10-12 15:10:00,749]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-12 15:10:00,750]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:03,940]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3087
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3087
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 21348352 bytes

[2021-10-12 15:10:03,941]mapper_test.py:224:[INFO]: area: 3099 level: 5
[2021-10-12 18:55:02,921]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-12 18:55:02,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:55:02,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:03,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36155392 bytes

[2021-10-12 18:55:03,142]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-12 18:55:03,142]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:06,411]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3087
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3087
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 19779584 bytes

[2021-10-12 18:55:06,412]mapper_test.py:224:[INFO]: area: 3099 level: 5
[2021-10-18 11:48:33,931]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-18 11:48:33,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:33,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:34,182]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35946496 bytes

[2021-10-18 11:48:34,196]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-18 11:48:34,196]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:37,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3087
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3087
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 19730432 bytes

[2021-10-18 11:48:37,415]mapper_test.py:224:[INFO]: area: 3099 level: 5
[2021-10-18 12:04:44,464]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-18 12:04:44,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:44,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:44,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36134912 bytes

[2021-10-18 12:04:44,686]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-18 12:04:44,686]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:44,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 11849728 bytes

[2021-10-18 12:04:44,937]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-19 14:12:40,244]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-19 14:12:40,245]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:40,245]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:40,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36192256 bytes

[2021-10-19 14:12:40,463]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-19 14:12:40,463]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:40,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 11800576 bytes

[2021-10-19 14:12:40,713]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-22 13:35:39,444]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-22 13:35:39,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:39,444]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:39,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36044800 bytes

[2021-10-22 13:35:39,659]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-22 13:35:39,659]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:40,667]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 14753792 bytes

[2021-10-22 13:35:40,669]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-22 13:56:32,257]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-22 13:56:32,258]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:32,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:32,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35897344 bytes

[2021-10-22 13:56:32,475]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-22 13:56:32,475]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:33,499]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 14614528 bytes

[2021-10-22 13:56:33,499]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-22 14:03:01,380]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-22 14:03:01,381]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:01,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:01,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36155392 bytes

[2021-10-22 14:03:01,679]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-22 14:03:01,679]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:01,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 11624448 bytes

[2021-10-22 14:03:01,922]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-22 14:06:22,621]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-22 14:06:22,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:22,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:22,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36200448 bytes

[2021-10-22 14:06:22,839]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-22 14:06:22,839]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:23,084]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 11665408 bytes

[2021-10-22 14:06:23,085]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-23 13:37:55,393]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-23 13:37:55,393]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:55,393]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:55,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36184064 bytes

[2021-10-23 13:37:55,670]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-23 13:37:55,671]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:58,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :3234
score:100
	Report mapping result:
		klut_size()     :4020
		klut.num_gates():3245
		max delay       :6
		max area        :3234
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1319
		LUT fanins:3	 numbers :839
		LUT fanins:4	 numbers :1081
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 19820544 bytes

[2021-10-23 13:37:58,792]mapper_test.py:224:[INFO]: area: 3245 level: 6
[2021-10-24 17:49:38,242]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-24 17:49:38,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:38,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:38,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35950592 bytes

[2021-10-24 17:49:38,459]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-24 17:49:38,460]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:41,627]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :3234
score:100
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 19660800 bytes

[2021-10-24 17:49:41,628]mapper_test.py:224:[INFO]: area: 2211 level: 6
[2021-10-24 18:10:03,839]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-24 18:10:03,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:03,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:04,091]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36065280 bytes

[2021-10-24 18:10:04,105]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-24 18:10:04,105]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:07,279]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
	current map manager:
		current min nodes:5178
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :3087
score:100
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3087
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 19767296 bytes

[2021-10-24 18:10:07,280]mapper_test.py:224:[INFO]: area: 3099 level: 5
[2021-10-26 10:26:16,733]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-26 10:26:16,733]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:16,733]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:16,935]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35909632 bytes

[2021-10-26 10:26:16,951]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-26 10:26:16,951]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:17,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	current map manager:
		current min nodes:5178
		current min depth:13
	Report mapping result:
		klut_size()     :2799
		klut.num_gates():2024
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :376
		LUT fanins:3	 numbers :678
		LUT fanins:4	 numbers :964
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 11599872 bytes

[2021-10-26 10:26:17,214]mapper_test.py:224:[INFO]: area: 2024 level: 6
[2021-10-26 11:08:04,915]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-26 11:08:04,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:04,916]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:05,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36175872 bytes

[2021-10-26 11:08:05,135]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-26 11:08:05,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:08,407]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :3488
		klut.num_gates():2713
		max delay       :5
		max area        :3087
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :743
		LUT fanins:3	 numbers :681
		LUT fanins:4	 numbers :1283
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 19992576 bytes

[2021-10-26 11:08:08,408]mapper_test.py:224:[INFO]: area: 2713 level: 5
[2021-10-26 11:28:37,092]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-26 11:28:37,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:37,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:37,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36089856 bytes

[2021-10-26 11:28:37,308]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-26 11:28:37,308]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:40,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :3446
		klut.num_gates():2671
		max delay       :6
		max area        :3234
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :673
		LUT fanins:3	 numbers :784
		LUT fanins:4	 numbers :1208
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 19513344 bytes

[2021-10-26 11:28:40,396]mapper_test.py:224:[INFO]: area: 2671 level: 6
[2021-10-26 12:26:39,989]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-26 12:26:39,989]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:39,989]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:40,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36052992 bytes

[2021-10-26 12:26:40,251]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-26 12:26:40,251]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:43,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :3874
		klut.num_gates():3099
		max delay       :5
		max area        :3087
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1104
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 19832832 bytes

[2021-10-26 12:26:43,377]mapper_test.py:224:[INFO]: area: 3099 level: 5
[2021-10-26 14:13:42,232]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-26 14:13:42,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:42,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:42,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36016128 bytes

[2021-10-26 14:13:42,454]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-26 14:13:42,454]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:42,688]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :2799
		klut.num_gates():2024
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :376
		LUT fanins:3	 numbers :678
		LUT fanins:4	 numbers :964
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 11571200 bytes

[2021-10-26 14:13:42,689]mapper_test.py:224:[INFO]: area: 2024 level: 6
[2021-10-29 16:10:47,323]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-10-29 16:10:47,324]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:47,324]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:47,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35790848 bytes

[2021-10-29 16:10:47,541]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-10-29 16:10:47,542]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:47,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :3898
		klut.num_gates():3123
		max delay       :6
		max area        :3094
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :908
		LUT fanins:3	 numbers :865
		LUT fanins:4	 numbers :1344
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
Peak memory: 11649024 bytes

[2021-10-29 16:10:47,789]mapper_test.py:224:[INFO]: area: 3123 level: 6
[2021-11-03 09:52:50,532]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-03 09:52:50,533]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:50,533]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:50,785]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35995648 bytes

[2021-11-03 09:52:50,802]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-03 09:52:50,802]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:51,250]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :3898
		klut.num_gates():3123
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :908
		LUT fanins:3	 numbers :865
		LUT fanins:4	 numbers :1344
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig_output.v
	Peak memory: 13291520 bytes

[2021-11-03 09:52:51,251]mapper_test.py:226:[INFO]: area: 3123 level: 6
[2021-11-03 10:05:02,157]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-03 10:05:02,158]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:02,158]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:02,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35999744 bytes

[2021-11-03 10:05:02,375]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-03 10:05:02,375]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:02,829]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :3891
		klut.num_gates():3116
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :935
		LUT fanins:3	 numbers :935
		LUT fanins:4	 numbers :1240
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig_output.v
	Peak memory: 13312000 bytes

[2021-11-03 10:05:02,830]mapper_test.py:226:[INFO]: area: 3116 level: 6
[2021-11-03 13:45:02,231]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-03 13:45:02,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:02,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:02,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36270080 bytes

[2021-11-03 13:45:02,452]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-03 13:45:02,452]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:02,909]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :3891
		klut.num_gates():3116
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :935
		LUT fanins:3	 numbers :935
		LUT fanins:4	 numbers :1240
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig_output.v
	Peak memory: 13185024 bytes

[2021-11-03 13:45:02,910]mapper_test.py:226:[INFO]: area: 3116 level: 6
[2021-11-03 13:51:17,451]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-03 13:51:17,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:17,452]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:17,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36089856 bytes

[2021-11-03 13:51:17,728]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-03 13:51:17,728]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:18,185]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :3891
		klut.num_gates():3116
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :935
		LUT fanins:3	 numbers :935
		LUT fanins:4	 numbers :1240
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig_output.v
	Peak memory: 13045760 bytes

[2021-11-03 13:51:18,185]mapper_test.py:226:[INFO]: area: 3116 level: 6
[2021-11-04 15:58:16,517]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-04 15:58:16,518]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:16,518]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:16,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36212736 bytes

[2021-11-04 15:58:16,798]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-04 15:58:16,799]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:17,259]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :2796
		klut.num_gates():2021
		max delay       :6
		max area        :1992
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :973
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig_output.v
	Peak memory: 12890112 bytes

[2021-11-04 15:58:17,260]mapper_test.py:226:[INFO]: area: 2021 level: 6
[2021-11-16 12:28:54,101]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-16 12:28:54,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:54,102]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:54,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36118528 bytes

[2021-11-16 12:28:54,326]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-16 12:28:54,326]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:54,574]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.070444 secs
	Report mapping result:
		klut_size()     :2796
		klut.num_gates():2021
		max delay       :6
		max area        :1992
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :973
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 11579392 bytes

[2021-11-16 12:28:54,575]mapper_test.py:228:[INFO]: area: 2021 level: 6
[2021-11-16 14:17:51,768]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-16 14:17:51,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:51,768]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:51,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35975168 bytes

[2021-11-16 14:17:51,982]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-16 14:17:51,983]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:52,228]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.070608 secs
	Report mapping result:
		klut_size()     :2796
		klut.num_gates():2021
		max delay       :6
		max area        :1992
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :973
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 11415552 bytes

[2021-11-16 14:17:52,229]mapper_test.py:228:[INFO]: area: 2021 level: 6
[2021-11-16 14:24:13,545]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-16 14:24:13,546]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:13,546]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:13,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36106240 bytes

[2021-11-16 14:24:13,759]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-16 14:24:13,760]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:14,004]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.07038 secs
	Report mapping result:
		klut_size()     :2796
		klut.num_gates():2021
		max delay       :6
		max area        :1992
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :973
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 11419648 bytes

[2021-11-16 14:24:14,005]mapper_test.py:228:[INFO]: area: 2021 level: 6
[2021-11-17 16:36:50,991]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-17 16:36:50,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:50,992]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:51,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35946496 bytes

[2021-11-17 16:36:51,211]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-17 16:36:51,211]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:51,457]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.070129 secs
	Report mapping result:
		klut_size()     :2796
		klut.num_gates():2021
		max delay       :6
		max area        :1992
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :973
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 11812864 bytes

[2021-11-17 16:36:51,458]mapper_test.py:228:[INFO]: area: 2021 level: 6
[2021-11-18 10:19:30,643]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-18 10:19:30,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:30,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:30,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.07 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36220928 bytes

[2021-11-18 10:19:30,915]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-18 10:19:30,916]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:31,275]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.134175 secs
	Report mapping result:
		klut_size()     :2796
		klut.num_gates():2021
		max delay       :6
		max area        :2021
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :973
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 13406208 bytes

[2021-11-18 10:19:31,275]mapper_test.py:228:[INFO]: area: 2021 level: 6
[2021-11-23 16:12:21,326]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-23 16:12:21,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:21,327]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:21,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35975168 bytes

[2021-11-23 16:12:21,544]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-23 16:12:21,545]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:21,854]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.131867 secs
	Report mapping result:
		klut_size()     :2908
		klut.num_gates():2133
		max delay       :6
		max area        :2133
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :477
		LUT fanins:3	 numbers :596
		LUT fanins:4	 numbers :1054
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 13352960 bytes

[2021-11-23 16:12:21,855]mapper_test.py:228:[INFO]: area: 2133 level: 6
[2021-11-23 16:43:20,083]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-23 16:43:20,084]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:20,084]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:20,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36073472 bytes

[2021-11-23 16:43:20,308]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-23 16:43:20,309]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:20,620]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.132532 secs
	Report mapping result:
		klut_size()     :2908
		klut.num_gates():2133
		max delay       :6
		max area        :2133
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :477
		LUT fanins:3	 numbers :596
		LUT fanins:4	 numbers :1054
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 13312000 bytes

[2021-11-23 16:43:20,621]mapper_test.py:228:[INFO]: area: 2133 level: 6
[2021-11-24 11:39:26,426]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-24 11:39:26,426]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:26,427]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:26,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35954688 bytes

[2021-11-24 11:39:26,645]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-24 11:39:26,645]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:26,869]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.004209 secs
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 11571200 bytes

[2021-11-24 11:39:26,870]mapper_test.py:228:[INFO]: area: 2211 level: 6
[2021-11-24 12:02:40,241]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-24 12:02:40,242]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:40,242]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:40,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35979264 bytes

[2021-11-24 12:02:40,459]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-24 12:02:40,460]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:40,639]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.00422 secs
	Report mapping result:
		klut_size()     :2986
		klut.num_gates():2211
		max delay       :6
		max area        :2193
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :523
		LUT fanins:4	 numbers :981
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 11554816 bytes

[2021-11-24 12:02:40,639]mapper_test.py:228:[INFO]: area: 2211 level: 6
[2021-11-24 12:06:30,525]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-24 12:06:30,525]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:30,525]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:30,729]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36278272 bytes

[2021-11-24 12:06:30,746]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-24 12:06:30,746]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:31,044]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.070402 secs
	Report mapping result:
		klut_size()     :2796
		klut.num_gates():2021
		max delay       :6
		max area        :1992
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :973
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 11890688 bytes

[2021-11-24 12:06:31,044]mapper_test.py:228:[INFO]: area: 2021 level: 6
[2021-11-24 12:12:03,023]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-24 12:12:03,024]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:03,024]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:03,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35983360 bytes

[2021-11-24 12:12:03,239]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-24 12:12:03,239]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:03,432]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
[i] total time =  0.02 secs
Mapping time: 0.02072 secs
	Report mapping result:
		klut_size()     :2439
		klut.num_gates():1664
		max delay       :9
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :208
		LUT fanins:3	 numbers :545
		LUT fanins:4	 numbers :905
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 22450176 bytes

[2021-11-24 12:12:03,432]mapper_test.py:228:[INFO]: area: 1664 level: 9
[2021-11-24 12:58:28,766]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-24 12:58:28,766]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:28,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:28,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 35991552 bytes

[2021-11-24 12:58:28,987]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-24 12:58:28,987]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:29,234]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.071196 secs
	Report mapping result:
		klut_size()     :2796
		klut.num_gates():2021
		max delay       :6
		max area        :1992
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :973
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 11825152 bytes

[2021-11-24 12:58:29,234]mapper_test.py:228:[INFO]: area: 2021 level: 6
[2021-11-24 13:15:04,585]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-24 13:15:04,585]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:04,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:04,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36155392 bytes

[2021-11-24 13:15:04,807]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-24 13:15:04,807]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:08,045]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.070293 secs
Mapping time: 0.090525 secs
	Report mapping result:
		klut_size()     :3873
		klut.num_gates():3098
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1103
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 19947520 bytes

[2021-11-24 13:15:08,046]mapper_test.py:228:[INFO]: area: 3098 level: 5
[2021-11-24 13:37:45,929]mapper_test.py:79:[INFO]: run case "s38584_comb"
[2021-11-24 13:37:45,929]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:45,929]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:46,128]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4404.  Ch =     0.  Total mem =    0.80 MB. Peak cut mem =    0.10 MB.
P:  Del =    6.00.  Ar =    2191.0.  Edge =     6839.  Cut =    19185.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1790.0.  Edge =     6140.  Cut =    18920.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1670.0.  Edge =     5562.  Cut =    18887.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1666.0.  Edge =     5554.  Cut =    18887.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1658.0.  Edge =     5601.  Cut =    17528.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1658.0.  Edge =     5573.  Cut =    17528.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1655.0.  Edge =     5361.  Cut =    17160.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1654.0.  Edge =     5360.  Cut =    17160.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1653.0.  Edge =     5356.  Cut =    17061.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %
Peak memory: 36093952 bytes

[2021-11-24 13:37:46,144]mapper_test.py:160:[INFO]: area: 1659 level: 6
[2021-11-24 13:37:46,144]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:49,216]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
Mapping time: 0.004166 secs
Mapping time: 0.005646 secs
	Report mapping result:
		klut_size()     :3873
		klut.num_gates():3098
		max delay       :5
		max area        :3086
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :1103
		LUT fanins:3	 numbers :968
		LUT fanins:4	 numbers :1021
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v
	Peak memory: 19890176 bytes

[2021-11-24 13:37:49,216]mapper_test.py:228:[INFO]: area: 3098 level: 5
