

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 14 11:04:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141|  1.410 us|  1.410 us|  142|  142|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 142
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_13" [dfg_199.c:7]   --->   Operation 143 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i8 %p_13_read" [dfg_199.c:15]   --->   Operation 144 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [6/6] (6.28ns)   --->   "%v_11 = sitodp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 145 'sitodp' 'v_11' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 146 [5/6] (6.28ns)   --->   "%v_11 = sitodp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 146 'sitodp' 'v_11' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 147 [4/6] (6.28ns)   --->   "%v_11 = sitodp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 147 'sitodp' 'v_11' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 148 [3/6] (6.28ns)   --->   "%v_11 = sitodp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 148 'sitodp' 'v_11' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 149 [2/6] (6.28ns)   --->   "%v_11 = sitodp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 149 'sitodp' 'v_11' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 150 [1/6] (6.28ns)   --->   "%v_11 = sitodp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 150 'sitodp' 'v_11' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 151 [7/7] (6.71ns)   --->   "%dc_1 = dmul i64 %v_11, i64 -3.58197e+08" [dfg_199.c:21]   --->   Operation 151 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 152 [6/7] (6.71ns)   --->   "%dc_1 = dmul i64 %v_11, i64 -3.58197e+08" [dfg_199.c:21]   --->   Operation 152 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 153 [5/7] (6.71ns)   --->   "%dc_1 = dmul i64 %v_11, i64 -3.58197e+08" [dfg_199.c:21]   --->   Operation 153 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 154 [4/7] (6.71ns)   --->   "%dc_1 = dmul i64 %v_11, i64 -3.58197e+08" [dfg_199.c:21]   --->   Operation 154 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 155 [3/7] (6.71ns)   --->   "%dc_1 = dmul i64 %v_11, i64 -3.58197e+08" [dfg_199.c:21]   --->   Operation 155 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 156 [2/7] (6.71ns)   --->   "%dc_1 = dmul i64 %v_11, i64 -3.58197e+08" [dfg_199.c:21]   --->   Operation 156 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 157 [1/7] (6.71ns)   --->   "%dc_1 = dmul i64 %v_11, i64 -3.58197e+08" [dfg_199.c:21]   --->   Operation 157 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 158 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 159 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i64 %data_V"   --->   Operation 160 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.94>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%p_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_9" [dfg_199.c:7]   --->   Operation 161 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 162 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_7, i1 0"   --->   Operation 163 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 164 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_6" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 165 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 166 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 167 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_6"   --->   Operation 168 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 169 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 170 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast = sext i12 %ush"   --->   Operation 171 'sext' 'sh_prom_i_i_i_i_i22_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i22_cast_cast_cast"   --->   Operation 172 'zext' 'sh_prom_i_i_i_i_i22_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%r_V = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 173 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%r_V_1 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 174 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %r_V, i32 53, i32 60" [dfg_199.c:20]   --->   Operation 175 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %r_V_1, i32 53, i32 60" [dfg_199.c:20]   --->   Operation 176 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%v = select i1 %isNeg, i8 %tmp, i8 %tmp_1"   --->   Operation 177 'select' 'v' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%v_6 = trunc i64 %p_9_read" [dfg_199.c:22]   --->   Operation 178 'trunc' 'v_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%sext_ln23 = sext i8 %v" [dfg_199.c:23]   --->   Operation 179 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (4.61ns) (out node of the LUT)   --->   "%sub_ln23 = sub i64 %sext_ln23, i64 %p_9_read" [dfg_199.c:23]   --->   Operation 180 'sub' 'sub_ln23' <Predicate = true> <Delay = 4.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [68/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 181 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.98>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %v_6" [dfg_199.c:24]   --->   Operation 182 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (1.91ns)   --->   "%sub_ln24 = sub i10 990, i10 %zext_ln24" [dfg_199.c:24]   --->   Operation 183 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %sub_ln24" [dfg_199.c:23]   --->   Operation 184 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [68/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 185 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [67/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 186 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 187 [67/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 187 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [66/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 188 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 189 [66/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 189 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [65/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 190 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 191 [65/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 191 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [64/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 192 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 193 [64/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 193 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [63/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 194 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 195 [63/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 195 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [62/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 196 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 197 [62/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 197 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [61/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 198 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 199 [61/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 199 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 200 [60/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 200 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 201 [60/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 201 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 202 [59/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 202 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 203 [59/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 203 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [58/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 204 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 205 [58/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 205 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [57/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 206 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 207 [57/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 207 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 208 [56/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 208 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 209 [56/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 209 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [55/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 210 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 211 [55/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 211 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 212 [54/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 212 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 213 [54/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 213 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 214 [53/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 214 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 215 [53/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 215 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [52/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 216 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 217 [52/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 217 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 218 [51/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 218 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 219 [51/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 219 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 220 [50/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 220 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 221 [50/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 221 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 222 [49/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 222 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 223 [49/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 223 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 224 [48/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 224 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 225 [48/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 225 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 226 [47/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 226 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 227 [47/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 227 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 228 [46/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 228 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 229 [46/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 229 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 230 [45/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 230 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 231 [45/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 231 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 232 [44/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 232 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 233 [44/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 233 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 234 [43/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 234 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 235 [43/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 235 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 236 [42/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 236 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 237 [42/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 237 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 238 [41/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 238 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 239 [41/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 239 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 240 [40/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 240 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 241 [40/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 241 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 242 [39/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 242 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 243 [39/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 243 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 244 [38/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 244 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 245 [38/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 245 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 246 [37/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 246 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 247 [37/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 247 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 248 [36/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 248 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 249 [36/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 249 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 250 [35/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 250 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 251 [35/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 251 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 252 [34/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 252 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 253 [34/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 253 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 254 [33/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 254 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 255 [33/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 255 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 256 [32/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 256 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 257 [32/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 257 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 258 [31/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 258 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 259 [31/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 259 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [30/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 260 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 261 [30/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 261 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 262 [29/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 262 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 263 [29/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 263 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 264 [28/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 264 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 265 [28/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 265 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 266 [27/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 266 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 267 [27/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 267 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 268 [26/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 268 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 269 [26/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 269 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 270 [25/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 270 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 271 [25/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 271 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 272 [24/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 272 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 273 [24/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 273 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 274 [23/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 274 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 275 [23/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 275 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 276 [22/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 276 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 277 [22/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 277 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 278 [21/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 278 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 279 [21/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 279 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 280 [20/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 280 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 281 [20/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 281 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 282 [19/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 282 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 283 [19/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 283 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 284 [18/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 284 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 285 [18/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 285 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 286 [17/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 286 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 287 [17/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 287 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 288 [16/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 288 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 289 [16/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 289 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 290 [15/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 290 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 291 [15/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 291 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 292 [14/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 292 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 293 [14/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 293 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 294 [13/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 294 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 295 [13/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 295 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 296 [12/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 296 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 297 [12/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 297 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 298 [11/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 298 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 299 [11/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 299 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 300 [10/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 300 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 301 [10/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 301 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 302 [9/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 302 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 303 [9/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 303 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 304 [8/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 304 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 305 [8/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 305 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 306 [7/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 306 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 307 [7/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 307 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 308 [6/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 308 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 309 [6/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 309 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 310 [5/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 310 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 311 [5/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 311 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 312 [4/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 312 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 313 [4/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 313 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 314 [3/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 314 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 315 [3/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 315 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 316 [2/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 316 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 317 [2/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 317 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 318 [1/68] (5.07ns)   --->   "%urem_ln25 = urem i64 %p_read, i64 4294957151" [dfg_199.c:25]   --->   Operation 318 'urem' 'urem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 32> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 319 [1/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sub_ln23, i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 319 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 55> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i32 %urem_ln25" [dfg_199.c:25]   --->   Operation 320 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 321 [1/1] (2.55ns)   --->   "%add_ln25 = add i32 %trunc_ln25_1, i32 834" [dfg_199.c:25]   --->   Operation 321 'add' 'add_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.76>
ST_83 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i55 %udiv_ln23" [dfg_199.c:25]   --->   Operation 322 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i32 %add_ln25" [dfg_199.c:24]   --->   Operation 323 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 324 [59/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 324 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.76>
ST_84 : Operation 325 [58/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 325 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.76>
ST_85 : Operation 326 [57/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 326 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.76>
ST_86 : Operation 327 [56/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 327 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.76>
ST_87 : Operation 328 [55/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 328 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.76>
ST_88 : Operation 329 [54/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 329 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.76>
ST_89 : Operation 330 [53/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 330 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.76>
ST_90 : Operation 331 [52/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 331 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.76>
ST_91 : Operation 332 [51/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 332 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.76>
ST_92 : Operation 333 [50/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 333 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.76>
ST_93 : Operation 334 [49/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 334 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.76>
ST_94 : Operation 335 [48/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 335 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.76>
ST_95 : Operation 336 [47/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 336 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.76>
ST_96 : Operation 337 [46/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 337 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.76>
ST_97 : Operation 338 [45/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 338 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.76>
ST_98 : Operation 339 [44/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 339 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.76>
ST_99 : Operation 340 [43/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 340 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.76>
ST_100 : Operation 341 [42/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 341 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.76>
ST_101 : Operation 342 [41/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 342 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.76>
ST_102 : Operation 343 [40/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 343 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.76>
ST_103 : Operation 344 [39/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 344 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.76>
ST_104 : Operation 345 [38/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 345 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.76>
ST_105 : Operation 346 [37/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 346 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.76>
ST_106 : Operation 347 [36/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 347 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.76>
ST_107 : Operation 348 [35/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 348 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.76>
ST_108 : Operation 349 [34/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 349 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.76>
ST_109 : Operation 350 [33/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 350 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.76>
ST_110 : Operation 351 [32/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 351 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.76>
ST_111 : Operation 352 [31/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 352 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.76>
ST_112 : Operation 353 [30/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 353 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 4.76>
ST_113 : Operation 354 [29/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 354 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 4.76>
ST_114 : Operation 355 [28/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 355 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 4.76>
ST_115 : Operation 356 [27/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 356 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.76>
ST_116 : Operation 357 [26/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 357 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 4.76>
ST_117 : Operation 358 [25/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 358 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 4.76>
ST_118 : Operation 359 [24/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 359 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 4.76>
ST_119 : Operation 360 [23/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 360 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 4.76>
ST_120 : Operation 361 [22/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 361 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 4.76>
ST_121 : Operation 362 [21/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 362 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 4.76>
ST_122 : Operation 363 [20/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 363 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 4.76>
ST_123 : Operation 364 [19/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 364 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 4.76>
ST_124 : Operation 365 [18/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 365 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 4.76>
ST_125 : Operation 366 [17/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 366 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 4.76>
ST_126 : Operation 367 [16/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 367 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 4.76>
ST_127 : Operation 368 [15/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 368 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 4.76>
ST_128 : Operation 369 [14/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 369 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 4.76>
ST_129 : Operation 370 [13/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 370 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 4.76>
ST_130 : Operation 371 [12/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 371 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 4.76>
ST_131 : Operation 372 [11/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 372 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 4.76>
ST_132 : Operation 373 [10/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 373 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 4.76>
ST_133 : Operation 374 [9/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 374 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 4.76>
ST_134 : Operation 375 [8/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 375 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 4.76>
ST_135 : Operation 376 [7/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 376 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 4.76>
ST_136 : Operation 377 [6/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 377 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 4.76>
ST_137 : Operation 378 [5/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 378 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 4.76>
ST_138 : Operation 379 [4/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 379 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 4.76>
ST_139 : Operation 380 [3/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 380 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 4.76>
ST_140 : Operation 381 [2/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 381 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 4.76>
ST_141 : Operation 382 [1/59] (4.76ns)   --->   "%udiv_ln24 = udiv i55 %trunc_ln25, i55 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 382 'udiv' 'udiv_ln24' <Predicate = true> <Delay = 4.76> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 58> <II = 46> <Delay = 4.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 3.04>
ST_142 : Operation 383 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 383 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 384 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 384 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 385 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 385 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 386 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 386 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 387 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_9"   --->   Operation 387 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 388 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 388 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 389 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_13"   --->   Operation 389 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i46 %udiv_ln24" [dfg_199.c:23]   --->   Operation 391 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 392 [1/1] (3.04ns)   --->   "%result = sub i46 3333571553, i46 %trunc_ln23" [dfg_199.c:23]   --->   Operation 392 'sub' 'result' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i46 %result" [dfg_199.c:14]   --->   Operation 393 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 394 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i64 %sext_ln14" [dfg_199.c:26]   --->   Operation 394 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_13_read                               (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln15                               (sext          ) [ 00111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_11                                    (sitodp        ) [ 00000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_1                                    (dmul          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                  (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                   (partselect    ) [ 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                   (trunc         ) [ 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_9_read                                (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                  (read          ) [ 00000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
mantissa                                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i22_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i22_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                     (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                   (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                     (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v                                       (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_6                                     (trunc         ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln23                                (sub           ) [ 00000000000000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
zext_ln24                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln24                                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23                               (zext          ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
urem_ln25                               (urem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
udiv_ln23                               (udiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
trunc_ln25_1                            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
trunc_ln25                              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111110]
zext_ln24_1                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111110]
udiv_ln24                               (udiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23                              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                  (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln14                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln26                                (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_13_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_13_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_9_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/14 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/14 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="1"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="dc_1/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="v_11/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln15_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="data_V_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/13 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_6_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="0" index="3" bw="7" slack="0"/>
<pin id="102" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_7_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mantissa_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="54" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="52" slack="1"/>
<pin id="115" dir="0" index="3" bw="1" slack="0"/>
<pin id="116" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/14 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln68_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="54" slack="0"/>
<pin id="122" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln510_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/14 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln510_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="0"/>
<pin id="130" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/14 "/>
</bind>
</comp>

<comp id="133" class="1004" name="isNeg_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="12" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sub_ln1311_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="1"/>
<pin id="144" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln1311_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ush_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sh_prom_i_i_i_i_i22_cast_cast_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i22_cast_cast_cast/14 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sh_prom_i_i_i_i_i22_cast_cast_cast_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i22_cast_cast_cast_cast/14 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="54" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/14 "/>
</bind>
</comp>

<comp id="172" class="1004" name="r_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="54" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/14 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="169" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="0" index="3" bw="7" slack="0"/>
<pin id="183" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="169" slack="0"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="0" index="3" bw="7" slack="0"/>
<pin id="193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="v_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="v_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_6/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln23_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln23_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="33" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln25/14 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln24_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/15 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sub_ln24_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln23_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/15 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="0" index="1" bw="10" slack="0"/>
<pin id="242" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln23/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln25_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/82 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln25_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="11" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/82 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln25_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="55" slack="1"/>
<pin id="255" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/83 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln24_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/83 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="55" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln24/83 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln23_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="46" slack="1"/>
<pin id="267" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/142 "/>
</bind>
</comp>

<comp id="268" class="1004" name="result_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="33" slack="0"/>
<pin id="270" dir="0" index="1" bw="46" slack="0"/>
<pin id="271" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result/142 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="46" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/142 "/>
</bind>
</comp>

<comp id="278" class="1005" name="sext_ln15_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15 "/>
</bind>
</comp>

<comp id="283" class="1005" name="v_11_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_11 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_6_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="1"/>
<pin id="290" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_7_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="52" slack="1"/>
<pin id="296" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="v_6_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v_6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="sub_ln23_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

<comp id="314" class="1005" name="zext_ln23_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="319" class="1005" name="urem_ln25_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln25 "/>
</bind>
</comp>

<comp id="324" class="1005" name="udiv_ln23_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="55" slack="1"/>
<pin id="326" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln23 "/>
</bind>
</comp>

<comp id="329" class="1005" name="add_ln25_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="334" class="1005" name="trunc_ln25_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="55" slack="1"/>
<pin id="336" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="339" class="1005" name="zext_ln24_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="55" slack="1"/>
<pin id="341" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="udiv_ln24_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="46" slack="1"/>
<pin id="346" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="62" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="80" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="93" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="110"><net_src comp="93" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="123"><net_src comp="111" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="133" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="127" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="120" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="120" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="162" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="166" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="172" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="203"><net_src comp="133" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="178" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="188" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="68" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="198" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="68" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="74" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="88" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="286"><net_src comp="85" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="291"><net_src comp="97" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="297"><net_src comp="107" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="302"><net_src comp="74" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="307"><net_src comp="206" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="312"><net_src comp="214" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="317"><net_src comp="235" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="322"><net_src comp="220" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="327"><net_src comp="239" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="332"><net_src comp="247" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="337"><net_src comp="253" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="342"><net_src comp="256" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="347"><net_src comp="259" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {14 }
	Port: fn1 : p_9 | {14 }
	Port: fn1 : p_13 | {1 }
  - Chain level:
	State 1
		v_11 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		data_V : 1
		tmp_6 : 2
		tmp_7 : 2
	State 14
		zext_ln68 : 1
		add_ln510 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
		sh_prom_i_i_i_i_i22_cast_cast_cast : 4
		sh_prom_i_i_i_i_i22_cast_cast_cast_cast : 5
		r_V : 6
		r_V_1 : 6
		tmp : 7
		tmp_1 : 7
		v : 8
		sext_ln23 : 9
		sub_ln23 : 10
	State 15
		sub_ln24 : 1
		zext_ln23 : 2
		udiv_ln23 : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
		add_ln25 : 1
	State 83
		udiv_ln24 : 1
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
		result : 1
		sext_ln14 : 2
		ret_ln26 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   udiv   |                   grp_fu_239                   |    0    |   779   |   469   |
|          |                   grp_fu_259                   |    0    |   671   |   404   |
|----------|------------------------------------------------|---------|---------|---------|
|   urem   |                   grp_fu_220                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|   dmul   |                    grp_fu_80                   |    11   |   342   |   586   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_166                   |    0    |    0    |   161   |
|----------|------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_1_fu_172                  |    0    |    0    |   161   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sub_ln1311_fu_141               |    0    |    0    |    12   |
|    sub   |                 sub_ln23_fu_214                |    0    |    0    |    71   |
|          |                 sub_ln24_fu_229                |    0    |    0    |    15   |
|          |                  result_fu_268                 |    0    |    0    |    53   |
|----------|------------------------------------------------|---------|---------|---------|
|    add   |                add_ln510_fu_127                |    0    |    0    |    12   |
|          |                 add_ln25_fu_247                |    0    |    0    |    39   |
|----------|------------------------------------------------|---------|---------|---------|
|  select  |                   ush_fu_150                   |    0    |    0    |    12   |
|          |                    v_fu_198                    |    0    |    0    |    8    |
|----------|------------------------------------------------|---------|---------|---------|
|          |              p_13_read_read_fu_62              |    0    |    0    |    0    |
|   read   |               p_9_read_read_fu_68              |    0    |    0    |    0    |
|          |                p_read_read_fu_74               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  sitodp  |                    grp_fu_85                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 sext_ln15_fu_88                |    0    |    0    |    0    |
|          |               sext_ln1311_fu_146               |    0    |    0    |    0    |
|   sext   |    sh_prom_i_i_i_i_i22_cast_cast_cast_fu_158   |    0    |    0    |    0    |
|          |                sext_ln23_fu_210                |    0    |    0    |    0    |
|          |                sext_ln14_fu_274                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   tmp_6_fu_97                  |    0    |    0    |    0    |
|partselect|                   tmp_fu_178                   |    0    |    0    |    0    |
|          |                  tmp_1_fu_188                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_7_fu_107                  |    0    |    0    |    0    |
|          |                   v_6_fu_206                   |    0    |    0    |    0    |
|   trunc  |               trunc_ln25_1_fu_244              |    0    |    0    |    0    |
|          |                trunc_ln25_fu_253               |    0    |    0    |    0    |
|          |                trunc_ln23_fu_265               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 mantissa_fu_111                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln68_fu_120                |    0    |    0    |    0    |
|          |                zext_ln510_fu_124               |    0    |    0    |    0    |
|   zext   | sh_prom_i_i_i_i_i22_cast_cast_cast_cast_fu_162 |    0    |    0    |    0    |
|          |                zext_ln24_fu_226                |    0    |    0    |    0    |
|          |                zext_ln23_fu_235                |    0    |    0    |    0    |
|          |               zext_ln24_1_fu_256               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
| bitselect|                  isNeg_fu_133                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    11   |   2571  |   2472  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln25_reg_329 |   32   |
|   p_read_reg_299  |   64   |
| sext_ln15_reg_278 |   32   |
|  sub_ln23_reg_309 |   64   |
|   tmp_6_reg_288   |   11   |
|   tmp_7_reg_294   |   52   |
| trunc_ln25_reg_334|   55   |
| udiv_ln23_reg_324 |   55   |
| udiv_ln24_reg_344 |   46   |
| urem_ln25_reg_319 |   32   |
|    v_11_reg_283   |   64   |
|    v_6_reg_304    |    8   |
| zext_ln23_reg_314 |   64   |
|zext_ln24_1_reg_339|   55   |
+-------------------+--------+
|       Total       |   634  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_85 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_220 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_239 |  p1  |   2  |  10  |   20   ||    9    |
| grp_fu_259 |  p0  |   2  |  55  |   110  ||    9    |
| grp_fu_259 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   338  ||   7.94  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  2571  |  2472  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   634  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    7   |  3205  |  2517  |
+-----------+--------+--------+--------+--------+
