{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653437656171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653437656182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 19:14:16 2022 " "Processing started: Tue May 24 19:14:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653437656182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437656182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiQro_EVA -c MiQro_EVA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiQro_EVA -c MiQro_EVA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437656182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653437660022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653437660022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/alu_1/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/alu_1/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-A " "Found design unit 1: ALU-A" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670050 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/busmux16to1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/elmicro/busmux16to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 busmux16to1 " "Found entity 1: busmux16to1" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670056 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \":\", or \",\" UControl.vhd(21) " "VHDL syntax error at UControl.vhd(21) near text \"-\";  expecting \":\", or \",\"" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/UControl/UControl.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670061 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "UControl UControl.vhd(6) " "Ignored construct UControl at UControl.vhd(6) due to previous errors" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/UControl/UControl.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653437670061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/ucontrol/ucontrol.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/danielc/desktop/miqrov11/ucontrol/ucontrol.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/universalshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/elmicro/universalshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniversalShiftRegister-Behavioral " "Found design unit 1: UniversalShiftRegister-Behavioral" {  } { { "../ElMicro/UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670066 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniversalShiftRegister " "Found entity 1: UniversalShiftRegister" {  } { { "../ElMicro/UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670066 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"RP_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" RP_inst.vhd(1) " "VHDL syntax error at RP_inst.vhd(1) near text \"RP_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "../ElMicro/RP_inst.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/RP_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/rp_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/danielc/desktop/miqrov11/elmicro/rp_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/rp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/elmicro/rp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp-SYN " "Found design unit 1: rp-SYN" {  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/RP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670077 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP " "Found entity 1: RP" {  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/RP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"R2_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" R2_inst.vhd(1) " "VHDL syntax error at R2_inst.vhd(1) near text \"R2_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "../ElMicro/R2_inst.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/R2_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/r2_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/danielc/desktop/miqrov11/elmicro/r2_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/elmicro/r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2-SYN " "Found design unit 1: r2-SYN" {  } { { "../ElMicro/R2.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/R2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670088 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2 " "Found entity 1: R2" {  } { { "../ElMicro/R2.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/R2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670088 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"R1_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" R1_inst.vhd(1) " "VHDL syntax error at R1_inst.vhd(1) near text \"R1_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "../ElMicro/R1_inst.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/R1_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/r1_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/danielc/desktop/miqrov11/elmicro/r1_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/r1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/elmicro/r1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r1-SYN " "Found design unit 1: r1-SYN" {  } { { "../ElMicro/R1.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/R1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670100 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1 " "Found entity 1: R1" {  } { { "../ElMicro/R1.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/R1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670100 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ElMicro/R1.v " "Can't analyze file -- file ../ElMicro/R1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653437670104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/elmicro_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/elmicro/elmicro_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ElMicro_2 " "Found entity 1: ElMicro_2" {  } { { "../ElMicro/ElMicro_2.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/elmicro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/elmicro/elmicro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ElMicro " "Found entity 1: ElMicro" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/elmicro/dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec-Behavioral " "Found design unit 1: Dec-Behavioral" {  } { { "../ElMicro/Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/Dec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670119 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec " "Found entity 1: Dec" {  } { { "../ElMicro/Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/Dec.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670119 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Datapath.vhd(8) " "VHDL syntax error at Datapath.vhd(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../ElMicro/Datapath.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/Datapath.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670124 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" Datapath.vhd(22) " "VHDL syntax error at Datapath.vhd(22) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "../ElMicro/Datapath.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/Datapath.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670125 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Datapath Datapath.vhd(71) " "VHDL syntax error at Datapath.vhd(71): name used in construct must match previously specified name \"Datapath\"" {  } { { "../ElMicro/Datapath.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/Datapath.vhd" 71 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437670125 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Datapath Datapath.vhd(6) " "Ignored construct Datapath at Datapath.vhd(6) due to previous errors" {  } { { "../ElMicro/Datapath.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/Datapath.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653437670125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/elmicro/datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/danielc/desktop/miqrov11/elmicro/datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miqro_eva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miqro_eva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiQro_EVA " "Found entity 1: MiQro_EVA" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437670130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670130 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653437670324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 24 19:14:30 2022 " "Processing ended: Tue May 24 19:14:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653437670324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653437670324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653437670324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670324 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437670937 ""}
