// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/13/2025 17:55:10"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SOC (
	clk,
	rst_n,
	gpioInput,
	gpioOutput,
	pwmOutput);
input 	clk;
input 	rst_n;
input 	[15:0] gpioInput;
output 	[15:0] gpioOutput;
output 	pwmOutput;

// Design Ports Information
// gpioOutput[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[2]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[6]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[7]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[8]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[9]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[10]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[11]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[12]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[13]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[14]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// gpioOutput[15]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pwmOutput	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[2]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[3]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[14]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[13]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[12]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[10]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[8]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[7]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[5]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpioInput[15]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Bai5_6_7_v.sdo");
// synopsys translate_on

wire \mem_0|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \cpu_0|REG|RF~0_regout ;
wire \cpu_0|REG|RF~1044_combout ;
wire \cpu_0|REG|RF~1045_combout ;
wire \cpu_0|REG|RF~416_regout ;
wire \cpu_0|REG|RF~384_regout ;
wire \cpu_0|Control|Decoder0~2_combout ;
wire \cpu_0|REG|RF~194_regout ;
wire \cpu_0|REG|RF~162_regout ;
wire \cpu_0|REG|RF~130_regout ;
wire \cpu_0|REG|RF~1050_combout ;
wire \cpu_0|REG|RF~1051_combout ;
wire \cpu_0|I_MEM|rom~13_combout ;
wire \cpu_0|I_MEM|rom~18_combout ;
wire \cpu_0|REG|RF~1060_combout ;
wire \cpu_0|REG|RF~1061_combout ;
wire \cpu_0|REG|RF~1062_combout ;
wire \cpu_0|REG|RF~1064_combout ;
wire \cpu_0|REG|RF~1065_combout ;
wire \cpu_0|srcB[2]~16_combout ;
wire \cpu_0|REG|RF~321_regout ;
wire \cpu_0|REG|RF~65_regout ;
wire \cpu_0|REG|RF~1070_combout ;
wire \cpu_0|REG|RF~449_regout ;
wire \cpu_0|REG|RF~1071_combout ;
wire \cpu_0|REG|RF~161_regout ;
wire \cpu_0|REG|RF~33_regout ;
wire \cpu_0|REG|RF~1072_combout ;
wire \cpu_0|REG|RF~1073_combout ;
wire \cpu_0|REG|RF~257_regout ;
wire \cpu_0|REG|RF~1_regout ;
wire \cpu_0|REG|RF~1074_combout ;
wire \cpu_0|REG|RF~385_regout ;
wire \cpu_0|REG|RF~1075_combout ;
wire \cpu_0|REG|RF~1076_combout ;
wire \cpu_0|REG|RF~225_regout ;
wire \cpu_0|REG|RF~97_regout ;
wire \cpu_0|REG|RF~1077_combout ;
wire \cpu_0|REG|RF~481_regout ;
wire \cpu_0|REG|RF~1078_combout ;
wire \cpu_0|REG|RF~1079_combout ;
wire \cpu_0|REG|RD1[1]~1_combout ;
wire \cpu_0|REG|RF~1080_combout ;
wire \cpu_0|REG|RF~1081_combout ;
wire \cpu_0|REG|RF~1082_combout ;
wire \cpu_0|REG|RF~1083_combout ;
wire \cpu_0|REG|RF~1084_combout ;
wire \cpu_0|REG|RF~1092_combout ;
wire \cpu_0|REG|RF~1093_combout ;
wire \cpu_0|REG|RD1[0]~4_combout ;
wire \cpu_0|REG|RF~1094_combout ;
wire \cpu_0|REG|RD1[0]~5_combout ;
wire \cpu_0|REG|RD1[0]~6_combout ;
wire \cpu_0|REG|RD1[0]~7_combout ;
wire \cpu_0|REG|RD1[0]~8_combout ;
wire \cpu_0|srcB[0]~19_combout ;
wire \cpu_0|REG|RF~163_regout ;
wire \cpu_0|REG|RF~291_regout ;
wire \cpu_0|REG|RF~1095_combout ;
wire \cpu_0|REG|RF~1096_combout ;
wire \cpu_0|REG|RF~1097_combout ;
wire \cpu_0|REG|RF~1098_combout ;
wire \cpu_0|REG|RF~259_regout ;
wire \cpu_0|REG|RF~131_regout ;
wire \cpu_0|REG|RF~1099_combout ;
wire \cpu_0|REG|RF~1100_combout ;
wire \cpu_0|REG|RF~1101_combout ;
wire \cpu_0|REG|RF~99_regout ;
wire \cpu_0|REG|RF~1102_combout ;
wire \cpu_0|REG|RF~483_regout ;
wire \cpu_0|REG|RF~1103_combout ;
wire \cpu_0|REG|RF~1104_combout ;
wire \cpu_0|REG|RD1[3]~10_combout ;
wire \cpu_0|REG|RF~1105_combout ;
wire \cpu_0|REG|RF~1107_combout ;
wire \cpu_0|REG|RF~324_regout ;
wire \cpu_0|REG|RF~1115_combout ;
wire \cpu_0|REG|RF~356_regout ;
wire \cpu_0|REG|RF~1116_combout ;
wire \cpu_0|REG|RF~164_regout ;
wire \cpu_0|REG|RF~132_regout ;
wire \cpu_0|REG|RF~1117_combout ;
wire \cpu_0|REG|RF~1118_combout ;
wire \cpu_0|REG|RF~4_regout ;
wire \cpu_0|REG|RF~1119_combout ;
wire \cpu_0|REG|RF~1120_combout ;
wire \cpu_0|REG|RF~1121_combout ;
wire \cpu_0|REG|RF~1122_combout ;
wire \cpu_0|REG|RF~1123_combout ;
wire \cpu_0|REG|RF~1124_combout ;
wire \cpu_0|REG|RD1[4]~11_combout ;
wire \cpu_0|REG|RF~1129_combout ;
wire \cpu_0|REG|RF~206_regout ;
wire \cpu_0|REG|RF~174_regout ;
wire \cpu_0|REG|RF~142_regout ;
wire \cpu_0|REG|RF~1135_combout ;
wire \cpu_0|REG|RF~238_regout ;
wire \cpu_0|REG|RF~1136_combout ;
wire \cpu_0|REG|RF~78_regout ;
wire \cpu_0|REG|RF~14_regout ;
wire \cpu_0|REG|RF~1139_combout ;
wire \cpu_0|REG|RF~110_regout ;
wire \cpu_0|REG|RF~1140_combout ;
wire \cpu_0|REG|RF~398_regout ;
wire \cpu_0|REG|RF~1147_combout ;
wire \cpu_0|REG|RF~1148_combout ;
wire \cpu_0|REG|RF~1149_combout ;
wire \cpu_0|REG|RF~1150_combout ;
wire \cpu_0|REG|RF~1151_combout ;
wire \cpu_0|REG|RF~1152_combout ;
wire \cpu_0|srcB[14]~24_combout ;
wire \cpu_0|REG|RF~205_regout ;
wire \cpu_0|REG|RF~333_regout ;
wire \cpu_0|REG|RF~77_regout ;
wire \cpu_0|REG|RF~1155_combout ;
wire \cpu_0|REG|RF~1156_combout ;
wire \cpu_0|REG|RF~173_regout ;
wire \cpu_0|REG|RF~45_regout ;
wire \cpu_0|REG|RF~1157_combout ;
wire \cpu_0|REG|RF~1158_combout ;
wire \cpu_0|REG|RF~141_regout ;
wire \cpu_0|REG|RF~269_regout ;
wire \cpu_0|REG|RF~13_regout ;
wire \cpu_0|REG|RF~1159_combout ;
wire \cpu_0|REG|RF~397_regout ;
wire \cpu_0|REG|RF~1160_combout ;
wire \cpu_0|REG|RF~1161_combout ;
wire \cpu_0|REG|RF~237_regout ;
wire \cpu_0|REG|RF~109_regout ;
wire \cpu_0|REG|RF~1162_combout ;
wire \cpu_0|REG|RF~1163_combout ;
wire \cpu_0|REG|RF~1164_combout ;
wire \cpu_0|REG|RD1[13]~13_combout ;
wire \cpu_0|REG|RF~1165_combout ;
wire \cpu_0|REG|RF~1167_combout ;
wire \cpu_0|REG|RF~1168_combout ;
wire \cpu_0|REG|RF~1169_combout ;
wire \cpu_0|REG|RF~1170_combout ;
wire \cpu_0|REG|RF~1171_combout ;
wire \cpu_0|REG|RF~332_regout ;
wire \cpu_0|REG|RF~300_regout ;
wire \cpu_0|REG|RF~268_regout ;
wire \cpu_0|REG|RF~1175_combout ;
wire \cpu_0|REG|RF~364_regout ;
wire \cpu_0|REG|RF~1176_combout ;
wire \cpu_0|REG|RF~172_regout ;
wire \cpu_0|REG|RF~204_regout ;
wire \cpu_0|REG|RF~140_regout ;
wire \cpu_0|REG|RF~1177_combout ;
wire \cpu_0|REG|RF~236_regout ;
wire \cpu_0|REG|RF~1178_combout ;
wire \cpu_0|REG|RF~44_regout ;
wire \cpu_0|REG|RF~460_regout ;
wire \cpu_0|REG|RF~396_regout ;
wire \cpu_0|REG|RF~1182_combout ;
wire \cpu_0|REG|RF~1185_combout ;
wire \cpu_0|REG|RF~1186_combout ;
wire \cpu_0|REG|RF~1187_combout ;
wire \cpu_0|REG|RF~1188_combout ;
wire \cpu_0|REG|RF~1189_combout ;
wire \cpu_0|REG|RF~1190_combout ;
wire \cpu_0|REG|RF~1191_combout ;
wire \cpu_0|REG|RF~1192_combout ;
wire \cpu_0|REG|RF~1193_combout ;
wire \cpu_0|REG|RF~1194_combout ;
wire \cpu_0|srcB[12]~26_combout ;
wire \cpu_0|REG|RF~1195_combout ;
wire \cpu_0|REG|RF~1196_combout ;
wire \cpu_0|REG|RF~331_regout ;
wire \cpu_0|REG|RF~203_regout ;
wire \cpu_0|REG|RF~1197_combout ;
wire \cpu_0|REG|RF~459_regout ;
wire \cpu_0|REG|RF~1198_combout ;
wire \cpu_0|REG|RF~1199_combout ;
wire \cpu_0|REG|RF~395_regout ;
wire \cpu_0|REG|RF~1200_combout ;
wire \cpu_0|REG|RF~1201_combout ;
wire \cpu_0|REG|RF~235_regout ;
wire \cpu_0|REG|RF~107_regout ;
wire \cpu_0|REG|RF~1202_combout ;
wire \cpu_0|REG|RF~1203_combout ;
wire \cpu_0|REG|RF~1204_combout ;
wire \cpu_0|REG|RD1[11]~15_combout ;
wire \cpu_0|REG|RF~1212_combout ;
wire \cpu_0|REG|RF~202_regout ;
wire \cpu_0|REG|RF~138_regout ;
wire \cpu_0|REG|RF~1215_combout ;
wire \cpu_0|REG|RF~234_regout ;
wire \cpu_0|REG|RF~1216_combout ;
wire \cpu_0|REG|RF~298_regout ;
wire \cpu_0|REG|RF~266_regout ;
wire \cpu_0|REG|RF~1217_combout ;
wire \cpu_0|REG|RF~362_regout ;
wire \cpu_0|REG|RF~1218_combout ;
wire \cpu_0|REG|RF~10_regout ;
wire \cpu_0|REG|RF~1219_combout ;
wire \cpu_0|REG|RF~106_regout ;
wire \cpu_0|REG|RF~1220_combout ;
wire \cpu_0|REG|RF~1221_combout ;
wire \cpu_0|REG|RF~394_regout ;
wire \cpu_0|REG|RF~1222_combout ;
wire \cpu_0|REG|RF~490_regout ;
wire \cpu_0|REG|RF~1223_combout ;
wire \cpu_0|REG|RF~1224_combout ;
wire \cpu_0|REG|RD1[10]~16_combout ;
wire \cpu_0|REG|RF~1229_combout ;
wire \cpu_0|REG|RF~1230_combout ;
wire \cpu_0|REG|RF~1232_combout ;
wire \cpu_0|REG|RF~1233_combout ;
wire \cpu_0|REG|RF~329_regout ;
wire \cpu_0|REG|RF~169_regout ;
wire \cpu_0|REG|RF~425_regout ;
wire \cpu_0|REG|RF~361_regout ;
wire \cpu_0|REG|RF~233_regout ;
wire \cpu_0|REG|RF~105_regout ;
wire \cpu_0|REG|RF~1242_combout ;
wire \cpu_0|REG|RF~489_regout ;
wire \cpu_0|REG|RF~1243_combout ;
wire \cpu_0|REG|RF~1245_combout ;
wire \cpu_0|REG|RF~1246_combout ;
wire \cpu_0|REG|RF~1247_combout ;
wire \cpu_0|REG|RF~1248_combout ;
wire \cpu_0|REG|RF~1249_combout ;
wire \cpu_0|REG|RF~1250_combout ;
wire \cpu_0|REG|RF~1251_combout ;
wire \cpu_0|REG|RF~1252_combout ;
wire \cpu_0|REG|RF~1253_combout ;
wire \cpu_0|REG|RF~1254_combout ;
wire \cpu_0|srcB[9]~29_combout ;
wire \cpu_0|REG|RF~328_regout ;
wire \cpu_0|REG|RF~296_regout ;
wire \cpu_0|REG|RF~264_regout ;
wire \cpu_0|REG|RF~1255_combout ;
wire \cpu_0|REG|RF~360_regout ;
wire \cpu_0|REG|RF~1256_combout ;
wire \cpu_0|REG|RF~168_regout ;
wire \cpu_0|REG|RF~200_regout ;
wire \cpu_0|REG|RF~1257_combout ;
wire \cpu_0|REG|RF~1258_combout ;
wire \cpu_0|REG|RF~72_regout ;
wire \cpu_0|REG|RF~40_regout ;
wire \cpu_0|REG|RF~8_regout ;
wire \cpu_0|REG|RF~1259_combout ;
wire \cpu_0|REG|RF~104_regout ;
wire \cpu_0|REG|RF~1260_combout ;
wire \cpu_0|REG|RF~1261_combout ;
wire \cpu_0|REG|RF~424_regout ;
wire \cpu_0|REG|RF~456_regout ;
wire \cpu_0|REG|RF~1262_combout ;
wire \cpu_0|REG|RF~1263_combout ;
wire \cpu_0|REG|RF~1264_combout ;
wire \cpu_0|REG|RD1[8]~18_combout ;
wire \cpu_0|REG|RF~1265_combout ;
wire \cpu_0|REG|RF~1266_combout ;
wire \cpu_0|REG|RF~1267_combout ;
wire \cpu_0|REG|RF~1268_combout ;
wire \cpu_0|REG|RF~1272_combout ;
wire \cpu_0|REG|RF~167_regout ;
wire \cpu_0|REG|RF~199_regout ;
wire \cpu_0|REG|RF~135_regout ;
wire \cpu_0|REG|RF~1275_combout ;
wire \cpu_0|REG|RF~231_regout ;
wire \cpu_0|REG|RF~1276_combout ;
wire \cpu_0|REG|RF~327_regout ;
wire \cpu_0|REG|RF~295_regout ;
wire \cpu_0|REG|RF~263_regout ;
wire \cpu_0|REG|RF~1277_combout ;
wire \cpu_0|REG|RF~359_regout ;
wire \cpu_0|REG|RF~1278_combout ;
wire \cpu_0|REG|RF~39_regout ;
wire \cpu_0|REG|RF~7_regout ;
wire \cpu_0|REG|RF~1279_combout ;
wire \cpu_0|REG|RF~455_regout ;
wire \cpu_0|REG|RF~391_regout ;
wire \cpu_0|REG|RF~1282_combout ;
wire \cpu_0|REG|RF~1285_combout ;
wire \cpu_0|REG|RF~1286_combout ;
wire \cpu_0|REG|RF~1287_combout ;
wire \cpu_0|REG|RF~1288_combout ;
wire \cpu_0|REG|RF~1289_combout ;
wire \cpu_0|REG|RF~1290_combout ;
wire \cpu_0|REG|RF~1291_combout ;
wire \cpu_0|REG|RF~1292_combout ;
wire \cpu_0|REG|RF~1293_combout ;
wire \cpu_0|REG|RF~1294_combout ;
wire \cpu_0|REG|RD1[7]~19_combout ;
wire \cpu_0|REG|RF~294_regout ;
wire \cpu_0|REG|RF~326_regout ;
wire \cpu_0|REG|RF~262_regout ;
wire \cpu_0|REG|RF~1297_combout ;
wire \cpu_0|REG|RF~358_regout ;
wire \cpu_0|REG|RF~1298_combout ;
wire \cpu_0|REG|RF~38_regout ;
wire \cpu_0|REG|RF~6_regout ;
wire \cpu_0|REG|RF~1299_combout ;
wire \cpu_0|REG|RF~102_regout ;
wire \cpu_0|REG|RF~1300_combout ;
wire \cpu_0|REG|RF~1301_combout ;
wire \cpu_0|REG|RF~1309_combout ;
wire \cpu_0|REG|RF~1310_combout ;
wire \cpu_0|REG|RF~1312_combout ;
wire \cpu_0|REG|RF~1313_combout ;
wire \cpu_0|srcB[6]~32_combout ;
wire \cpu_0|REG|RF~197_regout ;
wire \cpu_0|REG|RF~69_regout ;
wire \cpu_0|REG|RF~1315_combout ;
wire \cpu_0|REG|RF~453_regout ;
wire \cpu_0|REG|RF~1316_combout ;
wire \cpu_0|REG|RF~165_regout ;
wire \cpu_0|REG|RF~37_regout ;
wire \cpu_0|REG|RF~1317_combout ;
wire \cpu_0|REG|RF~1318_combout ;
wire \cpu_0|REG|RF~133_regout ;
wire \cpu_0|REG|RF~5_regout ;
wire \cpu_0|REG|RF~1319_combout ;
wire \cpu_0|REG|RF~389_regout ;
wire \cpu_0|REG|RF~1320_combout ;
wire \cpu_0|REG|RF~1321_combout ;
wire \cpu_0|REG|RF~229_regout ;
wire \cpu_0|REG|RF~101_regout ;
wire \cpu_0|REG|RF~1322_combout ;
wire \cpu_0|REG|RF~1323_combout ;
wire \cpu_0|REG|RF~1324_combout ;
wire \cpu_0|REG|RD1[5]~21_combout ;
wire \cpu_0|REG|RF~1327_combout ;
wire \cpu_0|REG|RF~1328_combout ;
wire \cpu_0|REG|RF~1329_combout ;
wire \cpu_0|REG|RF~1330_combout ;
wire \cpu_0|REG|RF~1331_combout ;
wire \cpu_0|REG|RF~271_regout ;
wire \cpu_0|REG|RF~1337_combout ;
wire \cpu_0|REG|RF~79_regout ;
wire \cpu_0|REG|RF~15_regout ;
wire \cpu_0|REG|RF~1339_combout ;
wire \cpu_0|REG|RF~111_regout ;
wire \cpu_0|REG|RF~1340_combout ;
wire \cpu_0|REG|RF~463_regout ;
wire \cpu_0|REG|RF~1342_combout ;
wire \cpu_0|REG|RF~495_regout ;
wire \cpu_0|REG|RF~1343_combout ;
wire \cpu_0|srcB[15]~34_combout ;
wire \cpu_0|REG|RF~1347_combout ;
wire \cpu_0|REG|RF~1348_combout ;
wire \cpu_0|REG|RF~1352_combout ;
wire \cpu_0|REG|RF~1353_combout ;
wire \bus_0|decoder|Equal1~0_combout ;
wire \cpu_0|WD3[0]~2_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1536w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ;
wire \cpu_0|WD3[1]~8_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1584w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout ;
wire \cpu_0|WD3[8]~18_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2112w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~1_combout ;
wire \cpu_0|WD3[14]~21_combout ;
wire \cpu_0|WD3[14]~22_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2064w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~1_combout ;
wire \cpu_0|WD3[13]~24_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1776w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~1_combout ;
wire \cpu_0|WD3[6]~45_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~0_combout ;
wire \cpu_0|WD3[5]~48_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1680w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout ;
wire \cpu_0|WD3[5]~49_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ;
wire \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ;
wire \cpu_0|srcB[2]~35_combout ;
wire \cpu_0|REG|RF~416feeder_combout ;
wire \cpu_0|REG|RF~0feeder_combout ;
wire \cpu_0|REG|RF~194feeder_combout ;
wire \cpu_0|REG|RF~65feeder_combout ;
wire \cpu_0|REG|RF~161feeder_combout ;
wire \cpu_0|REG|RF~163feeder_combout ;
wire \cpu_0|REG|RF~291feeder_combout ;
wire \cpu_0|REG|RF~324feeder_combout ;
wire \cpu_0|REG|RF~164feeder_combout ;
wire \cpu_0|REG|RF~206feeder_combout ;
wire \cpu_0|REG|RF~45feeder_combout ;
wire \cpu_0|REG|RF~141feeder_combout ;
wire \cpu_0|REG|RF~173feeder_combout ;
wire \cpu_0|REG|RF~460feeder_combout ;
wire \cpu_0|REG|RF~236feeder_combout ;
wire \cpu_0|REG|RF~107feeder_combout ;
wire \cpu_0|REG|RF~106feeder_combout ;
wire \cpu_0|REG|RF~362feeder_combout ;
wire \cpu_0|REG|RF~425feeder_combout ;
wire \cpu_0|REG|RF~456feeder_combout ;
wire \cpu_0|REG|RF~327feeder_combout ;
wire \cpu_0|REG|RF~294feeder_combout ;
wire \cpu_0|REG|RF~38feeder_combout ;
wire \cpu_0|REG|RF~326feeder_combout ;
wire \cpu_0|REG|RF~101feeder_combout ;
wire \cpu_0|REG|RF~495feeder_combout ;
wire \cpu_0|REG|RF~111feeder_combout ;
wire \cpu_0|REG|RF~79feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \pwm_0|r_Counter|q[1]~7_combout ;
wire \rst_n~combout ;
wire \rst_n~clkctrl_outclk ;
wire \cpu_0|pc_register|pc[4]~5_cout ;
wire \cpu_0|pc_register|pc[4]~6_combout ;
wire \cpu_0|pc_register|pc[4]~7 ;
wire \cpu_0|pc_register|pc[5]~8_combout ;
wire \cpu_0|pc_register|pc[5]~9 ;
wire \cpu_0|pc_register|pc[6]~10_combout ;
wire \pwm_0|r_Counter|q[0]~21_combout ;
wire \cpu_0|I_MEM|rom~0_combout ;
wire \cpu_0|pc_register|pc[6]~11 ;
wire \cpu_0|pc_register|pc[7]~12_combout ;
wire \cpu_0|Control|WideOr8~0_combout ;
wire \cpu_0|I_MEM|rom~5_combout ;
wire \cpu_0|I_MEM|rom~6_combout ;
wire \cpu_0|I_MEM|rom~1_combout ;
wire \cpu_0|I_MEM|rom~2_combout ;
wire \cpu_0|REG|RD2[1]~47_combout ;
wire \cpu_0|I_MEM|rom~17_combout ;
wire \cpu_0|Control|Decoder0~5_combout ;
wire \cpu_0|REG|RD2[3]~49_combout ;
wire \cpu_0|Control|Decoder0~3_combout ;
wire \cpu_0|Control|Decoder0~4_combout ;
wire \cpu_0|I_MEM|rom~15_combout ;
wire \cpu_0|I_MEM|rom~7_combout ;
wire \cpu_0|I_MEM|rom~16_combout ;
wire \cpu_0|I_MEM|rom~14_combout ;
wire \cpu_0|I_MEM|rom~8_combout ;
wire \cpu_0|I_MEM|rom~9_combout ;
wire \cpu_0|REG|Equal0~0_combout ;
wire \cpu_0|REG|RF~32feeder_combout ;
wire \cpu_0|I_MEM|rom~20_combout ;
wire \cpu_0|A3[0]~2_combout ;
wire \cpu_0|A3[1]~1_combout ;
wire \cpu_0|A3[2]~0_combout ;
wire \cpu_0|REG|RF~1358_combout ;
wire \cpu_0|REG|RF~1377_combout ;
wire \cpu_0|REG|RF~32_regout ;
wire \cpu_0|I_MEM|rom~10_combout ;
wire \cpu_0|I_MEM|rom~11_combout ;
wire \cpu_0|I_MEM|rom~12_combout ;
wire \cpu_0|REG|RF~1090_combout ;
wire \cpu_0|REG|RF~64feeder_combout ;
wire \cpu_0|REG|RF~1355_combout ;
wire \cpu_0|REG|RF~1376_combout ;
wire \cpu_0|REG|RF~64_regout ;
wire \cpu_0|REG|RF~1362_combout ;
wire \cpu_0|REG|RF~1379_combout ;
wire \cpu_0|REG|RF~96_regout ;
wire \cpu_0|REG|RF~1091_combout ;
wire \cpu_0|REG|RF~1375_combout ;
wire \cpu_0|REG|RF~224_regout ;
wire \cpu_0|REG|RF~1364_combout ;
wire \cpu_0|REG|RF~1372_combout ;
wire \cpu_0|REG|RF~160_regout ;
wire \cpu_0|REG|RD1[0]~2_combout ;
wire \cpu_0|REG|RD1[0]~3_combout ;
wire \cpu_0|REG|RD1[0]~9_combout ;
wire \cpu_0|ALU|Add0~0_combout ;
wire \cpu_0|REG|RF~1356_combout ;
wire \cpu_0|REG|RF~1365_combout ;
wire \cpu_0|REG|RF~1369_combout ;
wire \cpu_0|REG|RF~450_regout ;
wire \cpu_0|REG|RF~1367_combout ;
wire \cpu_0|REG|RF~1371_combout ;
wire \cpu_0|REG|RF~482_regout ;
wire \cpu_0|REG|RF~1366_combout ;
wire \cpu_0|REG|RF~1370_combout ;
wire \cpu_0|REG|RF~386_regout ;
wire \cpu_0|REG|RF~418feeder_combout ;
wire \cpu_0|REG|RF~1368_combout ;
wire \cpu_0|REG|RF~418_regout ;
wire \cpu_0|REG|RF~1057_combout ;
wire \cpu_0|REG|RF~1058_combout ;
wire \cpu_0|REG|RF~1359_combout ;
wire \cpu_0|REG|RF~290_regout ;
wire \cpu_0|REG|RF~1357_combout ;
wire \cpu_0|REG|RF~322_regout ;
wire \cpu_0|REG|RF~1360_combout ;
wire \cpu_0|REG|RF~1361_combout ;
wire \cpu_0|REG|RF~258_regout ;
wire \cpu_0|REG|RF~1052_combout ;
wire \cpu_0|REG|RF~1053_combout ;
wire \cpu_0|REG|RF~1378_combout ;
wire \cpu_0|REG|RF~2_regout ;
wire \cpu_0|REG|RF~66_regout ;
wire \cpu_0|REG|RF~1054_combout ;
wire \cpu_0|REG|RF~34_regout ;
wire \cpu_0|REG|RF~1055_combout ;
wire \cpu_0|REG|RF~1056_combout ;
wire \cpu_0|REG|RF~1059_combout ;
wire \cpu_0|REG|RD1[2]~0_combout ;
wire \cpu_0|ALU|Add0~1 ;
wire \cpu_0|ALU|Add0~3 ;
wire \cpu_0|ALU|Add0~4_combout ;
wire \cpu_0|I_MEM|rom~21_combout ;
wire \cpu_0|I_MEM|rom~22_combout ;
wire \cpu_0|Control|WideOr9~0_combout ;
wire \cpu_0|srcB[4]~38_combout ;
wire \cpu_0|srcB[4]~39_combout ;
wire \cpu_0|srcB[4]~22_combout ;
wire \cpu_0|REG|RD2[4]~50_combout ;
wire \cpu_0|srcB[6]~7_combout ;
wire \cpu_0|srcB[6]~37_combout ;
wire \cpu_0|srcB[5]~33_combout ;
wire \cpu_0|ALU|Add0~5 ;
wire \cpu_0|ALU|Add0~7 ;
wire \cpu_0|ALU|Add0~9 ;
wire \cpu_0|ALU|Add0~10_combout ;
wire \cpu_0|srcB[14]~36_combout ;
wire \cpu_0|I_MEM|rom~3_combout ;
wire \cpu_0|I_MEM|rom~4_combout ;
wire \cpu_0|WD3[8]~20_combout ;
wire \cpu_0|WD3[5]~50_combout ;
wire \cpu_0|REG|RF~421_regout ;
wire \cpu_0|REG|RF~1332_combout ;
wire \cpu_0|REG|RF~485feeder_combout ;
wire \cpu_0|REG|RF~485_regout ;
wire \cpu_0|REG|RF~1333_combout ;
wire \cpu_0|REG|RF~293feeder_combout ;
wire \cpu_0|REG|RF~293_regout ;
wire \cpu_0|REG|RF~1363_combout ;
wire \cpu_0|REG|RF~357_regout ;
wire \cpu_0|REG|RF~325feeder_combout ;
wire \cpu_0|REG|RF~325_regout ;
wire \cpu_0|REG|RF~261_regout ;
wire \cpu_0|REG|RF~1325_combout ;
wire \cpu_0|REG|RF~1326_combout ;
wire \cpu_0|REG|RF~1334_combout ;
wire \cpu_0|REG|RD2[5]~51_combout ;
wire \cpu_0|REG|RF~422feeder_combout ;
wire \cpu_0|REG|RF~422_regout ;
wire \cpu_0|REG|RF~166feeder_combout ;
wire \cpu_0|REG|RF~166_regout ;
wire \cpu_0|REG|RF~1305_combout ;
wire \cpu_0|REG|RF~1306_combout ;
wire \cpu_0|REG|RF~454_regout ;
wire \cpu_0|REG|RF~70_regout ;
wire \cpu_0|REG|RF~1373_combout ;
wire \cpu_0|REG|RF~198_regout ;
wire \cpu_0|REG|RF~1307_combout ;
wire \cpu_0|REG|RF~1308_combout ;
wire \cpu_0|REG|RF~1311_combout ;
wire \cpu_0|REG|RF~1314_combout ;
wire \cpu_0|REG|RD2[6]~52_combout ;
wire \cpu_0|WD3[7]~42_combout ;
wire \cpu_0|WD3[7]~43_combout ;
wire \cpu_0|srcB[7]~31_combout ;
wire \cpu_0|ALU|Add0~11 ;
wire \cpu_0|ALU|Add0~13 ;
wire \cpu_0|ALU|Add0~14_combout ;
wire \cpu_0|WD3[7]~44_combout ;
wire \cpu_0|REG|RF~103feeder_combout ;
wire \cpu_0|REG|RF~103_regout ;
wire \cpu_0|REG|RF~71_regout ;
wire \cpu_0|REG|RF~1280_combout ;
wire \cpu_0|REG|RF~1281_combout ;
wire \cpu_0|REG|RF~423_regout ;
wire \cpu_0|REG|RF~487_regout ;
wire \cpu_0|REG|RF~1283_combout ;
wire \cpu_0|REG|RF~1284_combout ;
wire \cpu_0|REG|RD2[7]~53_combout ;
wire \cpu_0|REG|RD2[8]~54_combout ;
wire \cpu_0|REG|RD2[9]~55_combout ;
wire \cpu_0|REG|RD2[10]~56_combout ;
wire \cpu_0|REG|RD2[11]~57_combout ;
wire \cpu_0|REG|RD2[12]~58_combout ;
wire \cpu_0|REG|RD2[13]~59_combout ;
wire \cpu_0|WD3[14]~23_combout ;
wire \cpu_0|REG|RF~302_regout ;
wire \cpu_0|REG|RF~46_regout ;
wire \cpu_0|REG|RF~1145_combout ;
wire \cpu_0|REG|RF~1146_combout ;
wire \cpu_0|REG|RF~494_regout ;
wire \cpu_0|REG|RF~366_regout ;
wire \cpu_0|REG|RF~1153_combout ;
wire \cpu_0|REG|RF~1154_combout ;
wire \cpu_0|REG|RD2[14]~60_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1872w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~1_combout ;
wire \cpu_0|WD3[9]~36_combout ;
wire \cpu_0|WD3[9]~37_combout ;
wire \cpu_0|WD3[9]~38_combout ;
wire \cpu_0|REG|RF~457_regout ;
wire \cpu_0|REG|RF~201_regout ;
wire \cpu_0|REG|RF~73_regout ;
wire \cpu_0|REG|RF~1235_combout ;
wire \cpu_0|REG|RF~1236_combout ;
wire \cpu_0|REG|RF~1374_combout ;
wire \cpu_0|REG|RF~137_regout ;
wire \cpu_0|REG|RF~393feeder_combout ;
wire \cpu_0|REG|RF~393_regout ;
wire \cpu_0|REG|RF~265_regout ;
wire \cpu_0|REG|RF~9_regout ;
wire \cpu_0|REG|RF~1239_combout ;
wire \cpu_0|REG|RF~1240_combout ;
wire \cpu_0|REG|RF~41_regout ;
wire \cpu_0|REG|RF~1237_combout ;
wire \cpu_0|REG|RF~297_regout ;
wire \cpu_0|REG|RF~1238_combout ;
wire \cpu_0|REG|RF~1241_combout ;
wire \cpu_0|REG|RF~1244_combout ;
wire \cpu_0|REG|RD1[9]~17_combout ;
wire \cpu_0|ALU|Add0~15 ;
wire \cpu_0|ALU|Add0~17 ;
wire \cpu_0|ALU|Add0~18_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2016w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~0_combout ;
wire \cpu_0|REG|RF~462_regout ;
wire \cpu_0|REG|RF~430_regout ;
wire \cpu_0|REG|RF~1142_combout ;
wire \cpu_0|REG|RF~1143_combout ;
wire \cpu_0|REG|RF~270_regout ;
wire \cpu_0|REG|RF~334feeder_combout ;
wire \cpu_0|REG|RF~334_regout ;
wire \cpu_0|REG|RF~1137_combout ;
wire \cpu_0|REG|RF~1138_combout ;
wire \cpu_0|REG|RF~1141_combout ;
wire \cpu_0|REG|RF~1144_combout ;
wire \cpu_0|REG|RD1[14]~12_combout ;
wire \cpu_0|ALU|Add0~19 ;
wire \cpu_0|ALU|Add0~21 ;
wire \cpu_0|ALU|Add0~23 ;
wire \cpu_0|ALU|Add0~25 ;
wire \cpu_0|ALU|Add0~27 ;
wire \cpu_0|ALU|Add0~28_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~1_combout ;
wire \cpu_0|WD3[12]~27_combout ;
wire \cpu_0|WD3[12]~28_combout ;
wire \cpu_0|WD3[12]~29_combout ;
wire \cpu_0|REG|RF~12_regout ;
wire \cpu_0|REG|RF~1179_combout ;
wire \cpu_0|REG|RF~76_regout ;
wire \cpu_0|REG|RF~108_regout ;
wire \cpu_0|REG|RF~1180_combout ;
wire \cpu_0|REG|RF~1181_combout ;
wire \cpu_0|REG|RF~428_regout ;
wire \cpu_0|REG|RF~492_regout ;
wire \cpu_0|REG|RF~1183_combout ;
wire \cpu_0|REG|RF~1184_combout ;
wire \cpu_0|REG|RD1[12]~14_combout ;
wire \cpu_0|ALU|Add0~24_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1824w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~1_combout ;
wire \cpu_0|WD3[8]~39_combout ;
wire \cpu_0|WD3[8]~40_combout ;
wire \cpu_0|WD3[8]~41_combout ;
wire \cpu_0|REG|RF~232_regout ;
wire \cpu_0|REG|RF~488feeder_combout ;
wire \cpu_0|REG|RF~488_regout ;
wire \cpu_0|REG|RF~1273_combout ;
wire \cpu_0|REG|RF~392feeder_combout ;
wire \cpu_0|REG|RF~392_regout ;
wire \cpu_0|REG|RF~136_regout ;
wire \cpu_0|REG|RF~1269_combout ;
wire \cpu_0|REG|RF~1270_combout ;
wire \cpu_0|REG|RF~1271_combout ;
wire \cpu_0|REG|RF~1274_combout ;
wire \cpu_0|srcB[8]~30_combout ;
wire \cpu_0|ALU|Add0~16_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2160w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~1_combout ;
wire \cpu_0|WD3[15]~51_combout ;
wire \cpu_0|REG|RF~399_regout ;
wire \cpu_0|REG|RF~143_regout ;
wire \cpu_0|REG|RF~1349_combout ;
wire \cpu_0|REG|RF~1350_combout ;
wire \cpu_0|REG|RF~1351_combout ;
wire \cpu_0|REG|RF~431_regout ;
wire \cpu_0|REG|RF~47_regout ;
wire \cpu_0|REG|RF~303feeder_combout ;
wire \cpu_0|REG|RF~303_regout ;
wire \cpu_0|REG|RF~1345_combout ;
wire \cpu_0|REG|RF~1346_combout ;
wire \cpu_0|REG|RF~1354_combout ;
wire \cpu_0|REG|RD1[15]~22_combout ;
wire \cpu_0|ALU|Add0~29 ;
wire \cpu_0|ALU|Add0~30_combout ;
wire \cpu_0|WD3[15]~52_combout ;
wire \cpu_0|WD3[15]~53_combout ;
wire \cpu_0|REG|RF~239feeder_combout ;
wire \cpu_0|REG|RF~239_regout ;
wire \cpu_0|REG|RF~207_regout ;
wire \cpu_0|REG|RF~1335_combout ;
wire \cpu_0|REG|RF~175_regout ;
wire \cpu_0|REG|RF~1336_combout ;
wire \cpu_0|REG|RF~367_regout ;
wire \cpu_0|REG|RF~335feeder_combout ;
wire \cpu_0|REG|RF~335_regout ;
wire \cpu_0|REG|RF~1338_combout ;
wire \cpu_0|REG|RF~1341_combout ;
wire \cpu_0|REG|RF~1344_combout ;
wire \cpu_0|REG|RD2[15]~61_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1968w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~1_combout ;
wire \cpu_0|WD3[11]~30_combout ;
wire \cpu_0|WD3[11]~31_combout ;
wire \cpu_0|WD3[11]~32_combout ;
wire \cpu_0|REG|RF~491_regout ;
wire \cpu_0|REG|RF~427feeder_combout ;
wire \cpu_0|REG|RF~427_regout ;
wire \cpu_0|REG|RF~1213_combout ;
wire \cpu_0|REG|RF~171_regout ;
wire \cpu_0|REG|RF~139feeder_combout ;
wire \cpu_0|REG|RF~139_regout ;
wire \cpu_0|REG|RF~1205_combout ;
wire \cpu_0|REG|RF~1206_combout ;
wire \cpu_0|REG|RF~11_regout ;
wire \cpu_0|REG|RF~43_regout ;
wire \cpu_0|REG|RF~1209_combout ;
wire \cpu_0|REG|RF~75_regout ;
wire \cpu_0|REG|RF~1210_combout ;
wire \cpu_0|REG|RF~267_regout ;
wire \cpu_0|REG|RF~299_regout ;
wire \cpu_0|REG|RF~1207_combout ;
wire \cpu_0|REG|RF~363_regout ;
wire \cpu_0|REG|RF~1208_combout ;
wire \cpu_0|REG|RF~1211_combout ;
wire \cpu_0|REG|RF~1214_combout ;
wire \cpu_0|srcB[11]~27_combout ;
wire \cpu_0|ALU|Add0~22_combout ;
wire \bus_0|decoder|Equal1~2_combout ;
wire \bus_0|decoder|Equal1~3_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1920w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~1_combout ;
wire \cpu_0|WD3[10]~33_combout ;
wire \cpu_0|WD3[10]~34_combout ;
wire \cpu_0|WD3[10]~35_combout ;
wire \cpu_0|REG|RF~42_regout ;
wire \cpu_0|REG|RF~170_regout ;
wire \cpu_0|REG|RF~1225_combout ;
wire \cpu_0|REG|RF~426_regout ;
wire \cpu_0|REG|RF~1226_combout ;
wire \cpu_0|REG|RF~74_regout ;
wire \cpu_0|REG|RF~330_regout ;
wire \cpu_0|REG|RF~1227_combout ;
wire \cpu_0|REG|RF~458_regout ;
wire \cpu_0|REG|RF~1228_combout ;
wire \cpu_0|REG|RF~1231_combout ;
wire \cpu_0|REG|RF~1234_combout ;
wire \cpu_0|srcB[10]~28_combout ;
wire \cpu_0|ALU|Add0~20_combout ;
wire \bus_0|decoder|Equal1~1_combout ;
wire \cpu_0|WD3[8]~17_combout ;
wire \cpu_0|WD3[8]~19_combout ;
wire \cpu_0|WD3[13]~25_combout ;
wire \cpu_0|WD3[13]~26_combout ;
wire \cpu_0|REG|RF~365_regout ;
wire \cpu_0|REG|RF~301_regout ;
wire \cpu_0|REG|RF~1166_combout ;
wire \cpu_0|REG|RF~493_regout ;
wire \cpu_0|REG|RF~429_regout ;
wire \cpu_0|REG|RF~1172_combout ;
wire \cpu_0|REG|RF~461feeder_combout ;
wire \cpu_0|REG|RF~461_regout ;
wire \cpu_0|REG|RF~1173_combout ;
wire \cpu_0|REG|RF~1174_combout ;
wire \cpu_0|srcB[13]~25_combout ;
wire \cpu_0|ALU|Add0~26_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1728w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~1_combout ;
wire \pwm_0|compWe~combout ;
wire \cpu_0|WD3[6]~46_combout ;
wire \cpu_0|WD3[6]~47_combout ;
wire \cpu_0|REG|RF~390_regout ;
wire \cpu_0|REG|RF~1302_combout ;
wire \cpu_0|REG|RF~486_regout ;
wire \cpu_0|REG|RF~1303_combout ;
wire \cpu_0|REG|RF~134_regout ;
wire \cpu_0|REG|RF~1295_combout ;
wire \cpu_0|REG|RF~230_regout ;
wire \cpu_0|REG|RF~1296_combout ;
wire \cpu_0|REG|RF~1304_combout ;
wire \cpu_0|REG|RD1[6]~20_combout ;
wire \cpu_0|ALU|Add0~12_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1632w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout ;
wire \cpu_0|WD3[4]~14_combout ;
wire \cpu_0|WD3[4]~15_combout ;
wire \cpu_0|WD3[4]~16_combout ;
wire \cpu_0|REG|RF~100_regout ;
wire \cpu_0|REG|RF~228_regout ;
wire \cpu_0|REG|RF~1132_combout ;
wire \cpu_0|REG|RF~484feeder_combout ;
wire \cpu_0|REG|RF~484_regout ;
wire \cpu_0|REG|RF~1133_combout ;
wire \cpu_0|REG|RF~420feeder_combout ;
wire \cpu_0|REG|RF~420_regout ;
wire \cpu_0|REG|RF~292_regout ;
wire \cpu_0|REG|RF~36feeder_combout ;
wire \cpu_0|REG|RF~36_regout ;
wire \cpu_0|REG|RF~1127_combout ;
wire \cpu_0|REG|RF~1128_combout ;
wire \cpu_0|REG|RF~260_regout ;
wire \cpu_0|REG|RF~388_regout ;
wire \cpu_0|REG|RF~1130_combout ;
wire \cpu_0|REG|RF~1131_combout ;
wire \cpu_0|REG|RF~68_regout ;
wire \cpu_0|REG|RF~196feeder_combout ;
wire \cpu_0|REG|RF~196_regout ;
wire \cpu_0|REG|RF~1125_combout ;
wire \cpu_0|REG|RF~452_regout ;
wire \cpu_0|REG|RF~1126_combout ;
wire \cpu_0|REG|RF~1134_combout ;
wire \cpu_0|srcB[4]~23_combout ;
wire \cpu_0|ALU|Add0~8_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1488w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ;
wire \cpu_0|WD3[1]~9_combout ;
wire \cpu_0|WD3[1]~10_combout ;
wire \cpu_0|REG|RF~193_regout ;
wire \cpu_0|REG|RF~129_regout ;
wire \cpu_0|REG|RF~1085_combout ;
wire \cpu_0|REG|RF~1086_combout ;
wire \cpu_0|REG|RF~353feeder_combout ;
wire \cpu_0|REG|RF~353_regout ;
wire \cpu_0|REG|RF~289_regout ;
wire \cpu_0|REG|RF~1087_combout ;
wire \cpu_0|REG|RF~417feeder_combout ;
wire \cpu_0|REG|RF~417_regout ;
wire \cpu_0|REG|RF~1088_combout ;
wire \cpu_0|REG|RF~1089_combout ;
wire \cpu_0|I_MEM|rom~19_combout ;
wire \cpu_0|srcB[1]~17_combout ;
wire \cpu_0|srcB[1]~18_combout ;
wire \cpu_0|ALU|Add0~2_combout ;
wire \gpio_0|gpioOutWe~0_combout ;
wire \gpio_0|gpioOutWe~1_combout ;
wire \cpu_0|WD3[3]~11_combout ;
wire \cpu_0|WD3[3]~12_combout ;
wire \cpu_0|WD3[3]~13_combout ;
wire \cpu_0|REG|RF~451feeder_combout ;
wire \cpu_0|REG|RF~451_regout ;
wire \cpu_0|REG|RF~387_regout ;
wire \cpu_0|REG|RF~1112_combout ;
wire \cpu_0|REG|RF~419_regout ;
wire \cpu_0|REG|RF~1113_combout ;
wire \cpu_0|REG|RF~67_regout ;
wire \cpu_0|REG|RF~35_regout ;
wire \cpu_0|REG|RF~3_regout ;
wire \cpu_0|REG|RF~1109_combout ;
wire \cpu_0|REG|RF~1110_combout ;
wire \cpu_0|REG|RF~195_regout ;
wire \cpu_0|REG|RF~227feeder_combout ;
wire \cpu_0|REG|RF~227_regout ;
wire \cpu_0|REG|RF~1108_combout ;
wire \cpu_0|REG|RF~1111_combout ;
wire \cpu_0|REG|RF~355_regout ;
wire \cpu_0|REG|RF~323_regout ;
wire \cpu_0|REG|RF~1106_combout ;
wire \cpu_0|REG|RF~1114_combout ;
wire \cpu_0|srcB[3]~20_combout ;
wire \cpu_0|srcB[3]~21_combout ;
wire \cpu_0|ALU|Add0~6_combout ;
wire \cpu_0|WD3[0]~0_combout ;
wire \cpu_0|WD3[0]~1_combout ;
wire \cpu_0|WD3[2]~5_combout ;
wire \cpu_0|WD3[2]~6_combout ;
wire \cpu_0|WD3[2]~7_combout ;
wire \cpu_0|REG|RF~98_regout ;
wire \cpu_0|REG|RF~226_regout ;
wire \cpu_0|REG|RF~1063_combout ;
wire \cpu_0|REG|RF~1066_combout ;
wire \cpu_0|REG|RF~354feeder_combout ;
wire \cpu_0|REG|RF~354_regout ;
wire \cpu_0|REG|RF~1067_combout ;
wire \cpu_0|REG|RF~1068_combout ;
wire \cpu_0|REG|RF~1069_combout ;
wire \cpu_0|REG|RD2[2]~48_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1440w[0]~0_combout ;
wire \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ;
wire \cpu_0|WD3[0]~3_combout ;
wire \cpu_0|WD3[0]~4_combout ;
wire \cpu_0|REG|RF~128_regout ;
wire \cpu_0|REG|RF~192_regout ;
wire \cpu_0|REG|RF~1042_combout ;
wire \cpu_0|REG|RF~1043_combout ;
wire \cpu_0|REG|RF~1046_combout ;
wire \cpu_0|REG|RF~288_regout ;
wire \cpu_0|REG|RF~256_regout ;
wire \cpu_0|REG|RF~1040_combout ;
wire \cpu_0|REG|RF~352_regout ;
wire \cpu_0|REG|RF~320feeder_combout ;
wire \cpu_0|REG|RF~320_regout ;
wire \cpu_0|REG|RF~1041_combout ;
wire \cpu_0|REG|RF~448_regout ;
wire \cpu_0|REG|RF~1047_combout ;
wire \cpu_0|REG|RF~480_regout ;
wire \cpu_0|REG|RF~1048_combout ;
wire \cpu_0|REG|RF~1049_combout ;
wire \cpu_0|REG|RD2[0]~46_combout ;
wire \gpio_0|reg_out|q[6]~feeder_combout ;
wire \pwm_0|r_Counter|q[1]~8 ;
wire \pwm_0|r_Counter|q[2]~9_combout ;
wire \pwm_0|r_Counter|q[2]~10 ;
wire \pwm_0|r_Counter|q[3]~11_combout ;
wire \pwm_0|r_Counter|q[3]~12 ;
wire \pwm_0|r_Counter|q[4]~14 ;
wire \pwm_0|r_Counter|q[5]~15_combout ;
wire \pwm_0|r_Counter|q[5]~16 ;
wire \pwm_0|r_Counter|q[6]~18 ;
wire \pwm_0|r_Counter|q[7]~19_combout ;
wire \pwm_0|r_Counter|q[6]~17_combout ;
wire \pwm_0|r_Counter|q[4]~13_combout ;
wire \pwm_0|LessThan0~1_cout ;
wire \pwm_0|LessThan0~3_cout ;
wire \pwm_0|LessThan0~5_cout ;
wire \pwm_0|LessThan0~7_cout ;
wire \pwm_0|LessThan0~9_cout ;
wire \pwm_0|LessThan0~11_cout ;
wire \pwm_0|LessThan0~13_cout ;
wire \pwm_0|LessThan0~14_combout ;
wire [2:0] \mem_0|mem_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \pwm_0|r_Compare|q ;
wire [15:0] \gpio_0|reg_out|q ;
wire [31:0] \cpu_0|pc_register|pc ;
wire [15:0] \gpio_0|reg_in|q ;
wire [15:0] \gpioInput~combout ;
wire [7:0] \pwm_0|r_Counter|q ;

wire [15:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \mem_0|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a129  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [1];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a130  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [2];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a131  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [3];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a132  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [4];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a133  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [5];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a134  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [6];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a135  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [7];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a136  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [8];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a137  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [9];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a138  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [10];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a139  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [11];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a140  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [12];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a141  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [13];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a142  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [14];
assign \mem_0|mem_rtl_0|auto_generated|ram_block1a143  = \mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [15];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a96~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a98~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a97~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a65~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a99~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a67~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a100~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a110~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a78~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a109~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a77~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a108~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a107~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a75~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a106~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a74~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a105~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a73~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a104~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a103~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a71~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a102~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a70~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a101~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a69~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a111~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \mem_0|mem_rtl_0|auto_generated|ram_block1a79~portbdataout  = \mem_0|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

// Location: M4K_X26_Y24
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[15]~61_combout ,\cpu_0|REG|RD2[14]~60_combout ,\cpu_0|REG|RD2[13]~59_combout ,\cpu_0|REG|RD2[12]~58_combout ,\cpu_0|REG|RD2[11]~57_combout ,\cpu_0|REG|RD2[10]~56_combout ,\cpu_0|REG|RD2[9]~55_combout ,\cpu_0|REG|RD2[8]~54_combout ,
\cpu_0|REG|RD2[7]~53_combout ,\cpu_0|REG|RD2[6]~52_combout ,\cpu_0|REG|RD2[5]~51_combout ,\cpu_0|REG|RD2[4]~50_combout ,\cpu_0|REG|RD2[3]~49_combout ,\cpu_0|REG|RD2[2]~48_combout ,\cpu_0|REG|RD2[1]~47_combout ,\cpu_0|REG|RD2[0]~46_combout }),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 16;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 16;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a128 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[2]~48_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[2]~48_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y18
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[2]~48_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a98 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[2]~48_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a66 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[3]~49_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[3]~49_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[3]~49_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a99 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[3]~49_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a67 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[4]~50_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a100 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[4]~50_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a68 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y11
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[14]~60_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y15
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[14]~60_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y12
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[14]~60_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a110 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y15
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[14]~60_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a78 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[13]~59_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y31
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[13]~59_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[13]~59_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a109 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y31
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[13]~59_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a77 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[11]~57_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a107 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[11]~57_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a75 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[10]~56_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y29
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[10]~56_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a106 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y31
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[10]~56_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a74 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[8]~54_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[7]~53_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y16
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[7]~53_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y13
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[7]~53_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a103 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y14
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[7]~53_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a71 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[6]~52_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[6]~52_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a102 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[6]~52_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a70 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y12
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[5]~51_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y14
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[5]~51_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y10
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[5]~51_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a101 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[5]~51_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a69 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[15]~61_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a111 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[15]~61_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a79 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X33_Y24_N15
cycloneii_lcell_ff \pwm_0|r_Compare|q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[4]~50_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_0|compWe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Compare|q [4]));

// Location: LCFF_X33_Y24_N19
cycloneii_lcell_ff \pwm_0|r_Compare|q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[2]~48_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_0|compWe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Compare|q [2]));

// Location: LCFF_X33_Y24_N29
cycloneii_lcell_ff \pwm_0|r_Compare|q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[1]~47_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_0|compWe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Compare|q [1]));

// Location: LCFF_X43_Y25_N17
cycloneii_lcell_ff \cpu_0|REG|RF~0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~0_regout ));

// Location: LCCOMB_X43_Y25_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1044 (
// Equation(s):
// \cpu_0|REG|RF~1044_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~32_regout ) # (\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~0_regout  & ((!\cpu_0|I_MEM|rom~2_combout ))))

	.dataa(\cpu_0|REG|RF~0_regout ),
	.datab(\cpu_0|REG|RF~32_regout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1044_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1044 .lut_mask = 16'hF0CA;
defparam \cpu_0|REG|RF~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1045 (
// Equation(s):
// \cpu_0|REG|RF~1045_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1044_combout  & ((\cpu_0|REG|RF~96_regout ))) # (!\cpu_0|REG|RF~1044_combout  & (\cpu_0|REG|RF~64_regout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1044_combout ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~64_regout ),
	.datac(\cpu_0|REG|RF~96_regout ),
	.datad(\cpu_0|REG|RF~1044_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1045_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1045 .lut_mask = 16'hF588;
defparam \cpu_0|REG|RF~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N5
cycloneii_lcell_ff \cpu_0|REG|RF~416 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~416feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~416_regout ));

// Location: LCFF_X36_Y22_N25
cycloneii_lcell_ff \cpu_0|REG|RF~384 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~384_regout ));

// Location: LCCOMB_X42_Y23_N16
cycloneii_lcell_comb \cpu_0|Control|Decoder0~2 (
// Equation(s):
// \cpu_0|Control|Decoder0~2_combout  = (\cpu_0|pc_register|pc [6] & (((!\pwm_0|r_Counter|q [0])))) # (!\cpu_0|pc_register|pc [6] & (\pwm_0|r_Counter|q [1] & (\cpu_0|pc_register|pc [4] $ (!\pwm_0|r_Counter|q [0]))))

	.dataa(\cpu_0|pc_register|pc [4]),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\pwm_0|r_Counter|q [0]),
	.datad(\pwm_0|r_Counter|q [1]),
	.cin(gnd),
	.combout(\cpu_0|Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Control|Decoder0~2 .lut_mask = 16'h2D0C;
defparam \cpu_0|Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N1
cycloneii_lcell_ff \cpu_0|REG|RF~194 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~194feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~194_regout ));

// Location: LCFF_X40_Y25_N11
cycloneii_lcell_ff \cpu_0|REG|RF~162 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~162_regout ));

// Location: LCFF_X42_Y24_N1
cycloneii_lcell_ff \cpu_0|REG|RF~130 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~130_regout ));

// Location: LCCOMB_X42_Y24_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1050 (
// Equation(s):
// \cpu_0|REG|RF~1050_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~162_regout ) # ((\cpu_0|I_MEM|rom~9_combout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (((!\cpu_0|I_MEM|rom~9_combout  & \cpu_0|REG|RF~130_regout ))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~162_regout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|REG|RF~130_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1050_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1050 .lut_mask = 16'hADA8;
defparam \cpu_0|REG|RF~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1051 (
// Equation(s):
// \cpu_0|REG|RF~1051_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1050_combout  & ((\cpu_0|REG|RF~226_regout ))) # (!\cpu_0|REG|RF~1050_combout  & (\cpu_0|REG|RF~194_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1050_combout ))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1050_combout ),
	.datac(\cpu_0|REG|RF~194_regout ),
	.datad(\cpu_0|REG|RF~226_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1051_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1051 .lut_mask = 16'hEC64;
defparam \cpu_0|REG|RF~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \cpu_0|I_MEM|rom~13 (
// Equation(s):
// \cpu_0|I_MEM|rom~13_combout  = \cpu_0|pc_register|pc [6] $ (((\pwm_0|r_Counter|q [1] & (\cpu_0|pc_register|pc [4] & \pwm_0|r_Counter|q [0]))))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\pwm_0|r_Counter|q [1]),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~13 .lut_mask = 16'h6AAA;
defparam \cpu_0|I_MEM|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneii_lcell_comb \cpu_0|I_MEM|rom~18 (
// Equation(s):
// \cpu_0|I_MEM|rom~18_combout  = (\cpu_0|pc_register|pc [4] & ((\cpu_0|pc_register|pc [5]) # ((\pwm_0|r_Counter|q [0]) # (!\pwm_0|r_Counter|q [1])))) # (!\cpu_0|pc_register|pc [4] & ((\pwm_0|r_Counter|q [1]) # ((\cpu_0|pc_register|pc [5] & 
// \pwm_0|r_Counter|q [0]))))

	.dataa(\cpu_0|pc_register|pc [4]),
	.datab(\cpu_0|pc_register|pc [5]),
	.datac(\pwm_0|r_Counter|q [0]),
	.datad(\pwm_0|r_Counter|q [1]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~18 .lut_mask = 16'hFDEA;
defparam \cpu_0|I_MEM|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1060 (
// Equation(s):
// \cpu_0|REG|RF~1060_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~290_regout ))) # (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~258_regout 
// ))))

	.dataa(\cpu_0|REG|RF~258_regout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~290_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1060_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1060 .lut_mask = 16'hF2C2;
defparam \cpu_0|REG|RF~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1061 (
// Equation(s):
// \cpu_0|REG|RF~1061_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~1060_combout  & ((\cpu_0|REG|RF~418_regout ))) # (!\cpu_0|REG|RF~1060_combout  & (\cpu_0|REG|RF~386_regout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~1060_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~386_regout ),
	.datac(\cpu_0|REG|RF~1060_combout ),
	.datad(\cpu_0|REG|RF~418_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1061_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1061 .lut_mask = 16'hF858;
defparam \cpu_0|REG|RF~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1062 (
// Equation(s):
// \cpu_0|REG|RF~1062_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~194_regout ) # ((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~66_regout  & !\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~194_regout ),
	.datab(\cpu_0|REG|RF~66_regout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1062_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1062 .lut_mask = 16'hF0AC;
defparam \cpu_0|REG|RF~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1064 (
// Equation(s):
// \cpu_0|REG|RF~1064_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~34_regout ) # (\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~2_regout  & ((!\cpu_0|I_MEM|rom~6_combout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~2_regout ),
	.datac(\cpu_0|REG|RF~34_regout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1064_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1064 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1065 (
// Equation(s):
// \cpu_0|REG|RF~1065_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~1064_combout  & (\cpu_0|REG|RF~162_regout )) # (!\cpu_0|REG|RF~1064_combout  & ((\cpu_0|REG|RF~130_regout ))))) # (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~1064_combout ))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~1064_combout ),
	.datac(\cpu_0|REG|RF~162_regout ),
	.datad(\cpu_0|REG|RF~130_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1065_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1065 .lut_mask = 16'hE6C4;
defparam \cpu_0|REG|RF~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneii_lcell_comb \cpu_0|srcB[2]~16 (
// Equation(s):
// \cpu_0|srcB[2]~16_combout  = (\cpu_0|srcB[2]~35_combout ) # ((\cpu_0|Control|WideOr9~0_combout  & (\cpu_0|Control|WideOr8~0_combout  & \cpu_0|REG|RF~1069_combout )))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|srcB[2]~35_combout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|REG|RF~1069_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[2]~16 .lut_mask = 16'hECCC;
defparam \cpu_0|srcB[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N7
cycloneii_lcell_ff \cpu_0|REG|RF~321 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~321_regout ));

// Location: LCFF_X35_Y22_N9
cycloneii_lcell_ff \cpu_0|REG|RF~65 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~65feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~65_regout ));

// Location: LCCOMB_X40_Y26_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1070 (
// Equation(s):
// \cpu_0|REG|RF~1070_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~321_regout ) # (\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~65_regout  & ((!\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~65_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~321_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1070_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1070 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N25
cycloneii_lcell_ff \cpu_0|REG|RF~449 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~449_regout ));

// Location: LCCOMB_X42_Y26_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1071 (
// Equation(s):
// \cpu_0|REG|RF~1071_combout  = (\cpu_0|REG|RF~1070_combout  & (((\cpu_0|REG|RF~449_regout ) # (!\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|REG|RF~1070_combout  & (\cpu_0|REG|RF~193_regout  & ((\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~1070_combout ),
	.datab(\cpu_0|REG|RF~193_regout ),
	.datac(\cpu_0|REG|RF~449_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1071_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1071 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N29
cycloneii_lcell_ff \cpu_0|REG|RF~161 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~161feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~161_regout ));

// Location: LCFF_X41_Y25_N9
cycloneii_lcell_ff \cpu_0|REG|RF~33 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~33_regout ));

// Location: LCCOMB_X41_Y25_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1072 (
// Equation(s):
// \cpu_0|REG|RF~1072_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~161_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~33_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~161_regout ),
	.datac(\cpu_0|REG|RF~33_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1072_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1072 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1073 (
// Equation(s):
// \cpu_0|REG|RF~1073_combout  = (\cpu_0|REG|RF~1072_combout  & (((\cpu_0|REG|RF~417_regout ) # (!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1072_combout  & (\cpu_0|REG|RF~289_regout  & (\cpu_0|I_MEM|rom~16_combout )))

	.dataa(\cpu_0|REG|RF~1072_combout ),
	.datab(\cpu_0|REG|RF~289_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~417_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1073_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1073 .lut_mask = 16'hEA4A;
defparam \cpu_0|REG|RF~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N9
cycloneii_lcell_ff \cpu_0|REG|RF~257 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~257_regout ));

// Location: LCFF_X42_Y22_N27
cycloneii_lcell_ff \cpu_0|REG|RF~1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~1_regout ));

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1074 (
// Equation(s):
// \cpu_0|REG|RF~1074_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~257_regout ) # (\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~1_regout  & ((!\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~1_regout ),
	.datac(\cpu_0|REG|RF~257_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1074_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1074 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N11
cycloneii_lcell_ff \cpu_0|REG|RF~385 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~385_regout ));

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1075 (
// Equation(s):
// \cpu_0|REG|RF~1075_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1074_combout  & (\cpu_0|REG|RF~385_regout )) # (!\cpu_0|REG|RF~1074_combout  & ((\cpu_0|REG|RF~129_regout ))))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1074_combout 
// ))))

	.dataa(\cpu_0|REG|RF~385_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~129_regout ),
	.datad(\cpu_0|REG|RF~1074_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1075_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1075 .lut_mask = 16'hBBC0;
defparam \cpu_0|REG|RF~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1076 (
// Equation(s):
// \cpu_0|REG|RF~1076_combout  = (\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|I_MEM|rom~9_combout ) # (\cpu_0|REG|RF~1073_combout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~1075_combout  & (!\cpu_0|I_MEM|rom~9_combout )))

	.dataa(\cpu_0|REG|RF~1075_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|REG|RF~1073_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1076_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1076 .lut_mask = 16'hCEC2;
defparam \cpu_0|REG|RF~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N3
cycloneii_lcell_ff \cpu_0|REG|RF~225 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~225_regout ));

// Location: LCFF_X40_Y24_N21
cycloneii_lcell_ff \cpu_0|REG|RF~97 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~97_regout ));

// Location: LCCOMB_X40_Y24_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1077 (
// Equation(s):
// \cpu_0|REG|RF~1077_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~225_regout ))) # (!\cpu_0|I_MEM|rom~14_combout  & 
// (\cpu_0|REG|RF~97_regout ))))

	.dataa(\cpu_0|REG|RF~97_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|REG|RF~225_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1077_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1077 .lut_mask = 16'hF2C2;
defparam \cpu_0|REG|RF~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N13
cycloneii_lcell_ff \cpu_0|REG|RF~481 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~481_regout ));

// Location: LCCOMB_X43_Y26_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1078 (
// Equation(s):
// \cpu_0|REG|RF~1078_combout  = (\cpu_0|REG|RF~1077_combout  & ((\cpu_0|REG|RF~481_regout ) # ((!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1077_combout  & (((\cpu_0|I_MEM|rom~16_combout  & \cpu_0|REG|RF~353_regout ))))

	.dataa(\cpu_0|REG|RF~1077_combout ),
	.datab(\cpu_0|REG|RF~481_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~353_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1078_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1078 .lut_mask = 16'hDA8A;
defparam \cpu_0|REG|RF~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1079 (
// Equation(s):
// \cpu_0|REG|RF~1079_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1076_combout  & (\cpu_0|REG|RF~1078_combout )) # (!\cpu_0|REG|RF~1076_combout  & ((\cpu_0|REG|RF~1071_combout ))))) # (!\cpu_0|I_MEM|rom~9_combout  & 
// (((\cpu_0|REG|RF~1076_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1078_combout ),
	.datac(\cpu_0|REG|RF~1071_combout ),
	.datad(\cpu_0|REG|RF~1076_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1079_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1079 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneii_lcell_comb \cpu_0|REG|RD1[1]~1 (
// Equation(s):
// \cpu_0|REG|RD1[1]~1_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1079_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|Equal0~0_combout ),
	.datad(\cpu_0|REG|RF~1079_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[1]~1 .lut_mask = 16'h0F00;
defparam \cpu_0|REG|RD1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1080 (
// Equation(s):
// \cpu_0|REG|RF~1080_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~6_combout ) # ((\cpu_0|REG|RF~321_regout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~257_regout )))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~257_regout ),
	.datad(\cpu_0|REG|RF~321_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1080_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1080 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1081 (
// Equation(s):
// \cpu_0|REG|RF~1081_combout  = (\cpu_0|REG|RF~1080_combout  & ((\cpu_0|REG|RF~449_regout ) # ((!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1080_combout  & (((\cpu_0|I_MEM|rom~6_combout  & \cpu_0|REG|RF~385_regout ))))

	.dataa(\cpu_0|REG|RF~449_regout ),
	.datab(\cpu_0|REG|RF~1080_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~385_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1081_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1081 .lut_mask = 16'hBC8C;
defparam \cpu_0|REG|RF~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1082 (
// Equation(s):
// \cpu_0|REG|RF~1082_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~97_regout )) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~33_regout )))))

	.dataa(\cpu_0|REG|RF~97_regout ),
	.datab(\cpu_0|REG|RF~33_regout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1082_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1082 .lut_mask = 16'hFA0C;
defparam \cpu_0|REG|RF~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1083 (
// Equation(s):
// \cpu_0|REG|RF~1083_combout  = (\cpu_0|REG|RF~1082_combout  & ((\cpu_0|REG|RF~225_regout ) # ((!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1082_combout  & (((\cpu_0|I_MEM|rom~6_combout  & \cpu_0|REG|RF~161_regout ))))

	.dataa(\cpu_0|REG|RF~225_regout ),
	.datab(\cpu_0|REG|RF~1082_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~161_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1083_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1083 .lut_mask = 16'hBC8C;
defparam \cpu_0|REG|RF~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1084 (
// Equation(s):
// \cpu_0|REG|RF~1084_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~65_regout )) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1_regout )))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~65_regout ),
	.datac(\cpu_0|REG|RF~1_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1084_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1084 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1092 (
// Equation(s):
// \cpu_0|REG|RF~1092_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~192_regout ) # (\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~128_regout  & ((!\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~128_regout ),
	.datac(\cpu_0|REG|RF~192_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1092_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1092 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1093 (
// Equation(s):
// \cpu_0|REG|RF~1093_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout ) # ((\cpu_0|REG|RF~448_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~384_regout )))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~384_regout ),
	.datad(\cpu_0|REG|RF~448_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1093_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1093 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneii_lcell_comb \cpu_0|REG|RD1[0]~4 (
// Equation(s):
// \cpu_0|REG|RD1[0]~4_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~480_regout ) # (!\cpu_0|REG|RF~1093_combout ))) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1093_combout )))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~480_regout ),
	.datac(\cpu_0|REG|RF~1093_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[0]~4 .lut_mask = 16'hDADA;
defparam \cpu_0|REG|RD1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1094 (
// Equation(s):
// \cpu_0|REG|RF~1094_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~288_regout )) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~256_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~288_regout ),
	.datac(\cpu_0|REG|RF~256_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1094_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1094 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneii_lcell_comb \cpu_0|REG|RD1[0]~5 (
// Equation(s):
// \cpu_0|REG|RD1[0]~5_combout  = (\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~416_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~320_regout )))

	.dataa(vcc),
	.datab(\cpu_0|REG|RF~416_regout ),
	.datac(\cpu_0|REG|RF~320_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[0]~5 .lut_mask = 16'hCCF0;
defparam \cpu_0|REG|RD1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneii_lcell_comb \cpu_0|REG|RD1[0]~6 (
// Equation(s):
// \cpu_0|REG|RD1[0]~6_combout  = (\cpu_0|REG|RF~1094_combout  & ((\cpu_0|REG|RF~352_regout ) # ((!\cpu_0|I_MEM|rom~9_combout )))) # (!\cpu_0|REG|RF~1094_combout  & (((\cpu_0|I_MEM|rom~9_combout  & \cpu_0|REG|RD1[0]~5_combout ))))

	.dataa(\cpu_0|REG|RF~352_regout ),
	.datab(\cpu_0|REG|RF~1094_combout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|REG|RD1[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[0]~6 .lut_mask = 16'hBC8C;
defparam \cpu_0|REG|RD1[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneii_lcell_comb \cpu_0|REG|RD1[0]~7 (
// Equation(s):
// \cpu_0|REG|RD1[0]~7_combout  = (\cpu_0|REG|RF~1093_combout ) # ((\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~416_regout ))) # (!\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~320_regout )))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|REG|RF~320_regout ),
	.datac(\cpu_0|REG|RF~1093_combout ),
	.datad(\cpu_0|REG|RF~416_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[0]~7 .lut_mask = 16'hFEF4;
defparam \cpu_0|REG|RD1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \cpu_0|REG|RD1[0]~8 (
// Equation(s):
// \cpu_0|REG|RD1[0]~8_combout  = (\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RD1[0]~7_combout  & (\cpu_0|REG|RD1[0]~4_combout ))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RD1[0]~6_combout ))))

	.dataa(\cpu_0|REG|RD1[0]~7_combout ),
	.datab(\cpu_0|REG|RD1[0]~4_combout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|REG|RD1[0]~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[0]~8 .lut_mask = 16'h8F80;
defparam \cpu_0|REG|RD1[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneii_lcell_comb \cpu_0|srcB[0]~19 (
// Equation(s):
// \cpu_0|srcB[0]~19_combout  = (\cpu_0|srcB[4]~39_combout ) # ((\cpu_0|Control|WideOr9~0_combout  & (\cpu_0|Control|WideOr8~0_combout  & \cpu_0|REG|RF~1049_combout )))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1049_combout ),
	.datad(\cpu_0|srcB[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[0]~19 .lut_mask = 16'hFF80;
defparam \cpu_0|srcB[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N1
cycloneii_lcell_ff \cpu_0|REG|RF~163 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~163feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~163_regout ));

// Location: LCFF_X41_Y25_N3
cycloneii_lcell_ff \cpu_0|REG|RF~291 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~291feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~291_regout ));

// Location: LCCOMB_X41_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1095 (
// Equation(s):
// \cpu_0|REG|RF~1095_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~291_regout ))) # (!\cpu_0|I_MEM|rom~16_combout  & 
// (\cpu_0|REG|RF~35_regout ))))

	.dataa(\cpu_0|REG|RF~35_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~291_regout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1095_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1095 .lut_mask = 16'hFC22;
defparam \cpu_0|REG|RF~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1096 (
// Equation(s):
// \cpu_0|REG|RF~1096_combout  = (\cpu_0|REG|RF~1095_combout  & (((\cpu_0|REG|RF~419_regout ) # (!\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|REG|RF~1095_combout  & (\cpu_0|REG|RF~163_regout  & (\cpu_0|I_MEM|rom~14_combout )))

	.dataa(\cpu_0|REG|RF~163_regout ),
	.datab(\cpu_0|REG|RF~1095_combout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|REG|RF~419_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1096_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1096 .lut_mask = 16'hEC2C;
defparam \cpu_0|REG|RF~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1097 (
// Equation(s):
// \cpu_0|REG|RF~1097_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~195_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~67_regout 
// )))))

	.dataa(\cpu_0|REG|RF~195_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~67_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1097_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1097 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1098 (
// Equation(s):
// \cpu_0|REG|RF~1098_combout  = (\cpu_0|REG|RF~1097_combout  & (((\cpu_0|REG|RF~451_regout )) # (!\cpu_0|I_MEM|rom~16_combout ))) # (!\cpu_0|REG|RF~1097_combout  & (\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~323_regout )))

	.dataa(\cpu_0|REG|RF~1097_combout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~323_regout ),
	.datad(\cpu_0|REG|RF~451_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1098_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1098 .lut_mask = 16'hEA62;
defparam \cpu_0|REG|RF~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N3
cycloneii_lcell_ff \cpu_0|REG|RF~259 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~259_regout ));

// Location: LCFF_X38_Y22_N23
cycloneii_lcell_ff \cpu_0|REG|RF~131 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~131_regout ));

// Location: LCCOMB_X42_Y22_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1099 (
// Equation(s):
// \cpu_0|REG|RF~1099_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~131_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~3_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~131_regout ),
	.datac(\cpu_0|REG|RF~3_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1099_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1099 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1100 (
// Equation(s):
// \cpu_0|REG|RF~1100_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1099_combout  & (\cpu_0|REG|RF~387_regout )) # (!\cpu_0|REG|RF~1099_combout  & ((\cpu_0|REG|RF~259_regout ))))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~1099_combout 
// ))))

	.dataa(\cpu_0|REG|RF~387_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~259_regout ),
	.datad(\cpu_0|REG|RF~1099_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1100 .lut_mask = 16'hBBC0;
defparam \cpu_0|REG|RF~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1101 (
// Equation(s):
// \cpu_0|REG|RF~1101_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1098_combout ) # (\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1100_combout  & ((!\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1100_combout ),
	.datac(\cpu_0|REG|RF~1098_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1101 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N3
cycloneii_lcell_ff \cpu_0|REG|RF~99 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~99_regout ));

// Location: LCCOMB_X43_Y26_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1102 (
// Equation(s):
// \cpu_0|REG|RF~1102_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~355_regout ) # ((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~99_regout  & !\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~355_regout ),
	.datab(\cpu_0|REG|RF~99_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1102 .lut_mask = 16'hF0AC;
defparam \cpu_0|REG|RF~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N13
cycloneii_lcell_ff \cpu_0|REG|RF~483 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~483_regout ));

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1103 (
// Equation(s):
// \cpu_0|REG|RF~1103_combout  = (\cpu_0|REG|RF~1102_combout  & (((\cpu_0|REG|RF~483_regout ) # (!\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|REG|RF~1102_combout  & (\cpu_0|REG|RF~227_regout  & ((\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~1102_combout ),
	.datab(\cpu_0|REG|RF~227_regout ),
	.datac(\cpu_0|REG|RF~483_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1103 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1104 (
// Equation(s):
// \cpu_0|REG|RF~1104_combout  = (\cpu_0|REG|RF~1101_combout  & (((\cpu_0|REG|RF~1103_combout ) # (!\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|REG|RF~1101_combout  & (\cpu_0|REG|RF~1096_combout  & ((\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|REG|RF~1096_combout ),
	.datab(\cpu_0|REG|RF~1103_combout ),
	.datac(\cpu_0|REG|RF~1101_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1104 .lut_mask = 16'hCAF0;
defparam \cpu_0|REG|RF~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneii_lcell_comb \cpu_0|REG|RD1[3]~10 (
// Equation(s):
// \cpu_0|REG|RD1[3]~10_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1104_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|Equal0~0_combout ),
	.datad(\cpu_0|REG|RF~1104_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[3]~10 .lut_mask = 16'h0F00;
defparam \cpu_0|REG|RD1[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1105 (
// Equation(s):
// \cpu_0|REG|RF~1105_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~291_regout )) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~259_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~291_regout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~259_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1105 .lut_mask = 16'hE5E0;
defparam \cpu_0|REG|RF~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1107 (
// Equation(s):
// \cpu_0|REG|RF~1107_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~163_regout ))) # (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~131_regout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~131_regout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~163_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1107 .lut_mask = 16'hF4A4;
defparam \cpu_0|REG|RF~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N1
cycloneii_lcell_ff \cpu_0|REG|RF~324 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~324feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~324_regout ));

// Location: LCCOMB_X41_Y26_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1115 (
// Equation(s):
// \cpu_0|REG|RF~1115_combout  = (\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|I_MEM|rom~12_combout )) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~292_regout ))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~260_regout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~260_regout ),
	.datad(\cpu_0|REG|RF~292_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1115 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N5
cycloneii_lcell_ff \cpu_0|REG|RF~356 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~356_regout ));

// Location: LCCOMB_X41_Y26_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1116 (
// Equation(s):
// \cpu_0|REG|RF~1116_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1115_combout  & ((\cpu_0|REG|RF~356_regout ))) # (!\cpu_0|REG|RF~1115_combout  & (\cpu_0|REG|RF~324_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1115_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~324_regout ),
	.datac(\cpu_0|REG|RF~356_regout ),
	.datad(\cpu_0|REG|RF~1115_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1116 .lut_mask = 16'hF588;
defparam \cpu_0|REG|RF~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N25
cycloneii_lcell_ff \cpu_0|REG|RF~164 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~164feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~164_regout ));

// Location: LCFF_X42_Y22_N17
cycloneii_lcell_ff \cpu_0|REG|RF~132 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~132_regout ));

// Location: LCCOMB_X42_Y22_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1117 (
// Equation(s):
// \cpu_0|REG|RF~1117_combout  = (\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|I_MEM|rom~9_combout )))) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~196_regout )) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~132_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~196_regout ),
	.datac(\cpu_0|REG|RF~132_regout ),
	.datad(\cpu_0|I_MEM|rom~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1117 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1118 (
// Equation(s):
// \cpu_0|REG|RF~1118_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1117_combout  & ((\cpu_0|REG|RF~228_regout ))) # (!\cpu_0|REG|RF~1117_combout  & (\cpu_0|REG|RF~164_regout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1117_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~164_regout ),
	.datac(\cpu_0|REG|RF~228_regout ),
	.datad(\cpu_0|REG|RF~1117_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1118 .lut_mask = 16'hF588;
defparam \cpu_0|REG|RF~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N23
cycloneii_lcell_ff \cpu_0|REG|RF~4 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~4_regout ));

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1119 (
// Equation(s):
// \cpu_0|REG|RF~1119_combout  = (\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|I_MEM|rom~12_combout )) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~36_regout ))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~4_regout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~4_regout ),
	.datad(\cpu_0|REG|RF~36_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1119 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1120 (
// Equation(s):
// \cpu_0|REG|RF~1120_combout  = (\cpu_0|REG|RF~1119_combout  & (((\cpu_0|REG|RF~100_regout ) # (!\cpu_0|I_MEM|rom~9_combout )))) # (!\cpu_0|REG|RF~1119_combout  & (\cpu_0|REG|RF~68_regout  & ((\cpu_0|I_MEM|rom~9_combout ))))

	.dataa(\cpu_0|REG|RF~1119_combout ),
	.datab(\cpu_0|REG|RF~68_regout ),
	.datac(\cpu_0|REG|RF~100_regout ),
	.datad(\cpu_0|I_MEM|rom~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1120 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1121 (
// Equation(s):
// \cpu_0|REG|RF~1121_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout ) # (\cpu_0|REG|RF~1118_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~1120_combout  & (!\cpu_0|I_MEM|rom~16_combout )))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|REG|RF~1120_combout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~1118_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1121 .lut_mask = 16'hAEA4;
defparam \cpu_0|REG|RF~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1122 (
// Equation(s):
// \cpu_0|REG|RF~1122_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout ) # ((\cpu_0|REG|RF~452_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~388_regout )))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~388_regout ),
	.datad(\cpu_0|REG|RF~452_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1122 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1123 (
// Equation(s):
// \cpu_0|REG|RF~1123_combout  = (\cpu_0|REG|RF~1122_combout  & ((\cpu_0|REG|RF~484_regout ) # ((!\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|REG|RF~1122_combout  & (((\cpu_0|REG|RF~420_regout  & \cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|REG|RF~484_regout ),
	.datab(\cpu_0|REG|RF~420_regout ),
	.datac(\cpu_0|REG|RF~1122_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1123 .lut_mask = 16'hACF0;
defparam \cpu_0|REG|RF~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1124 (
// Equation(s):
// \cpu_0|REG|RF~1124_combout  = (\cpu_0|REG|RF~1121_combout  & (((\cpu_0|REG|RF~1123_combout ) # (!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1121_combout  & (\cpu_0|REG|RF~1116_combout  & (\cpu_0|I_MEM|rom~16_combout )))

	.dataa(\cpu_0|REG|RF~1116_combout ),
	.datab(\cpu_0|REG|RF~1121_combout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~1123_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1124 .lut_mask = 16'hEC2C;
defparam \cpu_0|REG|RF~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \cpu_0|REG|RD1[4]~11 (
// Equation(s):
// \cpu_0|REG|RD1[4]~11_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1124_combout )

	.dataa(vcc),
	.datab(\cpu_0|REG|Equal0~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|REG|RF~1124_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[4]~11 .lut_mask = 16'h3300;
defparam \cpu_0|REG|RD1[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1129 (
// Equation(s):
// \cpu_0|REG|RF~1129_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~132_regout ) # (\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~4_regout  & ((!\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~4_regout ),
	.datac(\cpu_0|REG|RF~132_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1129 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N9
cycloneii_lcell_ff \cpu_0|REG|RF~206 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~206feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~206_regout ));

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \cpu_0|REG|RF~174 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~174_regout ));

// Location: LCFF_X42_Y22_N11
cycloneii_lcell_ff \cpu_0|REG|RF~142 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~142_regout ));

// Location: LCCOMB_X42_Y22_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1135 (
// Equation(s):
// \cpu_0|REG|RF~1135_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~174_regout ) # ((\cpu_0|I_MEM|rom~9_combout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~142_regout  & !\cpu_0|I_MEM|rom~9_combout ))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~174_regout ),
	.datac(\cpu_0|REG|RF~142_regout ),
	.datad(\cpu_0|I_MEM|rom~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1135 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N15
cycloneii_lcell_ff \cpu_0|REG|RF~238 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~238_regout ));

// Location: LCCOMB_X40_Y24_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1136 (
// Equation(s):
// \cpu_0|REG|RF~1136_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1135_combout  & ((\cpu_0|REG|RF~238_regout ))) # (!\cpu_0|REG|RF~1135_combout  & (\cpu_0|REG|RF~206_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1135_combout 
// ))))

	.dataa(\cpu_0|REG|RF~206_regout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|REG|RF~238_regout ),
	.datad(\cpu_0|REG|RF~1135_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1136 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N7
cycloneii_lcell_ff \cpu_0|REG|RF~78 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~78_regout ));

// Location: LCFF_X42_Y22_N5
cycloneii_lcell_ff \cpu_0|REG|RF~14 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~14_regout ));

// Location: LCCOMB_X35_Y22_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1139 (
// Equation(s):
// \cpu_0|REG|RF~1139_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~78_regout ) # (\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~14_regout  & ((!\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~14_regout ),
	.datac(\cpu_0|REG|RF~78_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1139 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N29
cycloneii_lcell_ff \cpu_0|REG|RF~110 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~110_regout ));

// Location: LCCOMB_X36_Y23_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1140 (
// Equation(s):
// \cpu_0|REG|RF~1140_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1139_combout  & (\cpu_0|REG|RF~110_regout )) # (!\cpu_0|REG|RF~1139_combout  & ((\cpu_0|REG|RF~46_regout ))))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1139_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~110_regout ),
	.datac(\cpu_0|REG|RF~46_regout ),
	.datad(\cpu_0|REG|RF~1139_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1140 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N19
cycloneii_lcell_ff \cpu_0|REG|RF~398 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~398_regout ));

// Location: LCCOMB_X37_Y26_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1147 (
// Equation(s):
// \cpu_0|REG|RF~1147_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~334_regout )) # (!\cpu_0|Control|WideOr8~0_combout  & 
// ((\cpu_0|REG|RF~78_regout )))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~334_regout ),
	.datac(\cpu_0|REG|RF~78_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1147 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1148 (
// Equation(s):
// \cpu_0|REG|RF~1148_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~1147_combout  & (\cpu_0|REG|RF~462_regout )) # (!\cpu_0|REG|RF~1147_combout  & ((\cpu_0|REG|RF~206_regout ))))) # (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~1147_combout ))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~1147_combout ),
	.datac(\cpu_0|REG|RF~462_regout ),
	.datad(\cpu_0|REG|RF~206_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1148 .lut_mask = 16'hE6C4;
defparam \cpu_0|REG|RF~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1149 (
// Equation(s):
// \cpu_0|REG|RF~1149_combout  = (\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|Control|WideOr8~0_combout )) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~270_regout ))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (\cpu_0|REG|RF~14_regout ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~14_regout ),
	.datad(\cpu_0|REG|RF~270_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1149 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1150 (
// Equation(s):
// \cpu_0|REG|RF~1150_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~1149_combout  & ((\cpu_0|REG|RF~398_regout ))) # (!\cpu_0|REG|RF~1149_combout  & (\cpu_0|REG|RF~142_regout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~1149_combout 
// ))))

	.dataa(\cpu_0|REG|RF~142_regout ),
	.datab(\cpu_0|REG|RF~398_regout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~1149_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1150 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1151 (
// Equation(s):
// \cpu_0|REG|RF~1151_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1148_combout ))) # (!\cpu_0|I_MEM|rom~2_combout  & 
// (\cpu_0|REG|RF~1150_combout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~1150_combout ),
	.datac(\cpu_0|REG|RF~1148_combout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1151 .lut_mask = 16'hFA44;
defparam \cpu_0|REG|RF~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1152 (
// Equation(s):
// \cpu_0|REG|RF~1152_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~238_regout ))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (\cpu_0|REG|RF~110_regout ))))

	.dataa(\cpu_0|REG|RF~110_regout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~238_regout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1152 .lut_mask = 16'hFC22;
defparam \cpu_0|REG|RF~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneii_lcell_comb \cpu_0|srcB[14]~24 (
// Equation(s):
// \cpu_0|srcB[14]~24_combout  = (\cpu_0|srcB[14]~36_combout ) # ((\cpu_0|Control|WideOr9~0_combout  & (\cpu_0|REG|RF~1154_combout  & \cpu_0|Control|WideOr8~0_combout )))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|REG|RF~1154_combout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|srcB[14]~36_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[14]~24 .lut_mask = 16'hFF80;
defparam \cpu_0|srcB[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N15
cycloneii_lcell_ff \cpu_0|REG|RF~205 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~205_regout ));

// Location: LCFF_X40_Y26_N27
cycloneii_lcell_ff \cpu_0|REG|RF~333 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~333_regout ));

// Location: LCFF_X35_Y22_N1
cycloneii_lcell_ff \cpu_0|REG|RF~77 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~77_regout ));

// Location: LCCOMB_X40_Y26_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1155 (
// Equation(s):
// \cpu_0|REG|RF~1155_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~333_regout ) # (\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~77_regout  & ((!\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~77_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~333_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1155 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1156 (
// Equation(s):
// \cpu_0|REG|RF~1156_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1155_combout  & ((\cpu_0|REG|RF~461_regout ))) # (!\cpu_0|REG|RF~1155_combout  & (\cpu_0|REG|RF~205_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1155_combout 
// ))))

	.dataa(\cpu_0|REG|RF~205_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~461_regout ),
	.datad(\cpu_0|REG|RF~1155_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1156 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N19
cycloneii_lcell_ff \cpu_0|REG|RF~173 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~173feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~173_regout ));

// Location: LCFF_X36_Y23_N13
cycloneii_lcell_ff \cpu_0|REG|RF~45 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~45feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~45_regout ));

// Location: LCCOMB_X40_Y25_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1157 (
// Equation(s):
// \cpu_0|REG|RF~1157_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout ) # ((\cpu_0|REG|RF~173_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (!\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~45_regout )))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~45_regout ),
	.datad(\cpu_0|REG|RF~173_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1157 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1158 (
// Equation(s):
// \cpu_0|REG|RF~1158_combout  = (\cpu_0|REG|RF~1157_combout  & ((\cpu_0|REG|RF~429_regout ) # ((!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1157_combout  & (((\cpu_0|REG|RF~301_regout  & \cpu_0|I_MEM|rom~16_combout ))))

	.dataa(\cpu_0|REG|RF~1157_combout ),
	.datab(\cpu_0|REG|RF~429_regout ),
	.datac(\cpu_0|REG|RF~301_regout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1158 .lut_mask = 16'hD8AA;
defparam \cpu_0|REG|RF~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N7
cycloneii_lcell_ff \cpu_0|REG|RF~141 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~141feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~141_regout ));

// Location: LCFF_X38_Y23_N1
cycloneii_lcell_ff \cpu_0|REG|RF~269 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~269_regout ));

// Location: LCFF_X36_Y22_N11
cycloneii_lcell_ff \cpu_0|REG|RF~13 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~13_regout ));

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1159 (
// Equation(s):
// \cpu_0|REG|RF~1159_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~269_regout ) # ((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~13_regout  & !\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~269_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~13_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1159 .lut_mask = 16'hCCB8;
defparam \cpu_0|REG|RF~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N5
cycloneii_lcell_ff \cpu_0|REG|RF~397 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~397_regout ));

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1160 (
// Equation(s):
// \cpu_0|REG|RF~1160_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1159_combout  & ((\cpu_0|REG|RF~397_regout ))) # (!\cpu_0|REG|RF~1159_combout  & (\cpu_0|REG|RF~141_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1159_combout 
// ))))

	.dataa(\cpu_0|REG|RF~141_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~397_regout ),
	.datad(\cpu_0|REG|RF~1159_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1160 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1161 (
// Equation(s):
// \cpu_0|REG|RF~1161_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1158_combout ))) # (!\cpu_0|I_MEM|rom~12_combout  & 
// (\cpu_0|REG|RF~1160_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1160_combout ),
	.datac(\cpu_0|REG|RF~1158_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1161 .lut_mask = 16'hFA44;
defparam \cpu_0|REG|RF~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N17
cycloneii_lcell_ff \cpu_0|REG|RF~237 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~237_regout ));

// Location: LCFF_X40_Y24_N19
cycloneii_lcell_ff \cpu_0|REG|RF~109 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~109_regout ));

// Location: LCCOMB_X40_Y24_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1162 (
// Equation(s):
// \cpu_0|REG|RF~1162_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~237_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & 
// ((\cpu_0|REG|RF~109_regout )))))

	.dataa(\cpu_0|REG|RF~237_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~109_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1162 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1163 (
// Equation(s):
// \cpu_0|REG|RF~1163_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1162_combout  & (\cpu_0|REG|RF~493_regout )) # (!\cpu_0|REG|RF~1162_combout  & ((\cpu_0|REG|RF~365_regout ))))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~1162_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~493_regout ),
	.datac(\cpu_0|REG|RF~365_regout ),
	.datad(\cpu_0|REG|RF~1162_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1163 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1164 (
// Equation(s):
// \cpu_0|REG|RF~1164_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1161_combout  & (\cpu_0|REG|RF~1163_combout )) # (!\cpu_0|REG|RF~1161_combout  & ((\cpu_0|REG|RF~1156_combout ))))) # (!\cpu_0|I_MEM|rom~9_combout  & 
// (((\cpu_0|REG|RF~1161_combout ))))

	.dataa(\cpu_0|REG|RF~1163_combout ),
	.datab(\cpu_0|REG|RF~1156_combout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|REG|RF~1161_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1164 .lut_mask = 16'hAFC0;
defparam \cpu_0|REG|RF~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \cpu_0|REG|RD1[13]~13 (
// Equation(s):
// \cpu_0|REG|RD1[13]~13_combout  = (\cpu_0|REG|RF~1164_combout  & !\cpu_0|REG|Equal0~0_combout )

	.dataa(vcc),
	.datab(\cpu_0|REG|RF~1164_combout ),
	.datac(\cpu_0|REG|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[13]~13 .lut_mask = 16'h0C0C;
defparam \cpu_0|REG|RD1[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1165 (
// Equation(s):
// \cpu_0|REG|RF~1165_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~333_regout ) # ((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~269_regout  & !\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~333_regout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~269_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1165 .lut_mask = 16'hCCB8;
defparam \cpu_0|REG|RF~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1167 (
// Equation(s):
// \cpu_0|REG|RF~1167_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|I_MEM|rom~2_combout ) # (\cpu_0|REG|RF~173_regout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~141_regout  & (!\cpu_0|I_MEM|rom~2_combout )))

	.dataa(\cpu_0|REG|RF~141_regout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|REG|RF~173_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1167 .lut_mask = 16'hCEC2;
defparam \cpu_0|REG|RF~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1168 (
// Equation(s):
// \cpu_0|REG|RF~1168_combout  = (\cpu_0|REG|RF~1167_combout  & (((\cpu_0|REG|RF~237_regout ) # (!\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|REG|RF~1167_combout  & (\cpu_0|REG|RF~205_regout  & ((\cpu_0|I_MEM|rom~2_combout ))))

	.dataa(\cpu_0|REG|RF~1167_combout ),
	.datab(\cpu_0|REG|RF~205_regout ),
	.datac(\cpu_0|REG|RF~237_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1168 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1169 (
// Equation(s):
// \cpu_0|REG|RF~1169_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~77_regout ) # (\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~13_regout  & ((!\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~13_regout ),
	.datac(\cpu_0|REG|RF~77_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1169 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1170 (
// Equation(s):
// \cpu_0|REG|RF~1170_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1169_combout  & (\cpu_0|REG|RF~109_regout )) # (!\cpu_0|REG|RF~1169_combout  & ((\cpu_0|REG|RF~45_regout ))))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~1169_combout 
// ))))

	.dataa(\cpu_0|REG|RF~109_regout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~45_regout ),
	.datad(\cpu_0|REG|RF~1169_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1170 .lut_mask = 16'hBBC0;
defparam \cpu_0|REG|RF~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1171 (
// Equation(s):
// \cpu_0|REG|RF~1171_combout  = (\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|I_MEM|rom~6_combout )) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~1168_combout )) # (!\cpu_0|I_MEM|rom~6_combout  & 
// ((\cpu_0|REG|RF~1170_combout )))))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~1168_combout ),
	.datad(\cpu_0|REG|RF~1170_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1171 .lut_mask = 16'hD9C8;
defparam \cpu_0|REG|RF~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N25
cycloneii_lcell_ff \cpu_0|REG|RF~332 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|WD3[12]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~332_regout ));

// Location: LCFF_X41_Y25_N31
cycloneii_lcell_ff \cpu_0|REG|RF~300 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~300_regout ));

// Location: LCFF_X41_Y26_N9
cycloneii_lcell_ff \cpu_0|REG|RF~268 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~268_regout ));

// Location: LCCOMB_X41_Y26_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1175 (
// Equation(s):
// \cpu_0|REG|RF~1175_combout  = (\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|I_MEM|rom~12_combout )) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~300_regout ))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~268_regout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~268_regout ),
	.datad(\cpu_0|REG|RF~300_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1175 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N3
cycloneii_lcell_ff \cpu_0|REG|RF~364 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~364_regout ));

// Location: LCCOMB_X41_Y26_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1176 (
// Equation(s):
// \cpu_0|REG|RF~1176_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1175_combout  & ((\cpu_0|REG|RF~364_regout ))) # (!\cpu_0|REG|RF~1175_combout  & (\cpu_0|REG|RF~332_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1175_combout ))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1175_combout ),
	.datac(\cpu_0|REG|RF~332_regout ),
	.datad(\cpu_0|REG|RF~364_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1176 .lut_mask = 16'hEC64;
defparam \cpu_0|REG|RF~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N17
cycloneii_lcell_ff \cpu_0|REG|RF~172 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~172_regout ));

// Location: LCFF_X36_Y25_N27
cycloneii_lcell_ff \cpu_0|REG|RF~204 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~204_regout ));

// Location: LCFF_X42_Y22_N15
cycloneii_lcell_ff \cpu_0|REG|RF~140 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~140_regout ));

// Location: LCCOMB_X42_Y22_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1177 (
// Equation(s):
// \cpu_0|REG|RF~1177_combout  = (\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|I_MEM|rom~9_combout )) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~204_regout ))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~140_regout ))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|REG|RF~140_regout ),
	.datad(\cpu_0|REG|RF~204_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1177 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N23
cycloneii_lcell_ff \cpu_0|REG|RF~236 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~236feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~236_regout ));

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1178 (
// Equation(s):
// \cpu_0|REG|RF~1178_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1177_combout  & ((\cpu_0|REG|RF~236_regout ))) # (!\cpu_0|REG|RF~1177_combout  & (\cpu_0|REG|RF~172_regout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1177_combout 
// ))))

	.dataa(\cpu_0|REG|RF~172_regout ),
	.datab(\cpu_0|REG|RF~236_regout ),
	.datac(\cpu_0|I_MEM|rom~12_combout ),
	.datad(\cpu_0|REG|RF~1177_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1178 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N17
cycloneii_lcell_ff \cpu_0|REG|RF~44 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~44_regout ));

// Location: LCFF_X37_Y23_N3
cycloneii_lcell_ff \cpu_0|REG|RF~460 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~460feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~460_regout ));

// Location: LCFF_X36_Y22_N15
cycloneii_lcell_ff \cpu_0|REG|RF~396 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~396_regout ));

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1182 (
// Equation(s):
// \cpu_0|REG|RF~1182_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~460_regout ) # ((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~396_regout  & !\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~460_regout ),
	.datac(\cpu_0|REG|RF~396_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1182 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1185 (
// Equation(s):
// \cpu_0|REG|RF~1185_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~204_regout ) # (\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~76_regout  & ((!\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~76_regout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~204_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1185 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1186 (
// Equation(s):
// \cpu_0|REG|RF~1186_combout  = (\cpu_0|REG|RF~1185_combout  & ((\cpu_0|REG|RF~460_regout ) # ((!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1185_combout  & (((\cpu_0|REG|RF~332_regout  & \cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~460_regout ),
	.datab(\cpu_0|REG|RF~332_regout ),
	.datac(\cpu_0|REG|RF~1185_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1186 .lut_mask = 16'hACF0;
defparam \cpu_0|REG|RF~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1187 (
// Equation(s):
// \cpu_0|REG|RF~1187_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~300_regout ))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (\cpu_0|REG|RF~44_regout ))))

	.dataa(\cpu_0|REG|RF~44_regout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~300_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1187 .lut_mask = 16'hFC22;
defparam \cpu_0|REG|RF~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1188 (
// Equation(s):
// \cpu_0|REG|RF~1188_combout  = (\cpu_0|REG|RF~1187_combout  & (((\cpu_0|REG|RF~428_regout ) # (!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1187_combout  & (\cpu_0|REG|RF~172_regout  & ((\cpu_0|I_MEM|rom~6_combout ))))

	.dataa(\cpu_0|REG|RF~172_regout ),
	.datab(\cpu_0|REG|RF~1187_combout ),
	.datac(\cpu_0|REG|RF~428_regout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1188 .lut_mask = 16'hE2CC;
defparam \cpu_0|REG|RF~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1189 (
// Equation(s):
// \cpu_0|REG|RF~1189_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~140_regout ))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (\cpu_0|REG|RF~12_regout ))))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~12_regout ),
	.datac(\cpu_0|REG|RF~140_regout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1189 .lut_mask = 16'hFA44;
defparam \cpu_0|REG|RF~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1190 (
// Equation(s):
// \cpu_0|REG|RF~1190_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1189_combout  & (\cpu_0|REG|RF~396_regout )) # (!\cpu_0|REG|RF~1189_combout  & ((\cpu_0|REG|RF~268_regout ))))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (\cpu_0|REG|RF~1189_combout ))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~1189_combout ),
	.datac(\cpu_0|REG|RF~396_regout ),
	.datad(\cpu_0|REG|RF~268_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1190 .lut_mask = 16'hE6C4;
defparam \cpu_0|REG|RF~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1191 (
// Equation(s):
// \cpu_0|REG|RF~1191_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1188_combout ) # ((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (((!\cpu_0|I_MEM|rom~2_combout  & \cpu_0|REG|RF~1190_combout ))))

	.dataa(\cpu_0|REG|RF~1188_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|REG|RF~1190_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1191 .lut_mask = 16'hCBC8;
defparam \cpu_0|REG|RF~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1192 (
// Equation(s):
// \cpu_0|REG|RF~1192_combout  = (\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|Control|WideOr8~0_combout )) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~364_regout ))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (\cpu_0|REG|RF~108_regout ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~108_regout ),
	.datad(\cpu_0|REG|RF~364_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1192 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1193 (
// Equation(s):
// \cpu_0|REG|RF~1193_combout  = (\cpu_0|REG|RF~1192_combout  & ((\cpu_0|REG|RF~492_regout ) # ((!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1192_combout  & (((\cpu_0|REG|RF~236_regout  & \cpu_0|I_MEM|rom~6_combout ))))

	.dataa(\cpu_0|REG|RF~492_regout ),
	.datab(\cpu_0|REG|RF~236_regout ),
	.datac(\cpu_0|REG|RF~1192_combout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1193 .lut_mask = 16'hACF0;
defparam \cpu_0|REG|RF~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1194 (
// Equation(s):
// \cpu_0|REG|RF~1194_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1191_combout  & ((\cpu_0|REG|RF~1193_combout ))) # (!\cpu_0|REG|RF~1191_combout  & (\cpu_0|REG|RF~1186_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & 
// (((\cpu_0|REG|RF~1191_combout ))))

	.dataa(\cpu_0|REG|RF~1186_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~1191_combout ),
	.datad(\cpu_0|REG|RF~1193_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1194 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneii_lcell_comb \cpu_0|srcB[12]~26 (
// Equation(s):
// \cpu_0|srcB[12]~26_combout  = (\cpu_0|srcB[14]~36_combout ) # ((\cpu_0|REG|RF~1194_combout  & (\cpu_0|Control|WideOr9~0_combout  & \cpu_0|Control|WideOr8~0_combout )))

	.dataa(\cpu_0|srcB[14]~36_combout ),
	.datab(\cpu_0|REG|RF~1194_combout ),
	.datac(\cpu_0|Control|WideOr9~0_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[12]~26 .lut_mask = 16'hEAAA;
defparam \cpu_0|srcB[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1195 (
// Equation(s):
// \cpu_0|REG|RF~1195_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~299_regout ) # (\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~43_regout  & ((!\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~43_regout ),
	.datac(\cpu_0|REG|RF~299_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1195 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1196 (
// Equation(s):
// \cpu_0|REG|RF~1196_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1195_combout  & ((\cpu_0|REG|RF~427_regout ))) # (!\cpu_0|REG|RF~1195_combout  & (\cpu_0|REG|RF~171_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1195_combout 
// ))))

	.dataa(\cpu_0|REG|RF~171_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~1195_combout ),
	.datad(\cpu_0|REG|RF~427_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1196 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N13
cycloneii_lcell_ff \cpu_0|REG|RF~331 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~331_regout ));

// Location: LCFF_X35_Y26_N9
cycloneii_lcell_ff \cpu_0|REG|RF~203 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~203_regout ));

// Location: LCCOMB_X38_Y26_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1197 (
// Equation(s):
// \cpu_0|REG|RF~1197_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~203_regout ))) # (!\cpu_0|I_MEM|rom~14_combout  & 
// (\cpu_0|REG|RF~75_regout ))))

	.dataa(\cpu_0|REG|RF~75_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~203_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1197 .lut_mask = 16'hFC22;
defparam \cpu_0|REG|RF~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N23
cycloneii_lcell_ff \cpu_0|REG|RF~459 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~459_regout ));

// Location: LCCOMB_X37_Y23_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1198 (
// Equation(s):
// \cpu_0|REG|RF~1198_combout  = (\cpu_0|REG|RF~1197_combout  & ((\cpu_0|REG|RF~459_regout ) # ((!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1197_combout  & (((\cpu_0|I_MEM|rom~16_combout  & \cpu_0|REG|RF~331_regout ))))

	.dataa(\cpu_0|REG|RF~1197_combout ),
	.datab(\cpu_0|REG|RF~459_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~331_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1198 .lut_mask = 16'hDA8A;
defparam \cpu_0|REG|RF~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1199 (
// Equation(s):
// \cpu_0|REG|RF~1199_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~139_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~11_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~139_regout ),
	.datac(\cpu_0|REG|RF~11_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1199 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N27
cycloneii_lcell_ff \cpu_0|REG|RF~395 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~395_regout ));

// Location: LCCOMB_X37_Y23_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1200 (
// Equation(s):
// \cpu_0|REG|RF~1200_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1199_combout  & ((\cpu_0|REG|RF~395_regout ))) # (!\cpu_0|REG|RF~1199_combout  & (\cpu_0|REG|RF~267_regout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~1199_combout 
// ))))

	.dataa(\cpu_0|REG|RF~267_regout ),
	.datab(\cpu_0|REG|RF~395_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~1199_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1200 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1201 (
// Equation(s):
// \cpu_0|REG|RF~1201_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout ) # (\cpu_0|REG|RF~1198_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1200_combout  & (!\cpu_0|I_MEM|rom~12_combout )))

	.dataa(\cpu_0|REG|RF~1200_combout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|I_MEM|rom~12_combout ),
	.datad(\cpu_0|REG|RF~1198_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1201 .lut_mask = 16'hCEC2;
defparam \cpu_0|REG|RF~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N31
cycloneii_lcell_ff \cpu_0|REG|RF~235 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~235_regout ));

// Location: LCFF_X42_Y25_N17
cycloneii_lcell_ff \cpu_0|REG|RF~107 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~107feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~107_regout ));

// Location: LCCOMB_X42_Y25_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1202 (
// Equation(s):
// \cpu_0|REG|RF~1202_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~363_regout ))) # (!\cpu_0|I_MEM|rom~16_combout  & 
// (\cpu_0|REG|RF~107_regout ))))

	.dataa(\cpu_0|REG|RF~107_regout ),
	.datab(\cpu_0|REG|RF~363_regout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1202 .lut_mask = 16'hFC0A;
defparam \cpu_0|REG|RF~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1203 (
// Equation(s):
// \cpu_0|REG|RF~1203_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1202_combout  & (\cpu_0|REG|RF~491_regout )) # (!\cpu_0|REG|RF~1202_combout  & ((\cpu_0|REG|RF~235_regout ))))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1202_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|REG|RF~491_regout ),
	.datac(\cpu_0|REG|RF~235_regout ),
	.datad(\cpu_0|REG|RF~1202_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1203 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1204 (
// Equation(s):
// \cpu_0|REG|RF~1204_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1201_combout  & ((\cpu_0|REG|RF~1203_combout ))) # (!\cpu_0|REG|RF~1201_combout  & (\cpu_0|REG|RF~1196_combout )))) # (!\cpu_0|I_MEM|rom~12_combout  & 
// (((\cpu_0|REG|RF~1201_combout ))))

	.dataa(\cpu_0|REG|RF~1196_combout ),
	.datab(\cpu_0|REG|RF~1203_combout ),
	.datac(\cpu_0|I_MEM|rom~12_combout ),
	.datad(\cpu_0|REG|RF~1201_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1204 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneii_lcell_comb \cpu_0|REG|RD1[11]~15 (
// Equation(s):
// \cpu_0|REG|RD1[11]~15_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1204_combout )

	.dataa(vcc),
	.datab(\cpu_0|REG|Equal0~0_combout ),
	.datac(\cpu_0|REG|RF~1204_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[11]~15 .lut_mask = 16'h3030;
defparam \cpu_0|REG|RD1[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1212 (
// Equation(s):
// \cpu_0|REG|RF~1212_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~459_regout ))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~395_regout 
// ))))

	.dataa(\cpu_0|REG|RF~395_regout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|REG|RF~459_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1212 .lut_mask = 16'hF2C2;
defparam \cpu_0|REG|RF~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N9
cycloneii_lcell_ff \cpu_0|REG|RF~202 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~202_regout ));

// Location: LCFF_X42_Y24_N29
cycloneii_lcell_ff \cpu_0|REG|RF~138 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~138_regout ));

// Location: LCCOMB_X42_Y24_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1215 (
// Equation(s):
// \cpu_0|REG|RF~1215_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~170_regout )) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~138_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~170_regout ),
	.datac(\cpu_0|REG|RF~138_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1215 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N23
cycloneii_lcell_ff \cpu_0|REG|RF~234 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~234_regout ));

// Location: LCCOMB_X42_Y24_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1216 (
// Equation(s):
// \cpu_0|REG|RF~1216_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1215_combout  & ((\cpu_0|REG|RF~234_regout ))) # (!\cpu_0|REG|RF~1215_combout  & (\cpu_0|REG|RF~202_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1215_combout 
// ))))

	.dataa(\cpu_0|REG|RF~202_regout ),
	.datab(\cpu_0|REG|RF~234_regout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|REG|RF~1215_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1216 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N15
cycloneii_lcell_ff \cpu_0|REG|RF~298 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~298_regout ));

// Location: LCFF_X40_Y26_N15
cycloneii_lcell_ff \cpu_0|REG|RF~266 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~266_regout ));

// Location: LCCOMB_X40_Y26_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1217 (
// Equation(s):
// \cpu_0|REG|RF~1217_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~330_regout ) # ((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~266_regout  & !\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~330_regout ),
	.datac(\cpu_0|REG|RF~266_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1217 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N25
cycloneii_lcell_ff \cpu_0|REG|RF~362 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~362feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~362_regout ));

// Location: LCCOMB_X36_Y23_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1218 (
// Equation(s):
// \cpu_0|REG|RF~1218_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1217_combout  & ((\cpu_0|REG|RF~362_regout ))) # (!\cpu_0|REG|RF~1217_combout  & (\cpu_0|REG|RF~298_regout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~1217_combout ))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~1217_combout ),
	.datac(\cpu_0|REG|RF~298_regout ),
	.datad(\cpu_0|REG|RF~362_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1218 .lut_mask = 16'hEC64;
defparam \cpu_0|REG|RF~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \cpu_0|REG|RF~10 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~10_regout ));

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1219 (
// Equation(s):
// \cpu_0|REG|RF~1219_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~74_regout ) # ((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~10_regout  & !\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~74_regout ),
	.datac(\cpu_0|REG|RF~10_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1219 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N27
cycloneii_lcell_ff \cpu_0|REG|RF~106 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~106feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~106_regout ));

// Location: LCCOMB_X36_Y23_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1220 (
// Equation(s):
// \cpu_0|REG|RF~1220_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1219_combout  & (\cpu_0|REG|RF~106_regout )) # (!\cpu_0|REG|RF~1219_combout  & ((\cpu_0|REG|RF~42_regout ))))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1219_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~106_regout ),
	.datac(\cpu_0|REG|RF~42_regout ),
	.datad(\cpu_0|REG|RF~1219_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1220 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1221 (
// Equation(s):
// \cpu_0|REG|RF~1221_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1218_combout ))) # (!\cpu_0|I_MEM|rom~16_combout  & 
// (\cpu_0|REG|RF~1220_combout ))))

	.dataa(\cpu_0|REG|RF~1220_combout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~1218_combout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1221 .lut_mask = 16'hFC22;
defparam \cpu_0|REG|RF~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N15
cycloneii_lcell_ff \cpu_0|REG|RF~394 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~394_regout ));

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1222 (
// Equation(s):
// \cpu_0|REG|RF~1222_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~426_regout )) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~394_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~426_regout ),
	.datac(\cpu_0|REG|RF~394_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1222 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N19
cycloneii_lcell_ff \cpu_0|REG|RF~490 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~490_regout ));

// Location: LCCOMB_X43_Y24_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1223 (
// Equation(s):
// \cpu_0|REG|RF~1223_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1222_combout  & (\cpu_0|REG|RF~490_regout )) # (!\cpu_0|REG|RF~1222_combout  & ((\cpu_0|REG|RF~458_regout ))))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1222_combout ))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1222_combout ),
	.datac(\cpu_0|REG|RF~490_regout ),
	.datad(\cpu_0|REG|RF~458_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1223 .lut_mask = 16'hE6C4;
defparam \cpu_0|REG|RF~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1224 (
// Equation(s):
// \cpu_0|REG|RF~1224_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1221_combout  & ((\cpu_0|REG|RF~1223_combout ))) # (!\cpu_0|REG|RF~1221_combout  & (\cpu_0|REG|RF~1216_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & 
// (((\cpu_0|REG|RF~1221_combout ))))

	.dataa(\cpu_0|REG|RF~1216_combout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~1221_combout ),
	.datad(\cpu_0|REG|RF~1223_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1224 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \cpu_0|REG|RD1[10]~16 (
// Equation(s):
// \cpu_0|REG|RD1[10]~16_combout  = (\cpu_0|REG|RF~1224_combout  & !\cpu_0|REG|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|RF~1224_combout ),
	.datad(\cpu_0|REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[10]~16 .lut_mask = 16'h00F0;
defparam \cpu_0|REG|RD1[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1229 (
// Equation(s):
// \cpu_0|REG|RF~1229_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~266_regout ))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (\cpu_0|REG|RF~10_regout ))))

	.dataa(\cpu_0|REG|RF~10_regout ),
	.datab(\cpu_0|REG|RF~266_regout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1229_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1229 .lut_mask = 16'hFC0A;
defparam \cpu_0|REG|RF~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1230 (
// Equation(s):
// \cpu_0|REG|RF~1230_combout  = (\cpu_0|REG|RF~1229_combout  & ((\cpu_0|REG|RF~394_regout ) # ((!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1229_combout  & (((\cpu_0|I_MEM|rom~6_combout  & \cpu_0|REG|RF~138_regout ))))

	.dataa(\cpu_0|REG|RF~394_regout ),
	.datab(\cpu_0|REG|RF~1229_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~138_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1230_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1230 .lut_mask = 16'hBC8C;
defparam \cpu_0|REG|RF~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1232 (
// Equation(s):
// \cpu_0|REG|RF~1232_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~234_regout )) # (!\cpu_0|I_MEM|rom~6_combout  & 
// ((\cpu_0|REG|RF~106_regout )))))

	.dataa(\cpu_0|REG|RF~234_regout ),
	.datab(\cpu_0|REG|RF~106_regout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1232_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1232 .lut_mask = 16'hFA0C;
defparam \cpu_0|REG|RF~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1233 (
// Equation(s):
// \cpu_0|REG|RF~1233_combout  = (\cpu_0|REG|RF~1232_combout  & (((\cpu_0|REG|RF~490_regout )) # (!\cpu_0|Control|WideOr8~0_combout ))) # (!\cpu_0|REG|RF~1232_combout  & (\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~362_regout )))

	.dataa(\cpu_0|REG|RF~1232_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~362_regout ),
	.datad(\cpu_0|REG|RF~490_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1233_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1233 .lut_mask = 16'hEA62;
defparam \cpu_0|REG|RF~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N23
cycloneii_lcell_ff \cpu_0|REG|RF~329 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|WD3[9]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~329_regout ));

// Location: LCFF_X40_Y25_N25
cycloneii_lcell_ff \cpu_0|REG|RF~169 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~169_regout ));

// Location: LCFF_X37_Y25_N29
cycloneii_lcell_ff \cpu_0|REG|RF~425 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~425feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~425_regout ));

// Location: LCFF_X38_Y23_N27
cycloneii_lcell_ff \cpu_0|REG|RF~361 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~361_regout ));

// Location: LCFF_X40_Y24_N13
cycloneii_lcell_ff \cpu_0|REG|RF~233 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~233_regout ));

// Location: LCFF_X40_Y24_N23
cycloneii_lcell_ff \cpu_0|REG|RF~105 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~105_regout ));

// Location: LCCOMB_X40_Y24_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1242 (
// Equation(s):
// \cpu_0|REG|RF~1242_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~233_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & 
// ((\cpu_0|REG|RF~105_regout )))))

	.dataa(\cpu_0|REG|RF~233_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~105_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1242 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N27
cycloneii_lcell_ff \cpu_0|REG|RF~489 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~489_regout ));

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1243 (
// Equation(s):
// \cpu_0|REG|RF~1243_combout  = (\cpu_0|REG|RF~1242_combout  & (((\cpu_0|REG|RF~489_regout ) # (!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1242_combout  & (\cpu_0|REG|RF~361_regout  & ((\cpu_0|I_MEM|rom~16_combout ))))

	.dataa(\cpu_0|REG|RF~1242_combout ),
	.datab(\cpu_0|REG|RF~361_regout ),
	.datac(\cpu_0|REG|RF~489_regout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1243 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1245 (
// Equation(s):
// \cpu_0|REG|RF~1245_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~329_regout ) # (\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~265_regout  & ((!\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~265_regout ),
	.datab(\cpu_0|REG|RF~329_regout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1245_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1245 .lut_mask = 16'hF0CA;
defparam \cpu_0|REG|RF~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1246 (
// Equation(s):
// \cpu_0|REG|RF~1246_combout  = (\cpu_0|REG|RF~1245_combout  & (((\cpu_0|REG|RF~361_regout ) # (!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1245_combout  & (\cpu_0|REG|RF~297_regout  & ((\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~1245_combout ),
	.datab(\cpu_0|REG|RF~297_regout ),
	.datac(\cpu_0|REG|RF~361_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1246 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1247 (
// Equation(s):
// \cpu_0|REG|RF~1247_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~169_regout )) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~137_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~169_regout ),
	.datac(\cpu_0|REG|RF~137_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1247_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1247 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1248 (
// Equation(s):
// \cpu_0|REG|RF~1248_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1247_combout  & ((\cpu_0|REG|RF~233_regout ))) # (!\cpu_0|REG|RF~1247_combout  & (\cpu_0|REG|RF~201_regout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1247_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~201_regout ),
	.datac(\cpu_0|REG|RF~233_regout ),
	.datad(\cpu_0|REG|RF~1247_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1248 .lut_mask = 16'hF588;
defparam \cpu_0|REG|RF~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1249 (
// Equation(s):
// \cpu_0|REG|RF~1249_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~73_regout ) # (\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~9_regout  & ((!\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~9_regout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~73_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1249 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1250 (
// Equation(s):
// \cpu_0|REG|RF~1250_combout  = (\cpu_0|REG|RF~1249_combout  & (((\cpu_0|REG|RF~105_regout ) # (!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1249_combout  & (\cpu_0|REG|RF~41_regout  & ((\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~41_regout ),
	.datab(\cpu_0|REG|RF~1249_combout ),
	.datac(\cpu_0|REG|RF~105_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1250 .lut_mask = 16'hE2CC;
defparam \cpu_0|REG|RF~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1251 (
// Equation(s):
// \cpu_0|REG|RF~1251_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout ) # ((\cpu_0|REG|RF~1248_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1250_combout ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1248_combout ),
	.datad(\cpu_0|REG|RF~1250_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1251 .lut_mask = 16'hB9A8;
defparam \cpu_0|REG|RF~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1252 (
// Equation(s):
// \cpu_0|REG|RF~1252_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~425_regout )) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~393_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~425_regout ),
	.datac(\cpu_0|REG|RF~393_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1252 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1253 (
// Equation(s):
// \cpu_0|REG|RF~1253_combout  = (\cpu_0|REG|RF~1252_combout  & (((\cpu_0|REG|RF~489_regout )) # (!\cpu_0|I_MEM|rom~2_combout ))) # (!\cpu_0|REG|RF~1252_combout  & (\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~457_regout )))

	.dataa(\cpu_0|REG|RF~1252_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~457_regout ),
	.datad(\cpu_0|REG|RF~489_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1253 .lut_mask = 16'hEA62;
defparam \cpu_0|REG|RF~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1254 (
// Equation(s):
// \cpu_0|REG|RF~1254_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1251_combout  & (\cpu_0|REG|RF~1253_combout )) # (!\cpu_0|REG|RF~1251_combout  & ((\cpu_0|REG|RF~1246_combout ))))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (((\cpu_0|REG|RF~1251_combout ))))

	.dataa(\cpu_0|REG|RF~1253_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1251_combout ),
	.datad(\cpu_0|REG|RF~1246_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1254 .lut_mask = 16'hBCB0;
defparam \cpu_0|REG|RF~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \cpu_0|srcB[9]~29 (
// Equation(s):
// \cpu_0|srcB[9]~29_combout  = (\cpu_0|srcB[14]~36_combout ) # ((\cpu_0|Control|WideOr9~0_combout  & (\cpu_0|REG|RF~1254_combout  & \cpu_0|Control|WideOr8~0_combout )))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|REG|RF~1254_combout ),
	.datac(\cpu_0|srcB[14]~36_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[9]~29 .lut_mask = 16'hF8F0;
defparam \cpu_0|srcB[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N23
cycloneii_lcell_ff \cpu_0|REG|RF~328 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~328_regout ));

// Location: LCFF_X35_Y25_N1
cycloneii_lcell_ff \cpu_0|REG|RF~296 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~296_regout ));

// Location: LCFF_X41_Y26_N31
cycloneii_lcell_ff \cpu_0|REG|RF~264 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~264_regout ));

// Location: LCCOMB_X41_Y26_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1255 (
// Equation(s):
// \cpu_0|REG|RF~1255_combout  = (\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|I_MEM|rom~12_combout )) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~296_regout ))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~264_regout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~264_regout ),
	.datad(\cpu_0|REG|RF~296_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1255 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N1
cycloneii_lcell_ff \cpu_0|REG|RF~360 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~360_regout ));

// Location: LCCOMB_X41_Y26_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1256 (
// Equation(s):
// \cpu_0|REG|RF~1256_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1255_combout  & (\cpu_0|REG|RF~360_regout )) # (!\cpu_0|REG|RF~1255_combout  & ((\cpu_0|REG|RF~328_regout ))))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1255_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~360_regout ),
	.datac(\cpu_0|REG|RF~328_regout ),
	.datad(\cpu_0|REG|RF~1255_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1256 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N5
cycloneii_lcell_ff \cpu_0|REG|RF~168 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~168_regout ));

// Location: LCFF_X37_Y26_N1
cycloneii_lcell_ff \cpu_0|REG|RF~200 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~200_regout ));

// Location: LCCOMB_X42_Y22_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1257 (
// Equation(s):
// \cpu_0|REG|RF~1257_combout  = (\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|I_MEM|rom~9_combout )))) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~200_regout )) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~136_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~200_regout ),
	.datac(\cpu_0|REG|RF~136_regout ),
	.datad(\cpu_0|I_MEM|rom~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1257 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1258 (
// Equation(s):
// \cpu_0|REG|RF~1258_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1257_combout  & ((\cpu_0|REG|RF~232_regout ))) # (!\cpu_0|REG|RF~1257_combout  & (\cpu_0|REG|RF~168_regout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1257_combout 
// ))))

	.dataa(\cpu_0|REG|RF~168_regout ),
	.datab(\cpu_0|REG|RF~232_regout ),
	.datac(\cpu_0|I_MEM|rom~12_combout ),
	.datad(\cpu_0|REG|RF~1257_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1258 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N15
cycloneii_lcell_ff \cpu_0|REG|RF~72 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~72_regout ));

// Location: LCFF_X41_Y25_N15
cycloneii_lcell_ff \cpu_0|REG|RF~40 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~40_regout ));

// Location: LCFF_X42_Y22_N21
cycloneii_lcell_ff \cpu_0|REG|RF~8 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~8_regout ));

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1259 (
// Equation(s):
// \cpu_0|REG|RF~1259_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|I_MEM|rom~9_combout ) # ((\cpu_0|REG|RF~40_regout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~8_regout )))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|REG|RF~8_regout ),
	.datad(\cpu_0|REG|RF~40_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1259 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N25
cycloneii_lcell_ff \cpu_0|REG|RF~104 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~104_regout ));

// Location: LCCOMB_X35_Y22_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1260 (
// Equation(s):
// \cpu_0|REG|RF~1260_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1259_combout  & (\cpu_0|REG|RF~104_regout )) # (!\cpu_0|REG|RF~1259_combout  & ((\cpu_0|REG|RF~72_regout ))))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1259_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~104_regout ),
	.datac(\cpu_0|REG|RF~72_regout ),
	.datad(\cpu_0|REG|RF~1259_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1260 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1261 (
// Equation(s):
// \cpu_0|REG|RF~1261_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1258_combout ))) # (!\cpu_0|I_MEM|rom~14_combout  & 
// (\cpu_0|REG|RF~1260_combout ))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~1260_combout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|REG|RF~1258_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1261 .lut_mask = 16'hF4A4;
defparam \cpu_0|REG|RF~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N25
cycloneii_lcell_ff \cpu_0|REG|RF~424 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~424_regout ));

// Location: LCFF_X42_Y26_N9
cycloneii_lcell_ff \cpu_0|REG|RF~456 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~456feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~456_regout ));

// Location: LCCOMB_X42_Y26_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1262 (
// Equation(s):
// \cpu_0|REG|RF~1262_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~456_regout ) # (\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~392_regout  & ((!\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~392_regout ),
	.datac(\cpu_0|REG|RF~456_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1262 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1263 (
// Equation(s):
// \cpu_0|REG|RF~1263_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1262_combout  & ((\cpu_0|REG|RF~488_regout ))) # (!\cpu_0|REG|RF~1262_combout  & (\cpu_0|REG|RF~424_regout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1262_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~424_regout ),
	.datac(\cpu_0|REG|RF~1262_combout ),
	.datad(\cpu_0|REG|RF~488_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1263 .lut_mask = 16'hF858;
defparam \cpu_0|REG|RF~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1264 (
// Equation(s):
// \cpu_0|REG|RF~1264_combout  = (\cpu_0|REG|RF~1261_combout  & (((\cpu_0|REG|RF~1263_combout ) # (!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1261_combout  & (\cpu_0|REG|RF~1256_combout  & ((\cpu_0|I_MEM|rom~16_combout ))))

	.dataa(\cpu_0|REG|RF~1261_combout ),
	.datab(\cpu_0|REG|RF~1256_combout ),
	.datac(\cpu_0|REG|RF~1263_combout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1264 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \cpu_0|REG|RD1[8]~18 (
// Equation(s):
// \cpu_0|REG|RD1[8]~18_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1264_combout )

	.dataa(vcc),
	.datab(\cpu_0|REG|Equal0~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|REG|RF~1264_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[8]~18 .lut_mask = 16'h3300;
defparam \cpu_0|REG|RD1[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1265 (
// Equation(s):
// \cpu_0|REG|RF~1265_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~200_regout ) # ((\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~72_regout  & !\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~200_regout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~72_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1265 .lut_mask = 16'hCCB8;
defparam \cpu_0|REG|RF~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1266 (
// Equation(s):
// \cpu_0|REG|RF~1266_combout  = (\cpu_0|REG|RF~1265_combout  & ((\cpu_0|REG|RF~456_regout ) # ((!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1265_combout  & (((\cpu_0|REG|RF~328_regout  & \cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~456_regout ),
	.datab(\cpu_0|REG|RF~1265_combout ),
	.datac(\cpu_0|REG|RF~328_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1266 .lut_mask = 16'hB8CC;
defparam \cpu_0|REG|RF~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1267 (
// Equation(s):
// \cpu_0|REG|RF~1267_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~296_regout )) # (!\cpu_0|Control|WideOr8~0_combout  & 
// ((\cpu_0|REG|RF~40_regout )))))

	.dataa(\cpu_0|REG|RF~296_regout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~40_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1267 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1268 (
// Equation(s):
// \cpu_0|REG|RF~1268_combout  = (\cpu_0|REG|RF~1267_combout  & (((\cpu_0|REG|RF~424_regout ) # (!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1267_combout  & (\cpu_0|REG|RF~168_regout  & ((\cpu_0|I_MEM|rom~6_combout ))))

	.dataa(\cpu_0|REG|RF~1267_combout ),
	.datab(\cpu_0|REG|RF~168_regout ),
	.datac(\cpu_0|REG|RF~424_regout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1268 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1272 (
// Equation(s):
// \cpu_0|REG|RF~1272_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout ) # ((\cpu_0|REG|RF~360_regout )))) # (!\cpu_0|Control|WideOr8~0_combout  & (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~104_regout )))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~104_regout ),
	.datad(\cpu_0|REG|RF~360_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1272 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N27
cycloneii_lcell_ff \cpu_0|REG|RF~167 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~167_regout ));

// Location: LCFF_X35_Y26_N19
cycloneii_lcell_ff \cpu_0|REG|RF~199 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~199_regout ));

// Location: LCFF_X42_Y23_N31
cycloneii_lcell_ff \cpu_0|REG|RF~135 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~135_regout ));

// Location: LCCOMB_X35_Y26_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1275 (
// Equation(s):
// \cpu_0|REG|RF~1275_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~199_regout ) # ((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (((!\cpu_0|I_MEM|rom~4_combout  & \cpu_0|REG|RF~135_regout ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~199_regout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~135_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1275 .lut_mask = 16'hADA8;
defparam \cpu_0|REG|RF~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N23
cycloneii_lcell_ff \cpu_0|REG|RF~231 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~231_regout ));

// Location: LCCOMB_X38_Y25_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1276 (
// Equation(s):
// \cpu_0|REG|RF~1276_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1275_combout  & (\cpu_0|REG|RF~231_regout )) # (!\cpu_0|REG|RF~1275_combout  & ((\cpu_0|REG|RF~167_regout ))))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~1275_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~231_regout ),
	.datac(\cpu_0|REG|RF~167_regout ),
	.datad(\cpu_0|REG|RF~1275_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1276 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N19
cycloneii_lcell_ff \cpu_0|REG|RF~327 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~327feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~327_regout ));

// Location: LCFF_X37_Y22_N27
cycloneii_lcell_ff \cpu_0|REG|RF~295 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~295_regout ));

// Location: LCFF_X38_Y23_N15
cycloneii_lcell_ff \cpu_0|REG|RF~263 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~263_regout ));

// Location: LCCOMB_X38_Y23_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1277 (
// Equation(s):
// \cpu_0|REG|RF~1277_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~295_regout )) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~263_regout 
// )))))

	.dataa(\cpu_0|REG|RF~295_regout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~263_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1277 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N25
cycloneii_lcell_ff \cpu_0|REG|RF~359 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~359_regout ));

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1278 (
// Equation(s):
// \cpu_0|REG|RF~1278_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1277_combout  & (\cpu_0|REG|RF~359_regout )) # (!\cpu_0|REG|RF~1277_combout  & ((\cpu_0|REG|RF~327_regout ))))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1277_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~359_regout ),
	.datac(\cpu_0|REG|RF~1277_combout ),
	.datad(\cpu_0|REG|RF~327_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1278 .lut_mask = 16'hDAD0;
defparam \cpu_0|REG|RF~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N5
cycloneii_lcell_ff \cpu_0|REG|RF~39 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~39_regout ));

// Location: LCFF_X42_Y23_N1
cycloneii_lcell_ff \cpu_0|REG|RF~7 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~7_regout ));

// Location: LCCOMB_X42_Y23_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1279 (
// Equation(s):
// \cpu_0|REG|RF~1279_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~39_regout ) # ((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~7_regout  & !\cpu_0|I_MEM|rom~2_combout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~39_regout ),
	.datac(\cpu_0|REG|RF~7_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1279 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N31
cycloneii_lcell_ff \cpu_0|REG|RF~455 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~455_regout ));

// Location: LCFF_X37_Y25_N17
cycloneii_lcell_ff \cpu_0|REG|RF~391 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~391_regout ));

// Location: LCCOMB_X37_Y25_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1282 (
// Equation(s):
// \cpu_0|REG|RF~1282_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~4_combout ) # ((\cpu_0|REG|RF~455_regout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~391_regout )))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~391_regout ),
	.datad(\cpu_0|REG|RF~455_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1282 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1285 (
// Equation(s):
// \cpu_0|REG|RF~1285_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~295_regout )) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~39_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|REG|RF~295_regout ),
	.datac(\cpu_0|REG|RF~39_regout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1285_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1285 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1286 (
// Equation(s):
// \cpu_0|REG|RF~1286_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1285_combout  & (\cpu_0|REG|RF~423_regout )) # (!\cpu_0|REG|RF~1285_combout  & ((\cpu_0|REG|RF~167_regout ))))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1285_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|REG|RF~423_regout ),
	.datac(\cpu_0|REG|RF~1285_combout ),
	.datad(\cpu_0|REG|RF~167_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1286_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1286 .lut_mask = 16'hDAD0;
defparam \cpu_0|REG|RF~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1287 (
// Equation(s):
// \cpu_0|REG|RF~1287_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~199_regout ))) # (!\cpu_0|I_MEM|rom~14_combout  & 
// (\cpu_0|REG|RF~71_regout ))))

	.dataa(\cpu_0|REG|RF~71_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~199_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1287_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1287 .lut_mask = 16'hFC22;
defparam \cpu_0|REG|RF~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1288 (
// Equation(s):
// \cpu_0|REG|RF~1288_combout  = (\cpu_0|REG|RF~1287_combout  & ((\cpu_0|REG|RF~455_regout ) # ((!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1287_combout  & (((\cpu_0|I_MEM|rom~16_combout  & \cpu_0|REG|RF~327_regout ))))

	.dataa(\cpu_0|REG|RF~455_regout ),
	.datab(\cpu_0|REG|RF~1287_combout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~327_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1288_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1288 .lut_mask = 16'hBC8C;
defparam \cpu_0|REG|RF~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1289 (
// Equation(s):
// \cpu_0|REG|RF~1289_combout  = (\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|I_MEM|rom~14_combout )) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~135_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~7_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~135_regout ),
	.datad(\cpu_0|REG|RF~7_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1289_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1289 .lut_mask = 16'hD9C8;
defparam \cpu_0|REG|RF~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1290 (
// Equation(s):
// \cpu_0|REG|RF~1290_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1289_combout  & ((\cpu_0|REG|RF~391_regout ))) # (!\cpu_0|REG|RF~1289_combout  & (\cpu_0|REG|RF~263_regout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~1289_combout 
// ))))

	.dataa(\cpu_0|REG|RF~263_regout ),
	.datab(\cpu_0|REG|RF~391_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~1289_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1290_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1290 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1291 (
// Equation(s):
// \cpu_0|REG|RF~1291_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1288_combout ) # (\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1290_combout  & ((!\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|REG|RF~1290_combout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|REG|RF~1288_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1291_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1291 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1292 (
// Equation(s):
// \cpu_0|REG|RF~1292_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~359_regout ) # (\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~103_regout  & ((!\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~103_regout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~359_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1292_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1292 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1293 (
// Equation(s):
// \cpu_0|REG|RF~1293_combout  = (\cpu_0|REG|RF~1292_combout  & ((\cpu_0|REG|RF~487_regout ) # ((!\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|REG|RF~1292_combout  & (((\cpu_0|REG|RF~231_regout  & \cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~487_regout ),
	.datab(\cpu_0|REG|RF~1292_combout ),
	.datac(\cpu_0|REG|RF~231_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1293_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1293 .lut_mask = 16'hB8CC;
defparam \cpu_0|REG|RF~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1294 (
// Equation(s):
// \cpu_0|REG|RF~1294_combout  = (\cpu_0|REG|RF~1291_combout  & (((\cpu_0|REG|RF~1293_combout ) # (!\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|REG|RF~1291_combout  & (\cpu_0|REG|RF~1286_combout  & ((\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|REG|RF~1286_combout ),
	.datab(\cpu_0|REG|RF~1291_combout ),
	.datac(\cpu_0|REG|RF~1293_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1294_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1294 .lut_mask = 16'hE2CC;
defparam \cpu_0|REG|RF~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \cpu_0|REG|RD1[7]~19 (
// Equation(s):
// \cpu_0|REG|RD1[7]~19_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1294_combout )

	.dataa(vcc),
	.datab(\cpu_0|REG|Equal0~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|REG|RF~1294_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[7]~19 .lut_mask = 16'h3300;
defparam \cpu_0|REG|RD1[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N9
cycloneii_lcell_ff \cpu_0|REG|RF~294 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~294feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~294_regout ));

// Location: LCFF_X43_Y23_N25
cycloneii_lcell_ff \cpu_0|REG|RF~326 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~326feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~326_regout ));

// Location: LCFF_X41_Y26_N29
cycloneii_lcell_ff \cpu_0|REG|RF~262 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~262_regout ));

// Location: LCCOMB_X41_Y26_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1297 (
// Equation(s):
// \cpu_0|REG|RF~1297_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout ) # ((\cpu_0|REG|RF~326_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~262_regout )))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~262_regout ),
	.datad(\cpu_0|REG|RF~326_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1297_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1297 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N15
cycloneii_lcell_ff \cpu_0|REG|RF~358 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~358_regout ));

// Location: LCCOMB_X41_Y26_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1298 (
// Equation(s):
// \cpu_0|REG|RF~1298_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1297_combout  & ((\cpu_0|REG|RF~358_regout ))) # (!\cpu_0|REG|RF~1297_combout  & (\cpu_0|REG|RF~294_regout )))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1297_combout 
// ))))

	.dataa(\cpu_0|REG|RF~294_regout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~358_regout ),
	.datad(\cpu_0|REG|RF~1297_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1298_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1298 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N3
cycloneii_lcell_ff \cpu_0|REG|RF~38 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~38feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~38_regout ));

// Location: LCFF_X42_Y22_N13
cycloneii_lcell_ff \cpu_0|REG|RF~6 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~6_regout ));

// Location: LCCOMB_X42_Y22_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1299 (
// Equation(s):
// \cpu_0|REG|RF~1299_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~70_regout ) # ((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((!\cpu_0|I_MEM|rom~12_combout  & \cpu_0|REG|RF~6_regout ))))

	.dataa(\cpu_0|REG|RF~70_regout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|I_MEM|rom~12_combout ),
	.datad(\cpu_0|REG|RF~6_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1299_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1299 .lut_mask = 16'hCBC8;
defparam \cpu_0|REG|RF~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N29
cycloneii_lcell_ff \cpu_0|REG|RF~102 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~102_regout ));

// Location: LCCOMB_X36_Y23_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1300 (
// Equation(s):
// \cpu_0|REG|RF~1300_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1299_combout  & (\cpu_0|REG|RF~102_regout )) # (!\cpu_0|REG|RF~1299_combout  & ((\cpu_0|REG|RF~38_regout ))))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1299_combout 
// ))))

	.dataa(\cpu_0|REG|RF~102_regout ),
	.datab(\cpu_0|REG|RF~38_regout ),
	.datac(\cpu_0|I_MEM|rom~12_combout ),
	.datad(\cpu_0|REG|RF~1299_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1300_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1300 .lut_mask = 16'hAFC0;
defparam \cpu_0|REG|RF~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1301 (
// Equation(s):
// \cpu_0|REG|RF~1301_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~1298_combout )) # (!\cpu_0|I_MEM|rom~16_combout  & 
// ((\cpu_0|REG|RF~1300_combout )))))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|REG|RF~1298_combout ),
	.datac(\cpu_0|REG|RF~1300_combout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1301_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1301 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1309 (
// Equation(s):
// \cpu_0|REG|RF~1309_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~134_regout ) # (\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~6_regout  & ((!\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~6_regout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~134_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1309_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1309 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1310 (
// Equation(s):
// \cpu_0|REG|RF~1310_combout  = (\cpu_0|REG|RF~1309_combout  & (((\cpu_0|REG|RF~390_regout )) # (!\cpu_0|Control|WideOr8~0_combout ))) # (!\cpu_0|REG|RF~1309_combout  & (\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~262_regout )))

	.dataa(\cpu_0|REG|RF~1309_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~262_regout ),
	.datad(\cpu_0|REG|RF~390_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1310_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1310 .lut_mask = 16'hEA62;
defparam \cpu_0|REG|RF~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1312 (
// Equation(s):
// \cpu_0|REG|RF~1312_combout  = (\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|I_MEM|rom~6_combout )) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~230_regout ))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (\cpu_0|REG|RF~102_regout ))))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~102_regout ),
	.datad(\cpu_0|REG|RF~230_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1312_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1312 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1313 (
// Equation(s):
// \cpu_0|REG|RF~1313_combout  = (\cpu_0|REG|RF~1312_combout  & ((\cpu_0|REG|RF~486_regout ) # ((!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1312_combout  & (((\cpu_0|REG|RF~358_regout  & \cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~486_regout ),
	.datab(\cpu_0|REG|RF~1312_combout ),
	.datac(\cpu_0|REG|RF~358_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1313_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1313 .lut_mask = 16'hB8CC;
defparam \cpu_0|REG|RF~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneii_lcell_comb \cpu_0|srcB[6]~32 (
// Equation(s):
// \cpu_0|srcB[6]~32_combout  = (\cpu_0|srcB[6]~37_combout ) # ((\cpu_0|REG|RF~1314_combout  & (\cpu_0|Control|WideOr8~0_combout  & \cpu_0|Control|WideOr9~0_combout )))

	.dataa(\cpu_0|REG|RF~1314_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|srcB[6]~37_combout ),
	.datad(\cpu_0|Control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[6]~32 .lut_mask = 16'hF8F0;
defparam \cpu_0|srcB[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N7
cycloneii_lcell_ff \cpu_0|REG|RF~197 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~197_regout ));

// Location: LCFF_X43_Y23_N11
cycloneii_lcell_ff \cpu_0|REG|RF~69 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~69_regout ));

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1315 (
// Equation(s):
// \cpu_0|REG|RF~1315_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~325_regout )) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~69_regout 
// )))))

	.dataa(\cpu_0|REG|RF~325_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~69_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1315_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1315 .lut_mask = 16'hE3E0;
defparam \cpu_0|REG|RF~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N11
cycloneii_lcell_ff \cpu_0|REG|RF~453 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~453_regout ));

// Location: LCCOMB_X37_Y23_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1316 (
// Equation(s):
// \cpu_0|REG|RF~1316_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1315_combout  & ((\cpu_0|REG|RF~453_regout ))) # (!\cpu_0|REG|RF~1315_combout  & (\cpu_0|REG|RF~197_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1315_combout 
// ))))

	.dataa(\cpu_0|REG|RF~197_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~453_regout ),
	.datad(\cpu_0|REG|RF~1315_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1316_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1316 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N29
cycloneii_lcell_ff \cpu_0|REG|RF~165 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~165_regout ));

// Location: LCFF_X36_Y23_N23
cycloneii_lcell_ff \cpu_0|REG|RF~37 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~37_regout ));

// Location: LCCOMB_X36_Y23_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1317 (
// Equation(s):
// \cpu_0|REG|RF~1317_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~165_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~37_regout 
// )))))

	.dataa(\cpu_0|REG|RF~165_regout ),
	.datab(\cpu_0|REG|RF~37_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1317_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1317 .lut_mask = 16'hFA0C;
defparam \cpu_0|REG|RF~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1318 (
// Equation(s):
// \cpu_0|REG|RF~1318_combout  = (\cpu_0|REG|RF~1317_combout  & (((\cpu_0|REG|RF~421_regout ) # (!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1317_combout  & (\cpu_0|REG|RF~293_regout  & ((\cpu_0|I_MEM|rom~16_combout ))))

	.dataa(\cpu_0|REG|RF~293_regout ),
	.datab(\cpu_0|REG|RF~421_regout ),
	.datac(\cpu_0|REG|RF~1317_combout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1318_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1318 .lut_mask = 16'hCAF0;
defparam \cpu_0|REG|RF~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N27
cycloneii_lcell_ff \cpu_0|REG|RF~133 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~133_regout ));

// Location: LCFF_X42_Y23_N29
cycloneii_lcell_ff \cpu_0|REG|RF~5 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~5_regout ));

// Location: LCCOMB_X42_Y23_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1319 (
// Equation(s):
// \cpu_0|REG|RF~1319_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~261_regout )) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~5_regout 
// )))))

	.dataa(\cpu_0|REG|RF~261_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~5_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1319_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1319 .lut_mask = 16'hE3E0;
defparam \cpu_0|REG|RF~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N13
cycloneii_lcell_ff \cpu_0|REG|RF~389 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~389_regout ));

// Location: LCCOMB_X37_Y23_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1320 (
// Equation(s):
// \cpu_0|REG|RF~1320_combout  = (\cpu_0|REG|RF~1319_combout  & ((\cpu_0|REG|RF~389_regout ) # ((!\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|REG|RF~1319_combout  & (((\cpu_0|I_MEM|rom~14_combout  & \cpu_0|REG|RF~133_regout ))))

	.dataa(\cpu_0|REG|RF~389_regout ),
	.datab(\cpu_0|REG|RF~1319_combout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|REG|RF~133_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1320_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1320 .lut_mask = 16'hBC8C;
defparam \cpu_0|REG|RF~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1321 (
// Equation(s):
// \cpu_0|REG|RF~1321_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1318_combout ))) # (!\cpu_0|I_MEM|rom~12_combout  & 
// (\cpu_0|REG|RF~1320_combout ))))

	.dataa(\cpu_0|REG|RF~1320_combout ),
	.datab(\cpu_0|REG|RF~1318_combout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1321_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1321 .lut_mask = 16'hFC0A;
defparam \cpu_0|REG|RF~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N17
cycloneii_lcell_ff \cpu_0|REG|RF~229 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~229_regout ));

// Location: LCFF_X42_Y25_N3
cycloneii_lcell_ff \cpu_0|REG|RF~101 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~101feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~101_regout ));

// Location: LCCOMB_X42_Y25_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1322 (
// Equation(s):
// \cpu_0|REG|RF~1322_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~229_regout )) # (!\cpu_0|I_MEM|rom~14_combout  & 
// ((\cpu_0|REG|RF~101_regout )))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~229_regout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|REG|RF~101_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1322_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1322 .lut_mask = 16'hE5E0;
defparam \cpu_0|REG|RF~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1323 (
// Equation(s):
// \cpu_0|REG|RF~1323_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1322_combout  & ((\cpu_0|REG|RF~485_regout ))) # (!\cpu_0|REG|RF~1322_combout  & (\cpu_0|REG|RF~357_regout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~1322_combout ))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~1322_combout ),
	.datac(\cpu_0|REG|RF~357_regout ),
	.datad(\cpu_0|REG|RF~485_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1323_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1323 .lut_mask = 16'hEC64;
defparam \cpu_0|REG|RF~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1324 (
// Equation(s):
// \cpu_0|REG|RF~1324_combout  = (\cpu_0|REG|RF~1321_combout  & ((\cpu_0|REG|RF~1323_combout ) # ((!\cpu_0|I_MEM|rom~9_combout )))) # (!\cpu_0|REG|RF~1321_combout  & (((\cpu_0|I_MEM|rom~9_combout  & \cpu_0|REG|RF~1316_combout ))))

	.dataa(\cpu_0|REG|RF~1321_combout ),
	.datab(\cpu_0|REG|RF~1323_combout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|REG|RF~1316_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1324_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1324 .lut_mask = 16'hDA8A;
defparam \cpu_0|REG|RF~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneii_lcell_comb \cpu_0|REG|RD1[5]~21 (
// Equation(s):
// \cpu_0|REG|RD1[5]~21_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1324_combout )

	.dataa(\cpu_0|REG|Equal0~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|REG|RF~1324_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[5]~21 .lut_mask = 16'h5050;
defparam \cpu_0|REG|RD1[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1327 (
// Equation(s):
// \cpu_0|REG|RF~1327_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~165_regout ) # ((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~133_regout  & !\cpu_0|I_MEM|rom~2_combout ))))

	.dataa(\cpu_0|REG|RF~165_regout ),
	.datab(\cpu_0|REG|RF~133_regout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1327_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1327 .lut_mask = 16'hF0AC;
defparam \cpu_0|REG|RF~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1328 (
// Equation(s):
// \cpu_0|REG|RF~1328_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1327_combout  & (\cpu_0|REG|RF~229_regout )) # (!\cpu_0|REG|RF~1327_combout  & ((\cpu_0|REG|RF~197_regout ))))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1327_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~229_regout ),
	.datac(\cpu_0|REG|RF~197_regout ),
	.datad(\cpu_0|REG|RF~1327_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1328_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1328 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1329 (
// Equation(s):
// \cpu_0|REG|RF~1329_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|I_MEM|rom~4_combout ) # (\cpu_0|REG|RF~69_regout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~5_regout  & (!\cpu_0|I_MEM|rom~4_combout )))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~5_regout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~69_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1329_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1329 .lut_mask = 16'hAEA4;
defparam \cpu_0|REG|RF~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1330 (
// Equation(s):
// \cpu_0|REG|RF~1330_combout  = (\cpu_0|REG|RF~1329_combout  & ((\cpu_0|REG|RF~101_regout ) # ((!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1329_combout  & (((\cpu_0|REG|RF~37_regout  & \cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~1329_combout ),
	.datab(\cpu_0|REG|RF~101_regout ),
	.datac(\cpu_0|REG|RF~37_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1330_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1330 .lut_mask = 16'hD8AA;
defparam \cpu_0|REG|RF~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1331 (
// Equation(s):
// \cpu_0|REG|RF~1331_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~1328_combout ) # (\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~1330_combout  & ((!\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~1330_combout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~1328_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1331_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1331 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N13
cycloneii_lcell_ff \cpu_0|REG|RF~271 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~271_regout ));

// Location: LCCOMB_X41_Y26_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1337 (
// Equation(s):
// \cpu_0|REG|RF~1337_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~303_regout ) # ((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~271_regout  & !\cpu_0|I_MEM|rom~2_combout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~303_regout ),
	.datac(\cpu_0|REG|RF~271_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1337_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1337 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N1
cycloneii_lcell_ff \cpu_0|REG|RF~79 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~79feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~79_regout ));

// Location: LCFF_X42_Y23_N13
cycloneii_lcell_ff \cpu_0|REG|RF~15 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~15_regout ));

// Location: LCCOMB_X42_Y23_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1339 (
// Equation(s):
// \cpu_0|REG|RF~1339_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~47_regout ) # ((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~15_regout  & !\cpu_0|I_MEM|rom~2_combout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~47_regout ),
	.datac(\cpu_0|REG|RF~15_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1339_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1339 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N27
cycloneii_lcell_ff \cpu_0|REG|RF~111 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~111feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~111_regout ));

// Location: LCCOMB_X42_Y25_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1340 (
// Equation(s):
// \cpu_0|REG|RF~1340_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1339_combout  & (\cpu_0|REG|RF~111_regout )) # (!\cpu_0|REG|RF~1339_combout  & ((\cpu_0|REG|RF~79_regout ))))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1339_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~111_regout ),
	.datac(\cpu_0|REG|RF~1339_combout ),
	.datad(\cpu_0|REG|RF~79_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1340_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1340 .lut_mask = 16'hDAD0;
defparam \cpu_0|REG|RF~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N19
cycloneii_lcell_ff \cpu_0|REG|RF~463 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~463_regout ));

// Location: LCCOMB_X42_Y26_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1342 (
// Equation(s):
// \cpu_0|REG|RF~1342_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~463_regout )) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~399_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~463_regout ),
	.datac(\cpu_0|REG|RF~399_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1342_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1342 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N13
cycloneii_lcell_ff \cpu_0|REG|RF~495 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~495feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~495_regout ));

// Location: LCCOMB_X34_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1343 (
// Equation(s):
// \cpu_0|REG|RF~1343_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1342_combout  & (\cpu_0|REG|RF~495_regout )) # (!\cpu_0|REG|RF~1342_combout  & ((\cpu_0|REG|RF~431_regout ))))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~1342_combout 
// ))))

	.dataa(\cpu_0|REG|RF~495_regout ),
	.datab(\cpu_0|REG|RF~431_regout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~1342_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1343_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1343 .lut_mask = 16'hAFC0;
defparam \cpu_0|REG|RF~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneii_lcell_comb \cpu_0|srcB[15]~34 (
// Equation(s):
// \cpu_0|srcB[15]~34_combout  = (\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~1344_combout  & \cpu_0|Control|WideOr9~0_combout ))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|REG|RF~1344_combout ),
	.datad(\cpu_0|Control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[15]~34 .lut_mask = 16'hA000;
defparam \cpu_0|srcB[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1347 (
// Equation(s):
// \cpu_0|REG|RF~1347_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout ) # ((\cpu_0|REG|RF~207_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~79_regout ))))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~207_regout ),
	.datad(\cpu_0|REG|RF~79_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1347_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1347 .lut_mask = 16'hB9A8;
defparam \cpu_0|REG|RF~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1348 (
// Equation(s):
// \cpu_0|REG|RF~1348_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1347_combout  & ((\cpu_0|REG|RF~463_regout ))) # (!\cpu_0|REG|RF~1347_combout  & (\cpu_0|REG|RF~335_regout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~1347_combout 
// ))))

	.dataa(\cpu_0|REG|RF~335_regout ),
	.datab(\cpu_0|REG|RF~463_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~1347_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1348_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1348 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1352 (
// Equation(s):
// \cpu_0|REG|RF~1352_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~367_regout )) # (!\cpu_0|I_MEM|rom~16_combout  & 
// ((\cpu_0|REG|RF~111_regout )))))

	.dataa(\cpu_0|REG|RF~367_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~111_regout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1352_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1352 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1353 (
// Equation(s):
// \cpu_0|REG|RF~1353_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1352_combout  & ((\cpu_0|REG|RF~495_regout ))) # (!\cpu_0|REG|RF~1352_combout  & (\cpu_0|REG|RF~239_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1352_combout 
// ))))

	.dataa(\cpu_0|REG|RF~239_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~495_regout ),
	.datad(\cpu_0|REG|RF~1352_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1353_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1353 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneii_lcell_comb \bus_0|decoder|Equal1~0 (
// Equation(s):
// \bus_0|decoder|Equal1~0_combout  = (!\cpu_0|ALU|Add0~12_combout  & (!\cpu_0|ALU|Add0~30_combout  & (!\cpu_0|ALU|Add0~10_combout  & \cpu_0|ALU|Add0~28_combout )))

	.dataa(\cpu_0|ALU|Add0~12_combout ),
	.datab(\cpu_0|ALU|Add0~30_combout ),
	.datac(\cpu_0|ALU|Add0~10_combout ),
	.datad(\cpu_0|ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\bus_0|decoder|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_0|decoder|Equal1~0 .lut_mask = 16'h0100;
defparam \bus_0|decoder|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N7
cycloneii_lcell_ff \gpio_0|reg_in|q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [0]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [0]));

// Location: LCCOMB_X35_Y24_N6
cycloneii_lcell_comb \cpu_0|WD3[0]~2 (
// Equation(s):
// \cpu_0|WD3[0]~2_combout  = (\bus_0|decoder|Equal1~3_combout  & ((\pwm_0|r_Compare|q [0]) # ((\cpu_0|WD3[0]~1_combout )))) # (!\bus_0|decoder|Equal1~3_combout  & (((\gpio_0|reg_in|q [0] & !\cpu_0|WD3[0]~1_combout ))))

	.dataa(\pwm_0|r_Compare|q [0]),
	.datab(\bus_0|decoder|Equal1~3_combout ),
	.datac(\gpio_0|reg_in|q [0]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[0]~2 .lut_mask = 16'hCCB8;
defparam \cpu_0|WD3[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1536w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1536w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a34~portbdataout )) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1536w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1536w[0]~0 .lut_mask = 16'hFFB8;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1536w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a98~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'hF5DD;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (((\mem_0|mem_rtl_0|auto_generated|ram_block1a130 )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  & (\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1536w[0]~0_combout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1536w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a130 ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1 .lut_mask = 16'hEA40;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N17
cycloneii_lcell_ff \gpio_0|reg_in|q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [1]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [1]));

// Location: LCCOMB_X36_Y26_N16
cycloneii_lcell_comb \cpu_0|WD3[1]~8 (
// Equation(s):
// \cpu_0|WD3[1]~8_combout  = (\bus_0|decoder|Equal1~3_combout  & ((\pwm_0|r_Compare|q [1]) # ((\cpu_0|WD3[0]~1_combout )))) # (!\bus_0|decoder|Equal1~3_combout  & (((\gpio_0|reg_in|q [1] & !\cpu_0|WD3[0]~1_combout ))))

	.dataa(\bus_0|decoder|Equal1~3_combout ),
	.datab(\pwm_0|r_Compare|q [1]),
	.datac(\gpio_0|reg_in|q [1]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[1]~8 .lut_mask = 16'hAAD8;
defparam \cpu_0|WD3[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1584w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1584w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a35~portbdataout )) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1584w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1584w[0]~0 .lut_mask = 16'hFFD8;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1584w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a99~portbdataout )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\mem_0|mem_rtl_0|auto_generated|ram_block1a67~portbdataout )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0 .lut_mask = 16'hD8FF;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a131 )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout  & \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1584w[0]~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1584w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1 .lut_mask = 16'hAAC0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a100~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0 .lut_mask = 16'hF5DD;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N5
cycloneii_lcell_ff \gpio_0|reg_in|q[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [14]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [14]));

// Location: LCCOMB_X36_Y24_N24
cycloneii_lcell_comb \cpu_0|WD3[8]~18 (
// Equation(s):
// \cpu_0|WD3[8]~18_combout  = (\cpu_0|ALU|Add0~28_combout  & (\cpu_0|ALU|Add0~26_combout  & \cpu_0|ALU|Add0~22_combout ))

	.dataa(vcc),
	.datab(\cpu_0|ALU|Add0~28_combout ),
	.datac(\cpu_0|ALU|Add0~26_combout ),
	.datad(\cpu_0|ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[8]~18 .lut_mask = 16'hC000;
defparam \cpu_0|WD3[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2112w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2112w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a46~portbdataout ))) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a14~portbdataout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2112w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2112w[0]~0 .lut_mask = 16'hFECE;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2112w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a110~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a78~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~0 .lut_mask = 16'hFB3B;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a142 )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~0_combout  & \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2112w[0]~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2112w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~1 .lut_mask = 16'hAAC0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneii_lcell_comb \cpu_0|WD3[14]~21 (
// Equation(s):
// \cpu_0|WD3[14]~21_combout  = (\cpu_0|WD3[8]~19_combout  & (((\cpu_0|WD3[8]~20_combout )))) # (!\cpu_0|WD3[8]~19_combout  & ((\cpu_0|WD3[8]~20_combout  & ((\cpu_0|ALU|Add0~28_combout ))) # (!\cpu_0|WD3[8]~20_combout  & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~1_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result14w~1_combout ),
	.datab(\cpu_0|WD3[8]~19_combout ),
	.datac(\cpu_0|WD3[8]~20_combout ),
	.datad(\cpu_0|ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[14]~21 .lut_mask = 16'hF2C2;
defparam \cpu_0|WD3[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneii_lcell_comb \cpu_0|WD3[14]~22 (
// Equation(s):
// \cpu_0|WD3[14]~22_combout  = (\cpu_0|WD3[14]~21_combout  & ((\gpio_0|reg_out|q [14]) # ((!\cpu_0|WD3[8]~19_combout )))) # (!\cpu_0|WD3[14]~21_combout  & (((\gpio_0|reg_in|q [14] & \cpu_0|WD3[8]~19_combout ))))

	.dataa(\cpu_0|WD3[14]~21_combout ),
	.datab(\gpio_0|reg_out|q [14]),
	.datac(\gpio_0|reg_in|q [14]),
	.datad(\cpu_0|WD3[8]~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[14]~22 .lut_mask = 16'hD8AA;
defparam \cpu_0|WD3[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N3
cycloneii_lcell_ff \gpio_0|reg_in|q[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [13]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [13]));

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2064w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2064w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a13~portbdataout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2064w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2064w[0]~0 .lut_mask = 16'hFEDC;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2064w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a109~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~0 .lut_mask = 16'hFB3B;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a141 )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2064w[0]~0_combout  & \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2064w[0]~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~1 .lut_mask = 16'hAAC0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneii_lcell_comb \cpu_0|WD3[13]~24 (
// Equation(s):
// \cpu_0|WD3[13]~24_combout  = (\cpu_0|WD3[8]~19_combout  & (((\gpio_0|reg_in|q [13]) # (\cpu_0|WD3[8]~20_combout )))) # (!\cpu_0|WD3[8]~19_combout  & (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~1_combout  & ((!\cpu_0|WD3[8]~20_combout ))))

	.dataa(\cpu_0|WD3[8]~19_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result13w~1_combout ),
	.datac(\gpio_0|reg_in|q [13]),
	.datad(\cpu_0|WD3[8]~20_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[13]~24 .lut_mask = 16'hAAE4;
defparam \cpu_0|WD3[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a107~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~0 .lut_mask = 16'hE2FF;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a106~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a74~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~0 .lut_mask = 16'hFB73;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1776w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1776w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1776w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1776w[0]~0 .lut_mask = 16'hFEF2;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1776w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a103~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a71~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~0 .lut_mask = 16'hCFAF;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (((\mem_0|mem_rtl_0|auto_generated|ram_block1a135 )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~0_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1776w[0]~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~0_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1776w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~1 .lut_mask = 16'hCCA0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N5
cycloneii_lcell_ff \gpio_0|reg_in|q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [6]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [6]));

// Location: LCCOMB_X35_Y24_N4
cycloneii_lcell_comb \cpu_0|WD3[6]~45 (
// Equation(s):
// \cpu_0|WD3[6]~45_combout  = (\bus_0|decoder|Equal1~3_combout  & (((\cpu_0|WD3[0]~1_combout )))) # (!\bus_0|decoder|Equal1~3_combout  & ((\cpu_0|WD3[0]~1_combout  & (\gpio_0|reg_out|q [6])) # (!\cpu_0|WD3[0]~1_combout  & ((\gpio_0|reg_in|q [6])))))

	.dataa(\gpio_0|reg_out|q [6]),
	.datab(\bus_0|decoder|Equal1~3_combout ),
	.datac(\gpio_0|reg_in|q [6]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[6]~45 .lut_mask = 16'hEE30;
defparam \cpu_0|WD3[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a70~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~0 .lut_mask = 16'hF3BB;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N15
cycloneii_lcell_ff \gpio_0|reg_in|q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [5]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [5]));

// Location: LCCOMB_X35_Y24_N14
cycloneii_lcell_comb \cpu_0|WD3[5]~48 (
// Equation(s):
// \cpu_0|WD3[5]~48_combout  = (\bus_0|decoder|Equal1~3_combout  & ((\pwm_0|r_Compare|q [5]) # ((\cpu_0|WD3[0]~1_combout )))) # (!\bus_0|decoder|Equal1~3_combout  & (((\gpio_0|reg_in|q [5] & !\cpu_0|WD3[0]~1_combout ))))

	.dataa(\pwm_0|r_Compare|q [5]),
	.datab(\bus_0|decoder|Equal1~3_combout ),
	.datac(\gpio_0|reg_in|q [5]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[5]~48 .lut_mask = 16'hCCB8;
defparam \cpu_0|WD3[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1680w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1680w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a37~portbdataout )) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1680w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1680w[0]~0 .lut_mask = 16'hEFEC;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1680w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a101~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a69~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0 .lut_mask = 16'hE4FF;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a133 )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1680w[0]~0_combout  & \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1680w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1 .lut_mask = 16'hD888;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneii_lcell_comb \cpu_0|WD3[5]~49 (
// Equation(s):
// \cpu_0|WD3[5]~49_combout  = (\cpu_0|WD3[5]~48_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout ) # ((!\cpu_0|WD3[0]~1_combout )))) # (!\cpu_0|WD3[5]~48_combout  & (((\gpio_0|reg_out|q [5] & \cpu_0|WD3[0]~1_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout ),
	.datab(\cpu_0|WD3[5]~48_combout ),
	.datac(\gpio_0|reg_out|q [5]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[5]~49 .lut_mask = 16'hB8CC;
defparam \cpu_0|WD3[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a111~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a79~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~0 .lut_mask = 16'hFB73;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0_combout  = (!\cpu_0|ALU|Add0~28_combout  & (\cpu_0|Control|Decoder0~4_combout  & (!\cpu_0|ALU|Add0~30_combout  & \cpu_0|ALU|Add0~24_combout )))

	.dataa(\cpu_0|ALU|Add0~28_combout ),
	.datab(\cpu_0|Control|Decoder0~4_combout ),
	.datac(\cpu_0|ALU|Add0~30_combout ),
	.datad(\cpu_0|ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0 .lut_mask = 16'h0400;
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout  = (\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0_combout  & !\cpu_0|ALU|Add0~26_combout )

	.dataa(vcc),
	.datab(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1 .lut_mask = 16'h00CC;
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0_combout  = (!\cpu_0|ALU|Add0~28_combout  & (\cpu_0|Control|Decoder0~4_combout  & (!\cpu_0|ALU|Add0~30_combout  & !\cpu_0|ALU|Add0~24_combout )))

	.dataa(\cpu_0|ALU|Add0~28_combout ),
	.datab(\cpu_0|Control|Decoder0~4_combout ),
	.datac(\cpu_0|ALU|Add0~30_combout ),
	.datad(\cpu_0|ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0 .lut_mask = 16'h0004;
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0_combout  & !\cpu_0|ALU|Add0~26_combout )

	.dataa(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0 .lut_mask = 16'h00AA;
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0_combout  & \cpu_0|ALU|Add0~26_combout )

	.dataa(vcc),
	.datab(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0 .lut_mask = 16'hCC00;
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout  = (\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0_combout  & \cpu_0|ALU|Add0~26_combout )

	.dataa(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1 .lut_mask = 16'hAA00;
defparam \mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneii_lcell_comb \cpu_0|srcB[2]~35 (
// Equation(s):
// \cpu_0|srcB[2]~35_combout  = (!\cpu_0|Control|WideOr9~0_combout  & (!\cpu_0|pc_register|pc [6] & (!\cpu_0|pc_register|pc [7] & !\cpu_0|I_MEM|rom~18_combout )))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|I_MEM|rom~18_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[2]~35 .lut_mask = 16'h0001;
defparam \cpu_0|srcB[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[0]));
// synopsys translate_off
defparam \gpioInput[0]~I .input_async_reset = "none";
defparam \gpioInput[0]~I .input_power_up = "low";
defparam \gpioInput[0]~I .input_register_mode = "none";
defparam \gpioInput[0]~I .input_sync_reset = "none";
defparam \gpioInput[0]~I .oe_async_reset = "none";
defparam \gpioInput[0]~I .oe_power_up = "low";
defparam \gpioInput[0]~I .oe_register_mode = "none";
defparam \gpioInput[0]~I .oe_sync_reset = "none";
defparam \gpioInput[0]~I .operation_mode = "input";
defparam \gpioInput[0]~I .output_async_reset = "none";
defparam \gpioInput[0]~I .output_power_up = "low";
defparam \gpioInput[0]~I .output_register_mode = "none";
defparam \gpioInput[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[1]));
// synopsys translate_off
defparam \gpioInput[1]~I .input_async_reset = "none";
defparam \gpioInput[1]~I .input_power_up = "low";
defparam \gpioInput[1]~I .input_register_mode = "none";
defparam \gpioInput[1]~I .input_sync_reset = "none";
defparam \gpioInput[1]~I .oe_async_reset = "none";
defparam \gpioInput[1]~I .oe_power_up = "low";
defparam \gpioInput[1]~I .oe_register_mode = "none";
defparam \gpioInput[1]~I .oe_sync_reset = "none";
defparam \gpioInput[1]~I .operation_mode = "input";
defparam \gpioInput[1]~I .output_async_reset = "none";
defparam \gpioInput[1]~I .output_power_up = "low";
defparam \gpioInput[1]~I .output_register_mode = "none";
defparam \gpioInput[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[14]));
// synopsys translate_off
defparam \gpioInput[14]~I .input_async_reset = "none";
defparam \gpioInput[14]~I .input_power_up = "low";
defparam \gpioInput[14]~I .input_register_mode = "none";
defparam \gpioInput[14]~I .input_sync_reset = "none";
defparam \gpioInput[14]~I .oe_async_reset = "none";
defparam \gpioInput[14]~I .oe_power_up = "low";
defparam \gpioInput[14]~I .oe_register_mode = "none";
defparam \gpioInput[14]~I .oe_sync_reset = "none";
defparam \gpioInput[14]~I .operation_mode = "input";
defparam \gpioInput[14]~I .output_async_reset = "none";
defparam \gpioInput[14]~I .output_power_up = "low";
defparam \gpioInput[14]~I .output_register_mode = "none";
defparam \gpioInput[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[13]));
// synopsys translate_off
defparam \gpioInput[13]~I .input_async_reset = "none";
defparam \gpioInput[13]~I .input_power_up = "low";
defparam \gpioInput[13]~I .input_register_mode = "none";
defparam \gpioInput[13]~I .input_sync_reset = "none";
defparam \gpioInput[13]~I .oe_async_reset = "none";
defparam \gpioInput[13]~I .oe_power_up = "low";
defparam \gpioInput[13]~I .oe_register_mode = "none";
defparam \gpioInput[13]~I .oe_sync_reset = "none";
defparam \gpioInput[13]~I .operation_mode = "input";
defparam \gpioInput[13]~I .output_async_reset = "none";
defparam \gpioInput[13]~I .output_power_up = "low";
defparam \gpioInput[13]~I .output_register_mode = "none";
defparam \gpioInput[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[6]));
// synopsys translate_off
defparam \gpioInput[6]~I .input_async_reset = "none";
defparam \gpioInput[6]~I .input_power_up = "low";
defparam \gpioInput[6]~I .input_register_mode = "none";
defparam \gpioInput[6]~I .input_sync_reset = "none";
defparam \gpioInput[6]~I .oe_async_reset = "none";
defparam \gpioInput[6]~I .oe_power_up = "low";
defparam \gpioInput[6]~I .oe_register_mode = "none";
defparam \gpioInput[6]~I .oe_sync_reset = "none";
defparam \gpioInput[6]~I .operation_mode = "input";
defparam \gpioInput[6]~I .output_async_reset = "none";
defparam \gpioInput[6]~I .output_power_up = "low";
defparam \gpioInput[6]~I .output_register_mode = "none";
defparam \gpioInput[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[5]));
// synopsys translate_off
defparam \gpioInput[5]~I .input_async_reset = "none";
defparam \gpioInput[5]~I .input_power_up = "low";
defparam \gpioInput[5]~I .input_register_mode = "none";
defparam \gpioInput[5]~I .input_sync_reset = "none";
defparam \gpioInput[5]~I .oe_async_reset = "none";
defparam \gpioInput[5]~I .oe_power_up = "low";
defparam \gpioInput[5]~I .oe_register_mode = "none";
defparam \gpioInput[5]~I .oe_sync_reset = "none";
defparam \gpioInput[5]~I .operation_mode = "input";
defparam \gpioInput[5]~I .output_async_reset = "none";
defparam \gpioInput[5]~I .output_power_up = "low";
defparam \gpioInput[5]~I .output_register_mode = "none";
defparam \gpioInput[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneii_lcell_comb \cpu_0|REG|RF~416feeder (
// Equation(s):
// \cpu_0|REG|RF~416feeder_combout  = \cpu_0|WD3[0]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~416feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneii_lcell_comb \cpu_0|REG|RF~0feeder (
// Equation(s):
// \cpu_0|REG|RF~0feeder_combout  = \cpu_0|WD3[0]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~0feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneii_lcell_comb \cpu_0|REG|RF~194feeder (
// Equation(s):
// \cpu_0|REG|RF~194feeder_combout  = \cpu_0|WD3[2]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[2]~7_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~194feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \cpu_0|REG|RF~65feeder (
// Equation(s):
// \cpu_0|REG|RF~65feeder_combout  = \cpu_0|WD3[1]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[1]~10_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~65feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneii_lcell_comb \cpu_0|REG|RF~161feeder (
// Equation(s):
// \cpu_0|REG|RF~161feeder_combout  = \cpu_0|WD3[1]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[1]~10_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~161feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneii_lcell_comb \cpu_0|REG|RF~163feeder (
// Equation(s):
// \cpu_0|REG|RF~163feeder_combout  = \cpu_0|WD3[3]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[3]~13_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~163feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneii_lcell_comb \cpu_0|REG|RF~291feeder (
// Equation(s):
// \cpu_0|REG|RF~291feeder_combout  = \cpu_0|WD3[3]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[3]~13_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~291feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \cpu_0|REG|RF~324feeder (
// Equation(s):
// \cpu_0|REG|RF~324feeder_combout  = \cpu_0|WD3[4]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~324feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~324feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~324feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \cpu_0|REG|RF~164feeder (
// Equation(s):
// \cpu_0|REG|RF~164feeder_combout  = \cpu_0|WD3[4]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~164feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~164feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~164feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneii_lcell_comb \cpu_0|REG|RF~206feeder (
// Equation(s):
// \cpu_0|REG|RF~206feeder_combout  = \cpu_0|WD3[14]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[14]~23_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~206feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneii_lcell_comb \cpu_0|REG|RF~45feeder (
// Equation(s):
// \cpu_0|REG|RF~45feeder_combout  = \cpu_0|WD3[13]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[13]~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~45feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~141feeder (
// Equation(s):
// \cpu_0|REG|RF~141feeder_combout  = \cpu_0|WD3[13]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[13]~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~141feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneii_lcell_comb \cpu_0|REG|RF~173feeder (
// Equation(s):
// \cpu_0|REG|RF~173feeder_combout  = \cpu_0|WD3[13]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[13]~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~173feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneii_lcell_comb \cpu_0|REG|RF~460feeder (
// Equation(s):
// \cpu_0|REG|RF~460feeder_combout  = \cpu_0|WD3[12]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[12]~29_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~460feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~460feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~460feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneii_lcell_comb \cpu_0|REG|RF~236feeder (
// Equation(s):
// \cpu_0|REG|RF~236feeder_combout  = \cpu_0|WD3[12]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[12]~29_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~236feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneii_lcell_comb \cpu_0|REG|RF~107feeder (
// Equation(s):
// \cpu_0|REG|RF~107feeder_combout  = \cpu_0|WD3[11]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[11]~32_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~107feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneii_lcell_comb \cpu_0|REG|RF~106feeder (
// Equation(s):
// \cpu_0|REG|RF~106feeder_combout  = \cpu_0|WD3[10]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[10]~35_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~106feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneii_lcell_comb \cpu_0|REG|RF~362feeder (
// Equation(s):
// \cpu_0|REG|RF~362feeder_combout  = \cpu_0|WD3[10]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[10]~35_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~362feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneii_lcell_comb \cpu_0|REG|RF~425feeder (
// Equation(s):
// \cpu_0|REG|RF~425feeder_combout  = \cpu_0|WD3[9]~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[9]~38_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~425feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneii_lcell_comb \cpu_0|REG|RF~456feeder (
// Equation(s):
// \cpu_0|REG|RF~456feeder_combout  = \cpu_0|WD3[8]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[8]~41_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~456feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \cpu_0|REG|RF~327feeder (
// Equation(s):
// \cpu_0|REG|RF~327feeder_combout  = \cpu_0|WD3[7]~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[7]~44_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~327feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~327feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~327feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneii_lcell_comb \cpu_0|REG|RF~294feeder (
// Equation(s):
// \cpu_0|REG|RF~294feeder_combout  = \cpu_0|WD3[6]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[6]~47_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~294feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneii_lcell_comb \cpu_0|REG|RF~38feeder (
// Equation(s):
// \cpu_0|REG|RF~38feeder_combout  = \cpu_0|WD3[6]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[6]~47_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~38feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneii_lcell_comb \cpu_0|REG|RF~326feeder (
// Equation(s):
// \cpu_0|REG|RF~326feeder_combout  = \cpu_0|WD3[6]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[6]~47_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~326feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~326feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~326feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneii_lcell_comb \cpu_0|REG|RF~101feeder (
// Equation(s):
// \cpu_0|REG|RF~101feeder_combout  = \cpu_0|WD3[5]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[5]~50_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~101feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneii_lcell_comb \cpu_0|REG|RF~495feeder (
// Equation(s):
// \cpu_0|REG|RF~495feeder_combout  = \cpu_0|WD3[15]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[15]~53_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~495feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~495feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~495feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneii_lcell_comb \cpu_0|REG|RF~111feeder (
// Equation(s):
// \cpu_0|REG|RF~111feeder_combout  = \cpu_0|WD3[15]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[15]~53_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~111feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneii_lcell_comb \cpu_0|REG|RF~79feeder (
// Equation(s):
// \cpu_0|REG|RF~79feeder_combout  = \cpu_0|WD3[15]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[15]~53_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~79feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneii_lcell_comb \pwm_0|r_Counter|q[1]~7 (
// Equation(s):
// \pwm_0|r_Counter|q[1]~7_combout  = (\pwm_0|r_Counter|q [0] & (\pwm_0|r_Counter|q [1] $ (VCC))) # (!\pwm_0|r_Counter|q [0] & (\pwm_0|r_Counter|q [1] & VCC))
// \pwm_0|r_Counter|q[1]~8  = CARRY((\pwm_0|r_Counter|q [0] & \pwm_0|r_Counter|q [1]))

	.dataa(\pwm_0|r_Counter|q [0]),
	.datab(\pwm_0|r_Counter|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pwm_0|r_Counter|q[1]~7_combout ),
	.cout(\pwm_0|r_Counter|q[1]~8 ));
// synopsys translate_off
defparam \pwm_0|r_Counter|q[1]~7 .lut_mask = 16'h6688;
defparam \pwm_0|r_Counter|q[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_n~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .input_async_reset = "none";
defparam \rst_n~I .input_power_up = "low";
defparam \rst_n~I .input_register_mode = "none";
defparam \rst_n~I .input_sync_reset = "none";
defparam \rst_n~I .oe_async_reset = "none";
defparam \rst_n~I .oe_power_up = "low";
defparam \rst_n~I .oe_register_mode = "none";
defparam \rst_n~I .oe_sync_reset = "none";
defparam \rst_n~I .operation_mode = "input";
defparam \rst_n~I .output_async_reset = "none";
defparam \rst_n~I .output_power_up = "low";
defparam \rst_n~I .output_register_mode = "none";
defparam \rst_n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst_n~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst_n~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~clkctrl .clock_type = "global clock";
defparam \rst_n~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X41_Y22_N23
cycloneii_lcell_ff \pwm_0|r_Counter|q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pwm_0|r_Counter|q[1]~7_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Counter|q [1]));

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \cpu_0|pc_register|pc[4]~5 (
// Equation(s):
// \cpu_0|pc_register|pc[4]~5_cout  = CARRY((\pwm_0|r_Counter|q [0] & \pwm_0|r_Counter|q [1]))

	.dataa(\pwm_0|r_Counter|q [0]),
	.datab(\pwm_0|r_Counter|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_0|pc_register|pc[4]~5_cout ));
// synopsys translate_off
defparam \cpu_0|pc_register|pc[4]~5 .lut_mask = 16'h0088;
defparam \cpu_0|pc_register|pc[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \cpu_0|pc_register|pc[4]~6 (
// Equation(s):
// \cpu_0|pc_register|pc[4]~6_combout  = (\cpu_0|pc_register|pc [4] & (!\cpu_0|pc_register|pc[4]~5_cout )) # (!\cpu_0|pc_register|pc [4] & ((\cpu_0|pc_register|pc[4]~5_cout ) # (GND)))
// \cpu_0|pc_register|pc[4]~7  = CARRY((!\cpu_0|pc_register|pc[4]~5_cout ) # (!\cpu_0|pc_register|pc [4]))

	.dataa(vcc),
	.datab(\cpu_0|pc_register|pc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|pc_register|pc[4]~5_cout ),
	.combout(\cpu_0|pc_register|pc[4]~6_combout ),
	.cout(\cpu_0|pc_register|pc[4]~7 ));
// synopsys translate_off
defparam \cpu_0|pc_register|pc[4]~6 .lut_mask = 16'h3C3F;
defparam \cpu_0|pc_register|pc[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \cpu_0|pc_register|pc[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|pc_register|pc[4]~6_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|pc_register|pc [4]));

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \cpu_0|pc_register|pc[5]~8 (
// Equation(s):
// \cpu_0|pc_register|pc[5]~8_combout  = (\cpu_0|pc_register|pc [5] & (\cpu_0|pc_register|pc[4]~7  $ (GND))) # (!\cpu_0|pc_register|pc [5] & (!\cpu_0|pc_register|pc[4]~7  & VCC))
// \cpu_0|pc_register|pc[5]~9  = CARRY((\cpu_0|pc_register|pc [5] & !\cpu_0|pc_register|pc[4]~7 ))

	.dataa(vcc),
	.datab(\cpu_0|pc_register|pc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|pc_register|pc[4]~7 ),
	.combout(\cpu_0|pc_register|pc[5]~8_combout ),
	.cout(\cpu_0|pc_register|pc[5]~9 ));
// synopsys translate_off
defparam \cpu_0|pc_register|pc[5]~8 .lut_mask = 16'hC30C;
defparam \cpu_0|pc_register|pc[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \cpu_0|pc_register|pc[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|pc_register|pc[5]~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|pc_register|pc [5]));

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \cpu_0|pc_register|pc[6]~10 (
// Equation(s):
// \cpu_0|pc_register|pc[6]~10_combout  = (\cpu_0|pc_register|pc [6] & (!\cpu_0|pc_register|pc[5]~9 )) # (!\cpu_0|pc_register|pc [6] & ((\cpu_0|pc_register|pc[5]~9 ) # (GND)))
// \cpu_0|pc_register|pc[6]~11  = CARRY((!\cpu_0|pc_register|pc[5]~9 ) # (!\cpu_0|pc_register|pc [6]))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|pc_register|pc[5]~9 ),
	.combout(\cpu_0|pc_register|pc[6]~10_combout ),
	.cout(\cpu_0|pc_register|pc[6]~11 ));
// synopsys translate_off
defparam \cpu_0|pc_register|pc[6]~10 .lut_mask = 16'h5A5F;
defparam \cpu_0|pc_register|pc[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \cpu_0|pc_register|pc[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|pc_register|pc[6]~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|pc_register|pc [6]));

// Location: LCCOMB_X36_Y26_N28
cycloneii_lcell_comb \pwm_0|r_Counter|q[0]~21 (
// Equation(s):
// \pwm_0|r_Counter|q[0]~21_combout  = !\pwm_0|r_Counter|q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\pwm_0|r_Counter|q[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pwm_0|r_Counter|q[0]~21 .lut_mask = 16'h00FF;
defparam \pwm_0|r_Counter|q[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N19
cycloneii_lcell_ff \pwm_0|r_Counter|q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pwm_0|r_Counter|q[0]~21_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Counter|q [0]));

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \cpu_0|I_MEM|rom~0 (
// Equation(s):
// \cpu_0|I_MEM|rom~0_combout  = (\cpu_0|pc_register|pc [5]) # ((\pwm_0|r_Counter|q [0] & (\pwm_0|r_Counter|q [1] & \cpu_0|pc_register|pc [4])))

	.dataa(\cpu_0|pc_register|pc [5]),
	.datab(\pwm_0|r_Counter|q [0]),
	.datac(\pwm_0|r_Counter|q [1]),
	.datad(\cpu_0|pc_register|pc [4]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~0 .lut_mask = 16'hEAAA;
defparam \cpu_0|I_MEM|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \cpu_0|pc_register|pc[7]~12 (
// Equation(s):
// \cpu_0|pc_register|pc[7]~12_combout  = \cpu_0|pc_register|pc [7] $ (!\cpu_0|pc_register|pc[6]~11 )

	.dataa(vcc),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|pc_register|pc[6]~11 ),
	.combout(\cpu_0|pc_register|pc[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|pc_register|pc[7]~12 .lut_mask = 16'hC3C3;
defparam \cpu_0|pc_register|pc[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \cpu_0|pc_register|pc[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|pc_register|pc[7]~12_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|pc_register|pc [7]));

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \cpu_0|Control|WideOr8~0 (
// Equation(s):
// \cpu_0|Control|WideOr8~0_combout  = (!\cpu_0|pc_register|pc [7] & ((!\cpu_0|I_MEM|rom~0_combout ) # (!\cpu_0|pc_register|pc [6])))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(vcc),
	.datad(\cpu_0|I_MEM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|Control|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Control|WideOr8~0 .lut_mask = 16'h1133;
defparam \cpu_0|Control|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \cpu_0|I_MEM|rom~5 (
// Equation(s):
// \cpu_0|I_MEM|rom~5_combout  = (\cpu_0|pc_register|pc [5]) # ((\cpu_0|pc_register|pc [4] & ((\pwm_0|r_Counter|q [0]) # (\pwm_0|r_Counter|q [1]))))

	.dataa(\cpu_0|pc_register|pc [5]),
	.datab(\pwm_0|r_Counter|q [0]),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\pwm_0|r_Counter|q [1]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~5 .lut_mask = 16'hFAEA;
defparam \cpu_0|I_MEM|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \cpu_0|I_MEM|rom~6 (
// Equation(s):
// \cpu_0|I_MEM|rom~6_combout  = (!\cpu_0|pc_register|pc [7] & ((\cpu_0|pc_register|pc [6] & ((!\cpu_0|I_MEM|rom~0_combout ))) # (!\cpu_0|pc_register|pc [6] & (\cpu_0|I_MEM|rom~5_combout ))))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(\cpu_0|I_MEM|rom~5_combout ),
	.datad(\cpu_0|I_MEM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~6 .lut_mask = 16'h1032;
defparam \cpu_0|I_MEM|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \cpu_0|I_MEM|rom~1 (
// Equation(s):
// \cpu_0|I_MEM|rom~1_combout  = (\cpu_0|pc_register|pc [5]) # ((\pwm_0|r_Counter|q [0] & (\pwm_0|r_Counter|q [1] & !\cpu_0|pc_register|pc [4])) # (!\pwm_0|r_Counter|q [0] & (!\pwm_0|r_Counter|q [1] & \cpu_0|pc_register|pc [4])))

	.dataa(\cpu_0|pc_register|pc [5]),
	.datab(\pwm_0|r_Counter|q [0]),
	.datac(\pwm_0|r_Counter|q [1]),
	.datad(\cpu_0|pc_register|pc [4]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~1 .lut_mask = 16'hABEA;
defparam \cpu_0|I_MEM|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \cpu_0|I_MEM|rom~2 (
// Equation(s):
// \cpu_0|I_MEM|rom~2_combout  = (!\cpu_0|pc_register|pc [7] & ((\cpu_0|pc_register|pc [6] & ((!\cpu_0|I_MEM|rom~0_combout ))) # (!\cpu_0|pc_register|pc [6] & (\cpu_0|I_MEM|rom~1_combout ))))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(\cpu_0|I_MEM|rom~1_combout ),
	.datad(\cpu_0|I_MEM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~2 .lut_mask = 16'h1032;
defparam \cpu_0|I_MEM|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \cpu_0|REG|RD2[1]~47 (
// Equation(s):
// \cpu_0|REG|RD2[1]~47_combout  = (\cpu_0|REG|RF~1089_combout  & (!\cpu_0|pc_register|pc [7] & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|REG|RF~1089_combout ),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[1]~47 .lut_mask = 16'h020A;
defparam \cpu_0|REG|RD2[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \cpu_0|I_MEM|rom~17 (
// Equation(s):
// \cpu_0|I_MEM|rom~17_combout  = (!\cpu_0|pc_register|pc [5] & (\pwm_0|r_Counter|q [0] & (\cpu_0|pc_register|pc [4] $ (\pwm_0|r_Counter|q [1]))))

	.dataa(\cpu_0|pc_register|pc [4]),
	.datab(\cpu_0|pc_register|pc [5]),
	.datac(\pwm_0|r_Counter|q [1]),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~17 .lut_mask = 16'h1200;
defparam \cpu_0|I_MEM|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneii_lcell_comb \cpu_0|Control|Decoder0~5 (
// Equation(s):
// \cpu_0|Control|Decoder0~5_combout  = (\cpu_0|pc_register|pc [6]) # ((\cpu_0|pc_register|pc [7]) # (!\cpu_0|I_MEM|rom~17_combout ))

	.dataa(vcc),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|I_MEM|rom~17_combout ),
	.cin(gnd),
	.combout(\cpu_0|Control|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Control|Decoder0~5 .lut_mask = 16'hFCFF;
defparam \cpu_0|Control|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneii_lcell_comb \cpu_0|REG|RD2[3]~49 (
// Equation(s):
// \cpu_0|REG|RD2[3]~49_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1114_combout  & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|REG|RF~1114_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[3]~49 .lut_mask = 16'h1050;
defparam \cpu_0|REG|RD2[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneii_lcell_comb \cpu_0|Control|Decoder0~3 (
// Equation(s):
// \cpu_0|Control|Decoder0~3_combout  = (\cpu_0|pc_register|pc [6] & (((!\pwm_0|r_Counter|q [0])))) # (!\cpu_0|pc_register|pc [6] & (\cpu_0|pc_register|pc [4] & ((\pwm_0|r_Counter|q [1]) # (!\pwm_0|r_Counter|q [0]))))

	.dataa(\cpu_0|pc_register|pc [4]),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\pwm_0|r_Counter|q [0]),
	.datad(\pwm_0|r_Counter|q [1]),
	.cin(gnd),
	.combout(\cpu_0|Control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Control|Decoder0~3 .lut_mask = 16'h2E0E;
defparam \cpu_0|Control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneii_lcell_comb \cpu_0|Control|Decoder0~4 (
// Equation(s):
// \cpu_0|Control|Decoder0~4_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|Control|Decoder0~2_combout  $ (((\cpu_0|pc_register|pc [5] & \cpu_0|Control|Decoder0~3_combout )))))

	.dataa(\cpu_0|Control|Decoder0~2_combout ),
	.datab(\cpu_0|pc_register|pc [5]),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|Control|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|Control|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Control|Decoder0~4 .lut_mask = 16'h060A;
defparam \cpu_0|Control|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \cpu_0|I_MEM|rom~15 (
// Equation(s):
// \cpu_0|I_MEM|rom~15_combout  = (\cpu_0|pc_register|pc [6] & (((!\pwm_0|r_Counter|q [0]) # (!\cpu_0|pc_register|pc [4])) # (!\pwm_0|r_Counter|q [1]))) # (!\cpu_0|pc_register|pc [6] & ((\cpu_0|pc_register|pc [4] & ((\pwm_0|r_Counter|q [0]))) # 
// (!\cpu_0|pc_register|pc [4] & (\pwm_0|r_Counter|q [1]))))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\pwm_0|r_Counter|q [1]),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~15 .lut_mask = 16'h7EAE;
defparam \cpu_0|I_MEM|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \cpu_0|I_MEM|rom~7 (
// Equation(s):
// \cpu_0|I_MEM|rom~7_combout  = (!\cpu_0|pc_register|pc [7] & (!\cpu_0|pc_register|pc [6] & ((\pwm_0|r_Counter|q [1]) # (\cpu_0|pc_register|pc [4]))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\pwm_0|r_Counter|q [1]),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~7 .lut_mask = 16'h0054;
defparam \cpu_0|I_MEM|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \cpu_0|I_MEM|rom~16 (
// Equation(s):
// \cpu_0|I_MEM|rom~16_combout  = (\cpu_0|pc_register|pc [5] & (((\cpu_0|I_MEM|rom~7_combout )))) # (!\cpu_0|pc_register|pc [5] & (!\cpu_0|pc_register|pc [7] & (\cpu_0|I_MEM|rom~15_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|I_MEM|rom~15_combout ),
	.datac(\cpu_0|I_MEM|rom~7_combout ),
	.datad(\cpu_0|pc_register|pc [5]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~16 .lut_mask = 16'hF044;
defparam \cpu_0|I_MEM|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \cpu_0|I_MEM|rom~14 (
// Equation(s):
// \cpu_0|I_MEM|rom~14_combout  = (\cpu_0|pc_register|pc [5] & (((\cpu_0|I_MEM|rom~7_combout )))) # (!\cpu_0|pc_register|pc [5] & (\cpu_0|I_MEM|rom~13_combout  & (!\cpu_0|pc_register|pc [7])))

	.dataa(\cpu_0|I_MEM|rom~13_combout ),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(\cpu_0|I_MEM|rom~7_combout ),
	.datad(\cpu_0|pc_register|pc [5]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~14 .lut_mask = 16'hF022;
defparam \cpu_0|I_MEM|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \cpu_0|I_MEM|rom~8 (
// Equation(s):
// \cpu_0|I_MEM|rom~8_combout  = (\pwm_0|r_Counter|q [0] & ((\cpu_0|pc_register|pc [4] & ((!\pwm_0|r_Counter|q [1]))) # (!\cpu_0|pc_register|pc [4] & (\cpu_0|pc_register|pc [6])))) # (!\pwm_0|r_Counter|q [0] & (\cpu_0|pc_register|pc [6]))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\pwm_0|r_Counter|q [0]),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\pwm_0|r_Counter|q [1]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~8 .lut_mask = 16'h2AEA;
defparam \cpu_0|I_MEM|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \cpu_0|I_MEM|rom~9 (
// Equation(s):
// \cpu_0|I_MEM|rom~9_combout  = (\cpu_0|pc_register|pc [5] & (((\cpu_0|I_MEM|rom~7_combout )))) # (!\cpu_0|pc_register|pc [5] & (!\cpu_0|pc_register|pc [7] & (\cpu_0|I_MEM|rom~8_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|I_MEM|rom~8_combout ),
	.datac(\cpu_0|pc_register|pc [5]),
	.datad(\cpu_0|I_MEM|rom~7_combout ),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~9 .lut_mask = 16'hF404;
defparam \cpu_0|I_MEM|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
cycloneii_lcell_comb \cpu_0|REG|Equal0~0 (
// Equation(s):
// \cpu_0|REG|Equal0~0_combout  = (!\cpu_0|I_MEM|rom~12_combout  & (!\cpu_0|I_MEM|rom~16_combout  & (!\cpu_0|I_MEM|rom~14_combout  & !\cpu_0|I_MEM|rom~9_combout )))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|I_MEM|rom~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu_0|REG|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \cpu_0|REG|RF~32feeder (
// Equation(s):
// \cpu_0|REG|RF~32feeder_combout  = \cpu_0|WD3[0]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~32feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneii_lcell_comb \cpu_0|I_MEM|rom~20 (
// Equation(s):
// \cpu_0|I_MEM|rom~20_combout  = (!\pwm_0|r_Counter|q [0] & ((\cpu_0|pc_register|pc [4] & (!\cpu_0|pc_register|pc [5])) # (!\cpu_0|pc_register|pc [4] & (\cpu_0|pc_register|pc [5] & !\pwm_0|r_Counter|q [1]))))

	.dataa(\cpu_0|pc_register|pc [4]),
	.datab(\cpu_0|pc_register|pc [5]),
	.datac(\pwm_0|r_Counter|q [0]),
	.datad(\pwm_0|r_Counter|q [1]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~20 .lut_mask = 16'h0206;
defparam \cpu_0|I_MEM|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneii_lcell_comb \cpu_0|A3[0]~2 (
// Equation(s):
// \cpu_0|A3[0]~2_combout  = (\cpu_0|I_MEM|rom~4_combout ) # ((!\cpu_0|pc_register|pc [6] & (\cpu_0|I_MEM|rom~20_combout  & \cpu_0|pc_register|pc [7])))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|I_MEM|rom~20_combout ),
	.datad(\cpu_0|pc_register|pc [7]),
	.cin(gnd),
	.combout(\cpu_0|A3[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|A3[0]~2 .lut_mask = 16'hBAAA;
defparam \cpu_0|A3[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneii_lcell_comb \cpu_0|A3[1]~1 (
// Equation(s):
// \cpu_0|A3[1]~1_combout  = (\cpu_0|I_MEM|rom~2_combout ) # ((!\cpu_0|pc_register|pc [6] & (\cpu_0|pc_register|pc [7] & \cpu_0|I_MEM|rom~20_combout )))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|I_MEM|rom~20_combout ),
	.cin(gnd),
	.combout(\cpu_0|A3[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|A3[1]~1 .lut_mask = 16'hBAAA;
defparam \cpu_0|A3[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneii_lcell_comb \cpu_0|A3[2]~0 (
// Equation(s):
// \cpu_0|A3[2]~0_combout  = (\cpu_0|I_MEM|rom~6_combout ) # ((\cpu_0|pc_register|pc [7] & (\cpu_0|I_MEM|rom~20_combout  & !\cpu_0|pc_register|pc [6])))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|I_MEM|rom~20_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|A3[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|A3[2]~0 .lut_mask = 16'hF0F8;
defparam \cpu_0|A3[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1358 (
// Equation(s):
// \cpu_0|REG|RF~1358_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|A3[0]~2_combout  & (!\cpu_0|A3[1]~1_combout  & !\cpu_0|A3[2]~0_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|A3[0]~2_combout ),
	.datac(\cpu_0|A3[1]~1_combout ),
	.datad(\cpu_0|A3[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1358_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1358 .lut_mask = 16'h0004;
defparam \cpu_0|REG|RF~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1377 (
// Equation(s):
// \cpu_0|REG|RF~1377_combout  = (\cpu_0|REG|RF~1358_combout  & ((\cpu_0|pc_register|pc [7]) # ((\cpu_0|I_MEM|rom~0_combout  & \cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|I_MEM|rom~0_combout ),
	.datab(\cpu_0|REG|RF~1358_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|pc_register|pc [7]),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1377_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1377 .lut_mask = 16'hCC80;
defparam \cpu_0|REG|RF~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N17
cycloneii_lcell_ff \cpu_0|REG|RF~32 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~32feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~32_regout ));

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \cpu_0|I_MEM|rom~10 (
// Equation(s):
// \cpu_0|I_MEM|rom~10_combout  = (\cpu_0|pc_register|pc [6] & (\pwm_0|r_Counter|q [0] & ((!\cpu_0|pc_register|pc [4]) # (!\pwm_0|r_Counter|q [1])))) # (!\cpu_0|pc_register|pc [6] & ((\cpu_0|pc_register|pc [4] & ((\pwm_0|r_Counter|q [0]))) # 
// (!\cpu_0|pc_register|pc [4] & (\pwm_0|r_Counter|q [1]))))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\pwm_0|r_Counter|q [1]),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~10 .lut_mask = 16'h7E04;
defparam \cpu_0|I_MEM|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneii_lcell_comb \cpu_0|I_MEM|rom~11 (
// Equation(s):
// \cpu_0|I_MEM|rom~11_combout  = (!\cpu_0|pc_register|pc [7] & ((\pwm_0|r_Counter|q [0]) # (!\cpu_0|pc_register|pc [5])))

	.dataa(\cpu_0|pc_register|pc [5]),
	.datab(vcc),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~11 .lut_mask = 16'h0F05;
defparam \cpu_0|I_MEM|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneii_lcell_comb \cpu_0|I_MEM|rom~12 (
// Equation(s):
// \cpu_0|I_MEM|rom~12_combout  = (\cpu_0|I_MEM|rom~10_combout  & (\cpu_0|I_MEM|rom~11_combout  & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|pc_register|pc [5]))))

	.dataa(\cpu_0|pc_register|pc [5]),
	.datab(\cpu_0|I_MEM|rom~10_combout ),
	.datac(\cpu_0|I_MEM|rom~11_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~12 .lut_mask = 16'h40C0;
defparam \cpu_0|I_MEM|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1090 (
// Equation(s):
// \cpu_0|REG|RF~1090_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~32_regout ))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~0_regout 
// ))))

	.dataa(\cpu_0|REG|RF~0_regout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|REG|RF~32_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1090_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1090 .lut_mask = 16'hFC22;
defparam \cpu_0|REG|RF~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \cpu_0|REG|RF~64feeder (
// Equation(s):
// \cpu_0|REG|RF~64feeder_combout  = \cpu_0|WD3[0]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~64feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1355 (
// Equation(s):
// \cpu_0|REG|RF~1355_combout  = (!\cpu_0|pc_register|pc [7] & (!\cpu_0|A3[0]~2_combout  & (\cpu_0|A3[1]~1_combout  & !\cpu_0|A3[2]~0_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|A3[0]~2_combout ),
	.datac(\cpu_0|A3[1]~1_combout ),
	.datad(\cpu_0|A3[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1355_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1355 .lut_mask = 16'h0010;
defparam \cpu_0|REG|RF~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1376 (
// Equation(s):
// \cpu_0|REG|RF~1376_combout  = (\cpu_0|REG|RF~1355_combout  & ((\cpu_0|pc_register|pc [7]) # ((\cpu_0|I_MEM|rom~0_combout  & \cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|I_MEM|rom~0_combout ),
	.datab(\cpu_0|REG|RF~1355_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|pc_register|pc [7]),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1376_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1376 .lut_mask = 16'hCC80;
defparam \cpu_0|REG|RF~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N17
cycloneii_lcell_ff \cpu_0|REG|RF~64 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~64feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~64_regout ));

// Location: LCCOMB_X36_Y25_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1362 (
// Equation(s):
// \cpu_0|REG|RF~1362_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|A3[0]~2_combout  & (\cpu_0|A3[1]~1_combout  & !\cpu_0|A3[2]~0_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|A3[0]~2_combout ),
	.datac(\cpu_0|A3[1]~1_combout ),
	.datad(\cpu_0|A3[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1362_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1362 .lut_mask = 16'h0040;
defparam \cpu_0|REG|RF~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1379 (
// Equation(s):
// \cpu_0|REG|RF~1379_combout  = (\cpu_0|REG|RF~1362_combout  & ((\cpu_0|pc_register|pc [7]) # ((\cpu_0|I_MEM|rom~0_combout  & \cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|I_MEM|rom~0_combout ),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|REG|RF~1362_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1379_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1379 .lut_mask = 16'hF800;
defparam \cpu_0|REG|RF~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N13
cycloneii_lcell_ff \cpu_0|REG|RF~96 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~96_regout ));

// Location: LCCOMB_X35_Y22_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1091 (
// Equation(s):
// \cpu_0|REG|RF~1091_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1090_combout  & ((\cpu_0|REG|RF~96_regout ))) # (!\cpu_0|REG|RF~1090_combout  & (\cpu_0|REG|RF~64_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1090_combout ))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1090_combout ),
	.datac(\cpu_0|REG|RF~64_regout ),
	.datad(\cpu_0|REG|RF~96_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1091_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1091 .lut_mask = 16'hEC64;
defparam \cpu_0|REG|RF~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1375 (
// Equation(s):
// \cpu_0|REG|RF~1375_combout  = (\cpu_0|REG|RF~1367_combout  & ((\cpu_0|pc_register|pc [7]) # ((\cpu_0|I_MEM|rom~0_combout  & \cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|REG|RF~1367_combout ),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(\cpu_0|I_MEM|rom~0_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1375_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1375 .lut_mask = 16'hA888;
defparam \cpu_0|REG|RF~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N27
cycloneii_lcell_ff \cpu_0|REG|RF~224 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~224_regout ));

// Location: LCCOMB_X36_Y25_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1364 (
// Equation(s):
// \cpu_0|REG|RF~1364_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|A3[0]~2_combout  & (!\cpu_0|A3[1]~1_combout  & \cpu_0|A3[2]~0_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|A3[0]~2_combout ),
	.datac(\cpu_0|A3[1]~1_combout ),
	.datad(\cpu_0|A3[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1364_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1364 .lut_mask = 16'h0400;
defparam \cpu_0|REG|RF~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1372 (
// Equation(s):
// \cpu_0|REG|RF~1372_combout  = (\cpu_0|REG|RF~1364_combout  & ((\cpu_0|pc_register|pc [7]) # ((\cpu_0|I_MEM|rom~0_combout  & \cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|I_MEM|rom~0_combout ),
	.datab(\cpu_0|REG|RF~1364_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|pc_register|pc [7]),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1372_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1372 .lut_mask = 16'hCC80;
defparam \cpu_0|REG|RF~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N9
cycloneii_lcell_ff \cpu_0|REG|RF~160 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~160_regout ));

// Location: LCCOMB_X40_Y25_N8
cycloneii_lcell_comb \cpu_0|REG|RD1[0]~2 (
// Equation(s):
// \cpu_0|REG|RD1[0]~2_combout  = (\cpu_0|REG|RF~1092_combout  & ((\cpu_0|REG|RF~224_regout ) # ((!\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|REG|RF~1092_combout  & (((\cpu_0|REG|RF~160_regout  & \cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|REG|RF~1092_combout ),
	.datab(\cpu_0|REG|RF~224_regout ),
	.datac(\cpu_0|REG|RF~160_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[0]~2 .lut_mask = 16'hD8AA;
defparam \cpu_0|REG|RD1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \cpu_0|REG|RD1[0]~3 (
// Equation(s):
// \cpu_0|REG|RD1[0]~3_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RD1[0]~2_combout ))) # (!\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~1091_combout ))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(vcc),
	.datac(\cpu_0|REG|RF~1091_combout ),
	.datad(\cpu_0|REG|RD1[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[0]~3 .lut_mask = 16'hFA50;
defparam \cpu_0|REG|RD1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \cpu_0|REG|RD1[0]~9 (
// Equation(s):
// \cpu_0|REG|RD1[0]~9_combout  = (!\cpu_0|REG|Equal0~0_combout  & ((\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RD1[0]~8_combout )) # (!\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RD1[0]~3_combout )))))

	.dataa(\cpu_0|REG|RD1[0]~8_combout ),
	.datab(\cpu_0|REG|Equal0~0_combout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RD1[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[0]~9 .lut_mask = 16'h2320;
defparam \cpu_0|REG|RD1[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneii_lcell_comb \cpu_0|ALU|Add0~0 (
// Equation(s):
// \cpu_0|ALU|Add0~0_combout  = (\cpu_0|srcB[0]~19_combout  & (\cpu_0|REG|RD1[0]~9_combout  $ (VCC))) # (!\cpu_0|srcB[0]~19_combout  & (\cpu_0|REG|RD1[0]~9_combout  & VCC))
// \cpu_0|ALU|Add0~1  = CARRY((\cpu_0|srcB[0]~19_combout  & \cpu_0|REG|RD1[0]~9_combout ))

	.dataa(\cpu_0|srcB[0]~19_combout ),
	.datab(\cpu_0|REG|RD1[0]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|ALU|Add0~0_combout ),
	.cout(\cpu_0|ALU|Add0~1 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~0 .lut_mask = 16'h6688;
defparam \cpu_0|ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1356 (
// Equation(s):
// \cpu_0|REG|RF~1356_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((!\cpu_0|pc_register|pc [6] & \cpu_0|I_MEM|rom~17_combout )) # (!\cpu_0|I_MEM|rom~22_combout )))

	.dataa(\cpu_0|I_MEM|rom~22_combout ),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|I_MEM|rom~17_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1356_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1356 .lut_mask = 16'h7050;
defparam \cpu_0|REG|RF~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1365 (
// Equation(s):
// \cpu_0|REG|RF~1365_combout  = (!\cpu_0|pc_register|pc [7] & (!\cpu_0|A3[0]~2_combout  & (\cpu_0|A3[1]~1_combout  & \cpu_0|A3[2]~0_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|A3[0]~2_combout ),
	.datac(\cpu_0|A3[1]~1_combout ),
	.datad(\cpu_0|A3[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1365_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1365 .lut_mask = 16'h1000;
defparam \cpu_0|REG|RF~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1369 (
// Equation(s):
// \cpu_0|REG|RF~1369_combout  = (\cpu_0|REG|RF~1356_combout  & \cpu_0|REG|RF~1365_combout )

	.dataa(vcc),
	.datab(\cpu_0|REG|RF~1356_combout ),
	.datac(vcc),
	.datad(\cpu_0|REG|RF~1365_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1369_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1369 .lut_mask = 16'hCC00;
defparam \cpu_0|REG|RF~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N23
cycloneii_lcell_ff \cpu_0|REG|RF~450 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~450_regout ));

// Location: LCCOMB_X36_Y25_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1367 (
// Equation(s):
// \cpu_0|REG|RF~1367_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|A3[0]~2_combout  & (\cpu_0|A3[1]~1_combout  & \cpu_0|A3[2]~0_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|A3[0]~2_combout ),
	.datac(\cpu_0|A3[1]~1_combout ),
	.datad(\cpu_0|A3[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1367_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1367 .lut_mask = 16'h4000;
defparam \cpu_0|REG|RF~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1371 (
// Equation(s):
// \cpu_0|REG|RF~1371_combout  = (\cpu_0|REG|RF~1356_combout  & \cpu_0|REG|RF~1367_combout )

	.dataa(vcc),
	.datab(\cpu_0|REG|RF~1356_combout ),
	.datac(vcc),
	.datad(\cpu_0|REG|RF~1367_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1371_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1371 .lut_mask = 16'hCC00;
defparam \cpu_0|REG|RF~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N25
cycloneii_lcell_ff \cpu_0|REG|RF~482 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~482_regout ));

// Location: LCCOMB_X36_Y25_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1366 (
// Equation(s):
// \cpu_0|REG|RF~1366_combout  = (!\cpu_0|pc_register|pc [7] & (!\cpu_0|A3[0]~2_combout  & (!\cpu_0|A3[1]~1_combout  & \cpu_0|A3[2]~0_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|A3[0]~2_combout ),
	.datac(\cpu_0|A3[1]~1_combout ),
	.datad(\cpu_0|A3[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1366_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1366 .lut_mask = 16'h0100;
defparam \cpu_0|REG|RF~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1370 (
// Equation(s):
// \cpu_0|REG|RF~1370_combout  = (\cpu_0|REG|RF~1356_combout  & \cpu_0|REG|RF~1366_combout )

	.dataa(vcc),
	.datab(\cpu_0|REG|RF~1356_combout ),
	.datac(vcc),
	.datad(\cpu_0|REG|RF~1366_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1370_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1370 .lut_mask = 16'hCC00;
defparam \cpu_0|REG|RF~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N21
cycloneii_lcell_ff \cpu_0|REG|RF~386 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~386_regout ));

// Location: LCCOMB_X43_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~418feeder (
// Equation(s):
// \cpu_0|REG|RF~418feeder_combout  = \cpu_0|WD3[2]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[2]~7_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~418feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~418feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~418feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1368 (
// Equation(s):
// \cpu_0|REG|RF~1368_combout  = (\cpu_0|REG|RF~1364_combout  & \cpu_0|REG|RF~1356_combout )

	.dataa(\cpu_0|REG|RF~1364_combout ),
	.datab(\cpu_0|REG|RF~1356_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1368_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1368 .lut_mask = 16'h8888;
defparam \cpu_0|REG|RF~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N7
cycloneii_lcell_ff \cpu_0|REG|RF~418 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~418feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~418_regout ));

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1057 (
// Equation(s):
// \cpu_0|REG|RF~1057_combout  = (\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|I_MEM|rom~12_combout )) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~418_regout ))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~386_regout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~386_regout ),
	.datad(\cpu_0|REG|RF~418_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1057_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1057 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1058 (
// Equation(s):
// \cpu_0|REG|RF~1058_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1057_combout  & ((\cpu_0|REG|RF~482_regout ))) # (!\cpu_0|REG|RF~1057_combout  & (\cpu_0|REG|RF~450_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1057_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~450_regout ),
	.datac(\cpu_0|REG|RF~482_regout ),
	.datad(\cpu_0|REG|RF~1057_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1058_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1058 .lut_mask = 16'hF588;
defparam \cpu_0|REG|RF~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1359 (
// Equation(s):
// \cpu_0|REG|RF~1359_combout  = (\cpu_0|REG|RF~1356_combout  & \cpu_0|REG|RF~1358_combout )

	.dataa(\cpu_0|REG|RF~1356_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|REG|RF~1358_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1359_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1359 .lut_mask = 16'hAA00;
defparam \cpu_0|REG|RF~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N19
cycloneii_lcell_ff \cpu_0|REG|RF~290 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~290_regout ));

// Location: LCCOMB_X35_Y25_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1357 (
// Equation(s):
// \cpu_0|REG|RF~1357_combout  = (\cpu_0|REG|RF~1356_combout  & \cpu_0|REG|RF~1355_combout )

	.dataa(\cpu_0|REG|RF~1356_combout ),
	.datab(\cpu_0|REG|RF~1355_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1357_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1357 .lut_mask = 16'h8888;
defparam \cpu_0|REG|RF~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N19
cycloneii_lcell_ff \cpu_0|REG|RF~322 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~322_regout ));

// Location: LCCOMB_X36_Y25_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1360 (
// Equation(s):
// \cpu_0|REG|RF~1360_combout  = (\cpu_0|pc_register|pc [7]) # ((!\cpu_0|A3[0]~2_combout  & (!\cpu_0|A3[1]~1_combout  & !\cpu_0|A3[2]~0_combout )))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|A3[0]~2_combout ),
	.datac(\cpu_0|A3[1]~1_combout ),
	.datad(\cpu_0|A3[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1360_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1360 .lut_mask = 16'hAAAB;
defparam \cpu_0|REG|RF~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1361 (
// Equation(s):
// \cpu_0|REG|RF~1361_combout  = (\cpu_0|REG|RF~1356_combout  & \cpu_0|REG|RF~1360_combout )

	.dataa(\cpu_0|REG|RF~1356_combout ),
	.datab(vcc),
	.datac(\cpu_0|REG|RF~1360_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1361_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1361 .lut_mask = 16'hA0A0;
defparam \cpu_0|REG|RF~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N5
cycloneii_lcell_ff \cpu_0|REG|RF~258 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~258_regout ));

// Location: LCCOMB_X40_Y26_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1052 (
// Equation(s):
// \cpu_0|REG|RF~1052_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~322_regout ) # ((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~258_regout  & !\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~322_regout ),
	.datac(\cpu_0|REG|RF~258_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1052_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1052 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1053 (
// Equation(s):
// \cpu_0|REG|RF~1053_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1052_combout  & (\cpu_0|REG|RF~354_regout )) # (!\cpu_0|REG|RF~1052_combout  & ((\cpu_0|REG|RF~290_regout ))))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1052_combout 
// ))))

	.dataa(\cpu_0|REG|RF~354_regout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~290_regout ),
	.datad(\cpu_0|REG|RF~1052_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1053_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1053 .lut_mask = 16'hBBC0;
defparam \cpu_0|REG|RF~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1378 (
// Equation(s):
// \cpu_0|REG|RF~1378_combout  = (\cpu_0|REG|RF~1360_combout  & ((\cpu_0|pc_register|pc [7]) # ((\cpu_0|I_MEM|rom~0_combout  & \cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|I_MEM|rom~0_combout ),
	.datab(\cpu_0|REG|RF~1360_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|pc_register|pc [7]),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1378_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1378 .lut_mask = 16'hCC80;
defparam \cpu_0|REG|RF~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N19
cycloneii_lcell_ff \cpu_0|REG|RF~2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~2_regout ));

// Location: LCFF_X35_Y22_N19
cycloneii_lcell_ff \cpu_0|REG|RF~66 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~66_regout ));

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1054 (
// Equation(s):
// \cpu_0|REG|RF~1054_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout ) # ((\cpu_0|REG|RF~66_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~2_regout )))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~2_regout ),
	.datad(\cpu_0|REG|RF~66_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1054_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1054 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N21
cycloneii_lcell_ff \cpu_0|REG|RF~34 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~34_regout ));

// Location: LCCOMB_X35_Y22_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1055 (
// Equation(s):
// \cpu_0|REG|RF~1055_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1054_combout  & (\cpu_0|REG|RF~98_regout )) # (!\cpu_0|REG|RF~1054_combout  & ((\cpu_0|REG|RF~34_regout ))))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~1054_combout ))

	.dataa(\cpu_0|I_MEM|rom~12_combout ),
	.datab(\cpu_0|REG|RF~1054_combout ),
	.datac(\cpu_0|REG|RF~98_regout ),
	.datad(\cpu_0|REG|RF~34_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1055_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1055 .lut_mask = 16'hE6C4;
defparam \cpu_0|REG|RF~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1056 (
// Equation(s):
// \cpu_0|REG|RF~1056_combout  = (\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|I_MEM|rom~16_combout )) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~1053_combout )) # (!\cpu_0|I_MEM|rom~16_combout  & 
// ((\cpu_0|REG|RF~1055_combout )))))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|I_MEM|rom~16_combout ),
	.datac(\cpu_0|REG|RF~1053_combout ),
	.datad(\cpu_0|REG|RF~1055_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1056_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1056 .lut_mask = 16'hD9C8;
defparam \cpu_0|REG|RF~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1059 (
// Equation(s):
// \cpu_0|REG|RF~1059_combout  = (\cpu_0|REG|RF~1056_combout  & (((\cpu_0|REG|RF~1058_combout ) # (!\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|REG|RF~1056_combout  & (\cpu_0|REG|RF~1051_combout  & ((\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~1051_combout ),
	.datab(\cpu_0|REG|RF~1058_combout ),
	.datac(\cpu_0|REG|RF~1056_combout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1059_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1059 .lut_mask = 16'hCAF0;
defparam \cpu_0|REG|RF~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneii_lcell_comb \cpu_0|REG|RD1[2]~0 (
// Equation(s):
// \cpu_0|REG|RD1[2]~0_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1059_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|Equal0~0_combout ),
	.datad(\cpu_0|REG|RF~1059_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[2]~0 .lut_mask = 16'h0F00;
defparam \cpu_0|REG|RD1[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneii_lcell_comb \cpu_0|ALU|Add0~2 (
// Equation(s):
// \cpu_0|ALU|Add0~2_combout  = (\cpu_0|REG|RD1[1]~1_combout  & ((\cpu_0|srcB[1]~18_combout  & (\cpu_0|ALU|Add0~1  & VCC)) # (!\cpu_0|srcB[1]~18_combout  & (!\cpu_0|ALU|Add0~1 )))) # (!\cpu_0|REG|RD1[1]~1_combout  & ((\cpu_0|srcB[1]~18_combout  & 
// (!\cpu_0|ALU|Add0~1 )) # (!\cpu_0|srcB[1]~18_combout  & ((\cpu_0|ALU|Add0~1 ) # (GND)))))
// \cpu_0|ALU|Add0~3  = CARRY((\cpu_0|REG|RD1[1]~1_combout  & (!\cpu_0|srcB[1]~18_combout  & !\cpu_0|ALU|Add0~1 )) # (!\cpu_0|REG|RD1[1]~1_combout  & ((!\cpu_0|ALU|Add0~1 ) # (!\cpu_0|srcB[1]~18_combout ))))

	.dataa(\cpu_0|REG|RD1[1]~1_combout ),
	.datab(\cpu_0|srcB[1]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~1 ),
	.combout(\cpu_0|ALU|Add0~2_combout ),
	.cout(\cpu_0|ALU|Add0~3 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~2 .lut_mask = 16'h9617;
defparam \cpu_0|ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneii_lcell_comb \cpu_0|ALU|Add0~4 (
// Equation(s):
// \cpu_0|ALU|Add0~4_combout  = ((\cpu_0|srcB[2]~16_combout  $ (\cpu_0|REG|RD1[2]~0_combout  $ (!\cpu_0|ALU|Add0~3 )))) # (GND)
// \cpu_0|ALU|Add0~5  = CARRY((\cpu_0|srcB[2]~16_combout  & ((\cpu_0|REG|RD1[2]~0_combout ) # (!\cpu_0|ALU|Add0~3 ))) # (!\cpu_0|srcB[2]~16_combout  & (\cpu_0|REG|RD1[2]~0_combout  & !\cpu_0|ALU|Add0~3 )))

	.dataa(\cpu_0|srcB[2]~16_combout ),
	.datab(\cpu_0|REG|RD1[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~3 ),
	.combout(\cpu_0|ALU|Add0~4_combout ),
	.cout(\cpu_0|ALU|Add0~5 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~4 .lut_mask = 16'h698E;
defparam \cpu_0|ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \cpu_0|I_MEM|rom~21 (
// Equation(s):
// \cpu_0|I_MEM|rom~21_combout  = (\cpu_0|pc_register|pc [5] & (((!\cpu_0|pc_register|pc [6] & !\pwm_0|r_Counter|q [0])))) # (!\cpu_0|pc_register|pc [5] & ((\cpu_0|pc_register|pc [6] & ((!\pwm_0|r_Counter|q [0]))) # (!\cpu_0|pc_register|pc [6] & 
// ((\pwm_0|r_Counter|q [0]) # (!\cpu_0|pc_register|pc [4])))))

	.dataa(\cpu_0|pc_register|pc [4]),
	.datab(\cpu_0|pc_register|pc [5]),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~21 .lut_mask = 16'h033D;
defparam \cpu_0|I_MEM|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneii_lcell_comb \cpu_0|I_MEM|rom~22 (
// Equation(s):
// \cpu_0|I_MEM|rom~22_combout  = (\cpu_0|I_MEM|rom~21_combout  & ((\cpu_0|pc_register|pc [6]) # ((\cpu_0|pc_register|pc [4]) # (\pwm_0|r_Counter|q [1]))))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\cpu_0|I_MEM|rom~21_combout ),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\pwm_0|r_Counter|q [1]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~22 .lut_mask = 16'hCCC8;
defparam \cpu_0|I_MEM|rom~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneii_lcell_comb \cpu_0|Control|WideOr9~0 (
// Equation(s):
// \cpu_0|Control|WideOr9~0_combout  = ((!\cpu_0|pc_register|pc [6] & (\cpu_0|I_MEM|rom~17_combout  & !\cpu_0|I_MEM|rom~22_combout ))) # (!\cpu_0|Control|WideOr8~0_combout )

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|I_MEM|rom~17_combout ),
	.datad(\cpu_0|I_MEM|rom~22_combout ),
	.cin(gnd),
	.combout(\cpu_0|Control|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Control|WideOr9~0 .lut_mask = 16'h3373;
defparam \cpu_0|Control|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneii_lcell_comb \cpu_0|srcB[4]~38 (
// Equation(s):
// \cpu_0|srcB[4]~38_combout  = (!\cpu_0|pc_register|pc [4] & (\cpu_0|pc_register|pc [5] & (!\cpu_0|pc_register|pc [6] & !\cpu_0|Control|WideOr9~0_combout )))

	.dataa(\cpu_0|pc_register|pc [4]),
	.datab(\cpu_0|pc_register|pc [5]),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|Control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[4]~38 .lut_mask = 16'h0004;
defparam \cpu_0|srcB[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \cpu_0|srcB[4]~39 (
// Equation(s):
// \cpu_0|srcB[4]~39_combout  = (!\pwm_0|r_Counter|q [1] & (!\cpu_0|pc_register|pc [7] & (!\cpu_0|pc_register|pc [4] & \cpu_0|srcB[4]~38_combout )))

	.dataa(\pwm_0|r_Counter|q [1]),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\cpu_0|srcB[4]~38_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[4]~39 .lut_mask = 16'h0100;
defparam \cpu_0|srcB[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \cpu_0|srcB[4]~22 (
// Equation(s):
// \cpu_0|srcB[4]~22_combout  = (!\pwm_0|r_Counter|q [0] & \cpu_0|srcB[4]~39_combout )

	.dataa(vcc),
	.datab(\pwm_0|r_Counter|q [0]),
	.datac(vcc),
	.datad(\cpu_0|srcB[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[4]~22 .lut_mask = 16'h3300;
defparam \cpu_0|srcB[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneii_lcell_comb \cpu_0|REG|RD2[4]~50 (
// Equation(s):
// \cpu_0|REG|RD2[4]~50_combout  = (\cpu_0|REG|RF~1134_combout  & (!\cpu_0|pc_register|pc [7] & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|REG|RF~1134_combout ),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[4]~50 .lut_mask = 16'h020A;
defparam \cpu_0|REG|RD2[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneii_lcell_comb \cpu_0|srcB[6]~7 (
// Equation(s):
// \cpu_0|srcB[6]~7_combout  = (!\cpu_0|pc_register|pc [4] & (!\cpu_0|pc_register|pc [5] & !\pwm_0|r_Counter|q [0]))

	.dataa(\cpu_0|pc_register|pc [4]),
	.datab(\cpu_0|pc_register|pc [5]),
	.datac(vcc),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\cpu_0|srcB[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[6]~7 .lut_mask = 16'h0011;
defparam \cpu_0|srcB[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneii_lcell_comb \cpu_0|srcB[6]~37 (
// Equation(s):
// \cpu_0|srcB[6]~37_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|srcB[6]~7_combout  & (!\cpu_0|pc_register|pc [6] & !\pwm_0|r_Counter|q [1])))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|srcB[6]~7_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\pwm_0|r_Counter|q [1]),
	.cin(gnd),
	.combout(\cpu_0|srcB[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[6]~37 .lut_mask = 16'h0004;
defparam \cpu_0|srcB[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneii_lcell_comb \cpu_0|srcB[5]~33 (
// Equation(s):
// \cpu_0|srcB[5]~33_combout  = (\cpu_0|srcB[6]~37_combout ) # ((\cpu_0|REG|RF~1334_combout  & (\cpu_0|Control|WideOr8~0_combout  & \cpu_0|Control|WideOr9~0_combout )))

	.dataa(\cpu_0|REG|RF~1334_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|srcB[6]~37_combout ),
	.datad(\cpu_0|Control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[5]~33 .lut_mask = 16'hF8F0;
defparam \cpu_0|srcB[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneii_lcell_comb \cpu_0|ALU|Add0~6 (
// Equation(s):
// \cpu_0|ALU|Add0~6_combout  = (\cpu_0|REG|RD1[3]~10_combout  & ((\cpu_0|srcB[3]~21_combout  & (\cpu_0|ALU|Add0~5  & VCC)) # (!\cpu_0|srcB[3]~21_combout  & (!\cpu_0|ALU|Add0~5 )))) # (!\cpu_0|REG|RD1[3]~10_combout  & ((\cpu_0|srcB[3]~21_combout  & 
// (!\cpu_0|ALU|Add0~5 )) # (!\cpu_0|srcB[3]~21_combout  & ((\cpu_0|ALU|Add0~5 ) # (GND)))))
// \cpu_0|ALU|Add0~7  = CARRY((\cpu_0|REG|RD1[3]~10_combout  & (!\cpu_0|srcB[3]~21_combout  & !\cpu_0|ALU|Add0~5 )) # (!\cpu_0|REG|RD1[3]~10_combout  & ((!\cpu_0|ALU|Add0~5 ) # (!\cpu_0|srcB[3]~21_combout ))))

	.dataa(\cpu_0|REG|RD1[3]~10_combout ),
	.datab(\cpu_0|srcB[3]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~5 ),
	.combout(\cpu_0|ALU|Add0~6_combout ),
	.cout(\cpu_0|ALU|Add0~7 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~6 .lut_mask = 16'h9617;
defparam \cpu_0|ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneii_lcell_comb \cpu_0|ALU|Add0~8 (
// Equation(s):
// \cpu_0|ALU|Add0~8_combout  = ((\cpu_0|REG|RD1[4]~11_combout  $ (\cpu_0|srcB[4]~23_combout  $ (!\cpu_0|ALU|Add0~7 )))) # (GND)
// \cpu_0|ALU|Add0~9  = CARRY((\cpu_0|REG|RD1[4]~11_combout  & ((\cpu_0|srcB[4]~23_combout ) # (!\cpu_0|ALU|Add0~7 ))) # (!\cpu_0|REG|RD1[4]~11_combout  & (\cpu_0|srcB[4]~23_combout  & !\cpu_0|ALU|Add0~7 )))

	.dataa(\cpu_0|REG|RD1[4]~11_combout ),
	.datab(\cpu_0|srcB[4]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~7 ),
	.combout(\cpu_0|ALU|Add0~8_combout ),
	.cout(\cpu_0|ALU|Add0~9 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~8 .lut_mask = 16'h698E;
defparam \cpu_0|ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneii_lcell_comb \cpu_0|ALU|Add0~10 (
// Equation(s):
// \cpu_0|ALU|Add0~10_combout  = (\cpu_0|REG|RD1[5]~21_combout  & ((\cpu_0|srcB[5]~33_combout  & (\cpu_0|ALU|Add0~9  & VCC)) # (!\cpu_0|srcB[5]~33_combout  & (!\cpu_0|ALU|Add0~9 )))) # (!\cpu_0|REG|RD1[5]~21_combout  & ((\cpu_0|srcB[5]~33_combout  & 
// (!\cpu_0|ALU|Add0~9 )) # (!\cpu_0|srcB[5]~33_combout  & ((\cpu_0|ALU|Add0~9 ) # (GND)))))
// \cpu_0|ALU|Add0~11  = CARRY((\cpu_0|REG|RD1[5]~21_combout  & (!\cpu_0|srcB[5]~33_combout  & !\cpu_0|ALU|Add0~9 )) # (!\cpu_0|REG|RD1[5]~21_combout  & ((!\cpu_0|ALU|Add0~9 ) # (!\cpu_0|srcB[5]~33_combout ))))

	.dataa(\cpu_0|REG|RD1[5]~21_combout ),
	.datab(\cpu_0|srcB[5]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~9 ),
	.combout(\cpu_0|ALU|Add0~10_combout ),
	.cout(\cpu_0|ALU|Add0~11 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~10 .lut_mask = 16'h9617;
defparam \cpu_0|ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneii_lcell_comb \cpu_0|srcB[14]~36 (
// Equation(s):
// \cpu_0|srcB[14]~36_combout  = (!\cpu_0|pc_register|pc [6] & (!\cpu_0|pc_register|pc [7] & (\cpu_0|I_MEM|rom~20_combout  & !\cpu_0|Control|WideOr9~0_combout )))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(\cpu_0|I_MEM|rom~20_combout ),
	.datad(\cpu_0|Control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[14]~36 .lut_mask = 16'h0010;
defparam \cpu_0|srcB[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \cpu_0|I_MEM|rom~3 (
// Equation(s):
// \cpu_0|I_MEM|rom~3_combout  = (\cpu_0|pc_register|pc [4] & ((\cpu_0|pc_register|pc [5]) # ((!\pwm_0|r_Counter|q [0])))) # (!\cpu_0|pc_register|pc [4] & ((\pwm_0|r_Counter|q [1] & (\cpu_0|pc_register|pc [5])) # (!\pwm_0|r_Counter|q [1] & 
// ((\pwm_0|r_Counter|q [0])))))

	.dataa(\cpu_0|pc_register|pc [5]),
	.datab(\pwm_0|r_Counter|q [0]),
	.datac(\pwm_0|r_Counter|q [1]),
	.datad(\cpu_0|pc_register|pc [4]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~3 .lut_mask = 16'hBBAC;
defparam \cpu_0|I_MEM|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \cpu_0|I_MEM|rom~4 (
// Equation(s):
// \cpu_0|I_MEM|rom~4_combout  = (!\cpu_0|pc_register|pc [7] & ((\cpu_0|pc_register|pc [6] & ((!\cpu_0|I_MEM|rom~0_combout ))) # (!\cpu_0|pc_register|pc [6] & (\cpu_0|I_MEM|rom~3_combout ))))

	.dataa(\cpu_0|pc_register|pc [6]),
	.datab(\cpu_0|I_MEM|rom~3_combout ),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|I_MEM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~4 .lut_mask = 16'h040E;
defparam \cpu_0|I_MEM|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneii_lcell_comb \cpu_0|WD3[8]~20 (
// Equation(s):
// \cpu_0|WD3[8]~20_combout  = (\cpu_0|Control|Decoder0~5_combout ) # ((\cpu_0|WD3[0]~0_combout  & \cpu_0|WD3[8]~19_combout ))

	.dataa(vcc),
	.datab(\cpu_0|WD3[0]~0_combout ),
	.datac(\cpu_0|Control|Decoder0~5_combout ),
	.datad(\cpu_0|WD3[8]~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[8]~20 .lut_mask = 16'hFCF0;
defparam \cpu_0|WD3[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \cpu_0|WD3[5]~50 (
// Equation(s):
// \cpu_0|WD3[5]~50_combout  = (\cpu_0|Control|Decoder0~5_combout  & ((\cpu_0|ALU|Add0~10_combout ))) # (!\cpu_0|Control|Decoder0~5_combout  & (\cpu_0|WD3[5]~49_combout ))

	.dataa(\cpu_0|WD3[5]~49_combout ),
	.datab(vcc),
	.datac(\cpu_0|ALU|Add0~10_combout ),
	.datad(\cpu_0|Control|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[5]~50 .lut_mask = 16'hF0AA;
defparam \cpu_0|WD3[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N31
cycloneii_lcell_ff \cpu_0|REG|RF~421 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~421_regout ));

// Location: LCCOMB_X38_Y25_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1332 (
// Equation(s):
// \cpu_0|REG|RF~1332_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~421_regout ))) # (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~389_regout 
// ))))

	.dataa(\cpu_0|REG|RF~389_regout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~421_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1332_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1332 .lut_mask = 16'hF2C2;
defparam \cpu_0|REG|RF~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \cpu_0|REG|RF~485feeder (
// Equation(s):
// \cpu_0|REG|RF~485feeder_combout  = \cpu_0|WD3[5]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[5]~50_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~485feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~485feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~485feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N27
cycloneii_lcell_ff \cpu_0|REG|RF~485 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~485feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~485_regout ));

// Location: LCCOMB_X38_Y23_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1333 (
// Equation(s):
// \cpu_0|REG|RF~1333_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1332_combout  & ((\cpu_0|REG|RF~485_regout ))) # (!\cpu_0|REG|RF~1332_combout  & (\cpu_0|REG|RF~453_regout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1332_combout 
// ))))

	.dataa(\cpu_0|REG|RF~453_regout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~1332_combout ),
	.datad(\cpu_0|REG|RF~485_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1333_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1333 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneii_lcell_comb \cpu_0|REG|RF~293feeder (
// Equation(s):
// \cpu_0|REG|RF~293feeder_combout  = \cpu_0|WD3[5]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[5]~50_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~293feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N9
cycloneii_lcell_ff \cpu_0|REG|RF~293 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~293feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~293_regout ));

// Location: LCCOMB_X35_Y25_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1363 (
// Equation(s):
// \cpu_0|REG|RF~1363_combout  = (\cpu_0|REG|RF~1356_combout  & \cpu_0|REG|RF~1362_combout )

	.dataa(\cpu_0|REG|RF~1356_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|REG|RF~1362_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1363_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1363 .lut_mask = 16'hAA00;
defparam \cpu_0|REG|RF~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N23
cycloneii_lcell_ff \cpu_0|REG|RF~357 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~357_regout ));

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \cpu_0|REG|RF~325feeder (
// Equation(s):
// \cpu_0|REG|RF~325feeder_combout  = \cpu_0|WD3[5]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[5]~50_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~325feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~325feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~325feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N7
cycloneii_lcell_ff \cpu_0|REG|RF~325 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~325feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~325_regout ));

// Location: LCFF_X38_Y23_N11
cycloneii_lcell_ff \cpu_0|REG|RF~261 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[5]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~261_regout ));

// Location: LCCOMB_X38_Y23_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1325 (
// Equation(s):
// \cpu_0|REG|RF~1325_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~325_regout )) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~261_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~325_regout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|REG|RF~261_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1325_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1325 .lut_mask = 16'hE5E0;
defparam \cpu_0|REG|RF~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1326 (
// Equation(s):
// \cpu_0|REG|RF~1326_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1325_combout  & ((\cpu_0|REG|RF~357_regout ))) # (!\cpu_0|REG|RF~1325_combout  & (\cpu_0|REG|RF~293_regout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~1325_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~293_regout ),
	.datac(\cpu_0|REG|RF~357_regout ),
	.datad(\cpu_0|REG|RF~1325_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1326_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1326 .lut_mask = 16'hF588;
defparam \cpu_0|REG|RF~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1334 (
// Equation(s):
// \cpu_0|REG|RF~1334_combout  = (\cpu_0|REG|RF~1331_combout  & ((\cpu_0|REG|RF~1333_combout ) # ((!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1331_combout  & (((\cpu_0|REG|RF~1326_combout  & \cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~1331_combout ),
	.datab(\cpu_0|REG|RF~1333_combout ),
	.datac(\cpu_0|REG|RF~1326_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1334_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1334 .lut_mask = 16'hD8AA;
defparam \cpu_0|REG|RF~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneii_lcell_comb \cpu_0|REG|RD2[5]~51 (
// Equation(s):
// \cpu_0|REG|RD2[5]~51_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1334_combout  & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|REG|RF~1334_combout ),
	.datac(\cpu_0|I_MEM|rom~0_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[5]~51 .lut_mask = 16'h0444;
defparam \cpu_0|REG|RD2[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneii_lcell_comb \cpu_0|REG|RF~422feeder (
// Equation(s):
// \cpu_0|REG|RF~422feeder_combout  = \cpu_0|WD3[6]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[6]~47_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~422feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~422feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~422feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N1
cycloneii_lcell_ff \cpu_0|REG|RF~422 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~422feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~422_regout ));

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \cpu_0|REG|RF~166feeder (
// Equation(s):
// \cpu_0|REG|RF~166feeder_combout  = \cpu_0|WD3[6]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[6]~47_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~166feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N13
cycloneii_lcell_ff \cpu_0|REG|RF~166 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~166feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~166_regout ));

// Location: LCCOMB_X37_Y26_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1305 (
// Equation(s):
// \cpu_0|REG|RF~1305_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~166_regout ) # (\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~38_regout  & ((!\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~38_regout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~166_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1305_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1305 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1306 (
// Equation(s):
// \cpu_0|REG|RF~1306_combout  = (\cpu_0|REG|RF~1305_combout  & (((\cpu_0|REG|RF~422_regout ) # (!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1305_combout  & (\cpu_0|REG|RF~294_regout  & ((\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~294_regout ),
	.datab(\cpu_0|REG|RF~422_regout ),
	.datac(\cpu_0|REG|RF~1305_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1306_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1306 .lut_mask = 16'hCAF0;
defparam \cpu_0|REG|RF~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N15
cycloneii_lcell_ff \cpu_0|REG|RF~454 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~454_regout ));

// Location: LCFF_X35_Y22_N27
cycloneii_lcell_ff \cpu_0|REG|RF~70 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~70_regout ));

// Location: LCCOMB_X36_Y25_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1373 (
// Equation(s):
// \cpu_0|REG|RF~1373_combout  = (\cpu_0|REG|RF~1365_combout  & ((\cpu_0|pc_register|pc [7]) # ((\cpu_0|I_MEM|rom~0_combout  & \cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|REG|RF~1365_combout ),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1373_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1373 .lut_mask = 16'hA8A0;
defparam \cpu_0|REG|RF~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N25
cycloneii_lcell_ff \cpu_0|REG|RF~198 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~198_regout ));

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1307 (
// Equation(s):
// \cpu_0|REG|RF~1307_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~198_regout ))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (\cpu_0|REG|RF~70_regout ))))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~70_regout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~198_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1307_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1307 .lut_mask = 16'hF4A4;
defparam \cpu_0|REG|RF~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1308 (
// Equation(s):
// \cpu_0|REG|RF~1308_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1307_combout  & ((\cpu_0|REG|RF~454_regout ))) # (!\cpu_0|REG|RF~1307_combout  & (\cpu_0|REG|RF~326_regout )))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (((\cpu_0|REG|RF~1307_combout ))))

	.dataa(\cpu_0|REG|RF~326_regout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~454_regout ),
	.datad(\cpu_0|REG|RF~1307_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1308_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1308 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1311 (
// Equation(s):
// \cpu_0|REG|RF~1311_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|I_MEM|rom~4_combout ) # (\cpu_0|REG|RF~1308_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~1310_combout  & (!\cpu_0|I_MEM|rom~4_combout )))

	.dataa(\cpu_0|REG|RF~1310_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~1308_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1311_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1311 .lut_mask = 16'hCEC2;
defparam \cpu_0|REG|RF~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1314 (
// Equation(s):
// \cpu_0|REG|RF~1314_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1311_combout  & (\cpu_0|REG|RF~1313_combout )) # (!\cpu_0|REG|RF~1311_combout  & ((\cpu_0|REG|RF~1306_combout ))))) # (!\cpu_0|I_MEM|rom~4_combout  & 
// (((\cpu_0|REG|RF~1311_combout ))))

	.dataa(\cpu_0|REG|RF~1313_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~1306_combout ),
	.datad(\cpu_0|REG|RF~1311_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1314_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1314 .lut_mask = 16'hBBC0;
defparam \cpu_0|REG|RF~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \cpu_0|REG|RD2[6]~52 (
// Equation(s):
// \cpu_0|REG|RD2[6]~52_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1314_combout  & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|REG|RF~1314_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[6]~52 .lut_mask = 16'h1050;
defparam \cpu_0|REG|RD2[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[7]));
// synopsys translate_off
defparam \gpioInput[7]~I .input_async_reset = "none";
defparam \gpioInput[7]~I .input_power_up = "low";
defparam \gpioInput[7]~I .input_register_mode = "none";
defparam \gpioInput[7]~I .input_sync_reset = "none";
defparam \gpioInput[7]~I .oe_async_reset = "none";
defparam \gpioInput[7]~I .oe_power_up = "low";
defparam \gpioInput[7]~I .oe_register_mode = "none";
defparam \gpioInput[7]~I .oe_sync_reset = "none";
defparam \gpioInput[7]~I .operation_mode = "input";
defparam \gpioInput[7]~I .output_async_reset = "none";
defparam \gpioInput[7]~I .output_power_up = "low";
defparam \gpioInput[7]~I .output_register_mode = "none";
defparam \gpioInput[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y24_N31
cycloneii_lcell_ff \gpio_0|reg_in|q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [7]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [7]));

// Location: LCCOMB_X34_Y24_N30
cycloneii_lcell_comb \cpu_0|WD3[7]~42 (
// Equation(s):
// \cpu_0|WD3[7]~42_combout  = (\cpu_0|WD3[0]~1_combout  & (((\bus_0|decoder|Equal1~3_combout )))) # (!\cpu_0|WD3[0]~1_combout  & ((\bus_0|decoder|Equal1~3_combout  & (\pwm_0|r_Compare|q [7])) # (!\bus_0|decoder|Equal1~3_combout  & ((\gpio_0|reg_in|q 
// [7])))))

	.dataa(\pwm_0|r_Compare|q [7]),
	.datab(\cpu_0|WD3[0]~1_combout ),
	.datac(\gpio_0|reg_in|q [7]),
	.datad(\bus_0|decoder|Equal1~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[7]~42 .lut_mask = 16'hEE30;
defparam \cpu_0|WD3[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N19
cycloneii_lcell_ff \gpio_0|reg_out|q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|REG|RD2[7]~53_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [7]));

// Location: LCCOMB_X34_Y24_N18
cycloneii_lcell_comb \cpu_0|WD3[7]~43 (
// Equation(s):
// \cpu_0|WD3[7]~43_combout  = (\cpu_0|WD3[7]~42_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~1_combout ) # ((!\cpu_0|WD3[0]~1_combout )))) # (!\cpu_0|WD3[7]~42_combout  & (((\gpio_0|reg_out|q [7] & \cpu_0|WD3[0]~1_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result7w~1_combout ),
	.datab(\cpu_0|WD3[7]~42_combout ),
	.datac(\gpio_0|reg_out|q [7]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[7]~43 .lut_mask = 16'hB8CC;
defparam \cpu_0|WD3[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneii_lcell_comb \cpu_0|srcB[7]~31 (
// Equation(s):
// \cpu_0|srcB[7]~31_combout  = (\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|Control|WideOr9~0_combout  & \cpu_0|REG|RF~1284_combout ))

	.dataa(vcc),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|Control|WideOr9~0_combout ),
	.datad(\cpu_0|REG|RF~1284_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[7]~31 .lut_mask = 16'hC000;
defparam \cpu_0|srcB[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneii_lcell_comb \cpu_0|ALU|Add0~12 (
// Equation(s):
// \cpu_0|ALU|Add0~12_combout  = ((\cpu_0|srcB[6]~32_combout  $ (\cpu_0|REG|RD1[6]~20_combout  $ (!\cpu_0|ALU|Add0~11 )))) # (GND)
// \cpu_0|ALU|Add0~13  = CARRY((\cpu_0|srcB[6]~32_combout  & ((\cpu_0|REG|RD1[6]~20_combout ) # (!\cpu_0|ALU|Add0~11 ))) # (!\cpu_0|srcB[6]~32_combout  & (\cpu_0|REG|RD1[6]~20_combout  & !\cpu_0|ALU|Add0~11 )))

	.dataa(\cpu_0|srcB[6]~32_combout ),
	.datab(\cpu_0|REG|RD1[6]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~11 ),
	.combout(\cpu_0|ALU|Add0~12_combout ),
	.cout(\cpu_0|ALU|Add0~13 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~12 .lut_mask = 16'h698E;
defparam \cpu_0|ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneii_lcell_comb \cpu_0|ALU|Add0~14 (
// Equation(s):
// \cpu_0|ALU|Add0~14_combout  = (\cpu_0|REG|RD1[7]~19_combout  & ((\cpu_0|srcB[7]~31_combout  & (\cpu_0|ALU|Add0~13  & VCC)) # (!\cpu_0|srcB[7]~31_combout  & (!\cpu_0|ALU|Add0~13 )))) # (!\cpu_0|REG|RD1[7]~19_combout  & ((\cpu_0|srcB[7]~31_combout  & 
// (!\cpu_0|ALU|Add0~13 )) # (!\cpu_0|srcB[7]~31_combout  & ((\cpu_0|ALU|Add0~13 ) # (GND)))))
// \cpu_0|ALU|Add0~15  = CARRY((\cpu_0|REG|RD1[7]~19_combout  & (!\cpu_0|srcB[7]~31_combout  & !\cpu_0|ALU|Add0~13 )) # (!\cpu_0|REG|RD1[7]~19_combout  & ((!\cpu_0|ALU|Add0~13 ) # (!\cpu_0|srcB[7]~31_combout ))))

	.dataa(\cpu_0|REG|RD1[7]~19_combout ),
	.datab(\cpu_0|srcB[7]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~13 ),
	.combout(\cpu_0|ALU|Add0~14_combout ),
	.cout(\cpu_0|ALU|Add0~15 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~14 .lut_mask = 16'h9617;
defparam \cpu_0|ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneii_lcell_comb \cpu_0|WD3[7]~44 (
// Equation(s):
// \cpu_0|WD3[7]~44_combout  = (\cpu_0|Control|Decoder0~5_combout  & ((\cpu_0|ALU|Add0~14_combout ))) # (!\cpu_0|Control|Decoder0~5_combout  & (\cpu_0|WD3[7]~43_combout ))

	.dataa(\cpu_0|Control|Decoder0~5_combout ),
	.datab(vcc),
	.datac(\cpu_0|WD3[7]~43_combout ),
	.datad(\cpu_0|ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[7]~44 .lut_mask = 16'hFA50;
defparam \cpu_0|WD3[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneii_lcell_comb \cpu_0|REG|RF~103feeder (
// Equation(s):
// \cpu_0|REG|RF~103feeder_combout  = \cpu_0|WD3[7]~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[7]~44_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~103feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N5
cycloneii_lcell_ff \cpu_0|REG|RF~103 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~103feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~103_regout ));

// Location: LCFF_X38_Y26_N5
cycloneii_lcell_ff \cpu_0|REG|RF~71 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~71_regout ));

// Location: LCCOMB_X42_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1280 (
// Equation(s):
// \cpu_0|REG|RF~1280_combout  = (\cpu_0|REG|RF~1279_combout  & (((\cpu_0|REG|RF~103_regout )) # (!\cpu_0|I_MEM|rom~2_combout ))) # (!\cpu_0|REG|RF~1279_combout  & (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~71_regout ))))

	.dataa(\cpu_0|REG|RF~1279_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~103_regout ),
	.datad(\cpu_0|REG|RF~71_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1280 .lut_mask = 16'hE6A2;
defparam \cpu_0|REG|RF~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1281 (
// Equation(s):
// \cpu_0|REG|RF~1281_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1278_combout ) # ((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & (((!\cpu_0|I_MEM|rom~6_combout  & \cpu_0|REG|RF~1280_combout ))))

	.dataa(\cpu_0|REG|RF~1278_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~1280_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1281 .lut_mask = 16'hCBC8;
defparam \cpu_0|REG|RF~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N7
cycloneii_lcell_ff \cpu_0|REG|RF~423 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~423_regout ));

// Location: LCFF_X38_Y26_N23
cycloneii_lcell_ff \cpu_0|REG|RF~487 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[7]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~487_regout ));

// Location: LCCOMB_X37_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1283 (
// Equation(s):
// \cpu_0|REG|RF~1283_combout  = (\cpu_0|REG|RF~1282_combout  & (((\cpu_0|REG|RF~487_regout )) # (!\cpu_0|I_MEM|rom~4_combout ))) # (!\cpu_0|REG|RF~1282_combout  & (\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~423_regout )))

	.dataa(\cpu_0|REG|RF~1282_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~423_regout ),
	.datad(\cpu_0|REG|RF~487_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1283 .lut_mask = 16'hEA62;
defparam \cpu_0|REG|RF~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1284 (
// Equation(s):
// \cpu_0|REG|RF~1284_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~1281_combout  & ((\cpu_0|REG|RF~1283_combout ))) # (!\cpu_0|REG|RF~1281_combout  & (\cpu_0|REG|RF~1276_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (((\cpu_0|REG|RF~1281_combout ))))

	.dataa(\cpu_0|REG|RF~1276_combout ),
	.datab(\cpu_0|I_MEM|rom~6_combout ),
	.datac(\cpu_0|REG|RF~1281_combout ),
	.datad(\cpu_0|REG|RF~1283_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1284 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \cpu_0|REG|RD2[7]~53 (
// Equation(s):
// \cpu_0|REG|RD2[7]~53_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1284_combout  & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|REG|RF~1284_combout ),
	.datac(\cpu_0|I_MEM|rom~0_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[7]~53 .lut_mask = 16'h0444;
defparam \cpu_0|REG|RD2[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneii_lcell_comb \cpu_0|REG|RD2[8]~54 (
// Equation(s):
// \cpu_0|REG|RD2[8]~54_combout  = (\cpu_0|REG|RF~1274_combout  & (!\cpu_0|pc_register|pc [7] & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|REG|RF~1274_combout ),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[8]~54 .lut_mask = 16'h020A;
defparam \cpu_0|REG|RD2[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \cpu_0|REG|RD2[9]~55 (
// Equation(s):
// \cpu_0|REG|RD2[9]~55_combout  = (\cpu_0|REG|RF~1254_combout  & (!\cpu_0|pc_register|pc [7] & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|REG|RF~1254_combout ),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[9]~55 .lut_mask = 16'h020A;
defparam \cpu_0|REG|RD2[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneii_lcell_comb \cpu_0|REG|RD2[10]~56 (
// Equation(s):
// \cpu_0|REG|RD2[10]~56_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1234_combout  & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|REG|RF~1234_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[10]~56 .lut_mask = 16'h1050;
defparam \cpu_0|REG|RD2[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneii_lcell_comb \cpu_0|REG|RD2[11]~57 (
// Equation(s):
// \cpu_0|REG|RD2[11]~57_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1214_combout  & ((!\cpu_0|I_MEM|rom~0_combout ) # (!\cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|REG|RF~1214_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|I_MEM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[11]~57 .lut_mask = 16'h0444;
defparam \cpu_0|REG|RD2[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \cpu_0|REG|RD2[12]~58 (
// Equation(s):
// \cpu_0|REG|RD2[12]~58_combout  = (\cpu_0|REG|RF~1194_combout  & (!\cpu_0|pc_register|pc [7] & ((!\cpu_0|pc_register|pc [6]) # (!\cpu_0|I_MEM|rom~0_combout ))))

	.dataa(\cpu_0|REG|RF~1194_combout ),
	.datab(\cpu_0|I_MEM|rom~0_combout ),
	.datac(\cpu_0|pc_register|pc [7]),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[12]~58 .lut_mask = 16'h020A;
defparam \cpu_0|REG|RD2[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneii_lcell_comb \cpu_0|REG|RD2[13]~59 (
// Equation(s):
// \cpu_0|REG|RD2[13]~59_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1174_combout  & ((!\cpu_0|I_MEM|rom~0_combout ) # (!\cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|REG|RF~1174_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|I_MEM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[13]~59 .lut_mask = 16'h0444;
defparam \cpu_0|REG|RD2[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \cpu_0|WD3[14]~23 (
// Equation(s):
// \cpu_0|WD3[14]~23_combout  = (\cpu_0|WD3[14]~22_combout  & ((!\bus_0|decoder|Equal1~3_combout ) # (!\cpu_0|WD3[8]~19_combout )))

	.dataa(\cpu_0|WD3[14]~22_combout ),
	.datab(vcc),
	.datac(\cpu_0|WD3[8]~19_combout ),
	.datad(\bus_0|decoder|Equal1~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[14]~23 .lut_mask = 16'h0AAA;
defparam \cpu_0|WD3[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N11
cycloneii_lcell_ff \cpu_0|REG|RF~302 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|WD3[14]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~302_regout ));

// Location: LCFF_X36_Y23_N1
cycloneii_lcell_ff \cpu_0|REG|RF~46 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~46_regout ));

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1145 (
// Equation(s):
// \cpu_0|REG|RF~1145_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~174_regout ) # ((\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~46_regout  & !\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~174_regout ),
	.datab(\cpu_0|REG|RF~46_regout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1145 .lut_mask = 16'hF0AC;
defparam \cpu_0|REG|RF~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1146 (
// Equation(s):
// \cpu_0|REG|RF~1146_combout  = (\cpu_0|REG|RF~1145_combout  & ((\cpu_0|REG|RF~430_regout ) # ((!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1145_combout  & (((\cpu_0|REG|RF~302_regout  & \cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~430_regout ),
	.datab(\cpu_0|REG|RF~302_regout ),
	.datac(\cpu_0|REG|RF~1145_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1146 .lut_mask = 16'hACF0;
defparam \cpu_0|REG|RF~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N15
cycloneii_lcell_ff \cpu_0|REG|RF~494 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~494_regout ));

// Location: LCFF_X41_Y23_N9
cycloneii_lcell_ff \cpu_0|REG|RF~366 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~366_regout ));

// Location: LCCOMB_X34_Y23_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1153 (
// Equation(s):
// \cpu_0|REG|RF~1153_combout  = (\cpu_0|REG|RF~1152_combout  & (((\cpu_0|REG|RF~494_regout )) # (!\cpu_0|Control|WideOr8~0_combout ))) # (!\cpu_0|REG|RF~1152_combout  & (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~366_regout ))))

	.dataa(\cpu_0|REG|RF~1152_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~494_regout ),
	.datad(\cpu_0|REG|RF~366_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1153 .lut_mask = 16'hE6A2;
defparam \cpu_0|REG|RF~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1154 (
// Equation(s):
// \cpu_0|REG|RF~1154_combout  = (\cpu_0|REG|RF~1151_combout  & (((\cpu_0|REG|RF~1153_combout ) # (!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1151_combout  & (\cpu_0|REG|RF~1146_combout  & (\cpu_0|I_MEM|rom~4_combout )))

	.dataa(\cpu_0|REG|RF~1151_combout ),
	.datab(\cpu_0|REG|RF~1146_combout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~1153_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1154 .lut_mask = 16'hEA4A;
defparam \cpu_0|REG|RF~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneii_lcell_comb \cpu_0|REG|RD2[14]~60 (
// Equation(s):
// \cpu_0|REG|RD2[14]~60_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1154_combout  & ((!\cpu_0|I_MEM|rom~0_combout ) # (!\cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|REG|RF~1154_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|I_MEM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[14]~60 .lut_mask = 16'h0444;
defparam \cpu_0|REG|RD2[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N31
cycloneii_lcell_ff \gpio_0|reg_out|q[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[12]~58_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [12]));

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[12]));
// synopsys translate_off
defparam \gpioInput[12]~I .input_async_reset = "none";
defparam \gpioInput[12]~I .input_power_up = "low";
defparam \gpioInput[12]~I .input_register_mode = "none";
defparam \gpioInput[12]~I .input_sync_reset = "none";
defparam \gpioInput[12]~I .oe_async_reset = "none";
defparam \gpioInput[12]~I .oe_power_up = "low";
defparam \gpioInput[12]~I .oe_register_mode = "none";
defparam \gpioInput[12]~I .oe_sync_reset = "none";
defparam \gpioInput[12]~I .operation_mode = "input";
defparam \gpioInput[12]~I .output_async_reset = "none";
defparam \gpioInput[12]~I .output_power_up = "low";
defparam \gpioInput[12]~I .output_register_mode = "none";
defparam \gpioInput[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y23_N1
cycloneii_lcell_ff \gpio_0|reg_in|q[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [12]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [12]));

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[9]));
// synopsys translate_off
defparam \gpioInput[9]~I .input_async_reset = "none";
defparam \gpioInput[9]~I .input_power_up = "low";
defparam \gpioInput[9]~I .input_register_mode = "none";
defparam \gpioInput[9]~I .input_sync_reset = "none";
defparam \gpioInput[9]~I .oe_async_reset = "none";
defparam \gpioInput[9]~I .oe_power_up = "low";
defparam \gpioInput[9]~I .oe_register_mode = "none";
defparam \gpioInput[9]~I .oe_sync_reset = "none";
defparam \gpioInput[9]~I .operation_mode = "input";
defparam \gpioInput[9]~I .output_async_reset = "none";
defparam \gpioInput[9]~I .output_power_up = "low";
defparam \gpioInput[9]~I .output_register_mode = "none";
defparam \gpioInput[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y24_N11
cycloneii_lcell_ff \gpio_0|reg_in|q[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [9]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [9]));

// Location: M4K_X26_Y33
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[9]~55_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a73 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y29
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[9]~55_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a105 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a105~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a73~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~0 .lut_mask = 16'hF5DD;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y32
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[9]~55_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[9]~55_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1872w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1872w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ))) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1872w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1872w[0]~0 .lut_mask = 16'hFAEE;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1872w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (((\mem_0|mem_rtl_0|auto_generated|ram_block1a137 )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~0_combout  & (\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1872w[0]~0_combout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1872w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a137 ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~1 .lut_mask = 16'hEA40;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneii_lcell_comb \cpu_0|WD3[9]~36 (
// Equation(s):
// \cpu_0|WD3[9]~36_combout  = (\cpu_0|WD3[8]~20_combout  & (\cpu_0|WD3[8]~19_combout )) # (!\cpu_0|WD3[8]~20_combout  & ((\cpu_0|WD3[8]~19_combout  & (\gpio_0|reg_in|q [9])) # (!\cpu_0|WD3[8]~19_combout  & 
// ((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~1_combout )))))

	.dataa(\cpu_0|WD3[8]~20_combout ),
	.datab(\cpu_0|WD3[8]~19_combout ),
	.datac(\gpio_0|reg_in|q [9]),
	.datad(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result9w~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[9]~36 .lut_mask = 16'hD9C8;
defparam \cpu_0|WD3[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneii_lcell_comb \cpu_0|WD3[9]~37 (
// Equation(s):
// \cpu_0|WD3[9]~37_combout  = (\cpu_0|WD3[8]~20_combout  & ((\cpu_0|WD3[9]~36_combout  & (\gpio_0|reg_out|q [9])) # (!\cpu_0|WD3[9]~36_combout  & ((\cpu_0|ALU|Add0~18_combout ))))) # (!\cpu_0|WD3[8]~20_combout  & (((\cpu_0|WD3[9]~36_combout ))))

	.dataa(\gpio_0|reg_out|q [9]),
	.datab(\cpu_0|WD3[8]~20_combout ),
	.datac(\cpu_0|ALU|Add0~18_combout ),
	.datad(\cpu_0|WD3[9]~36_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[9]~37 .lut_mask = 16'hBBC0;
defparam \cpu_0|WD3[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneii_lcell_comb \cpu_0|WD3[9]~38 (
// Equation(s):
// \cpu_0|WD3[9]~38_combout  = (\cpu_0|WD3[9]~37_combout  & ((!\cpu_0|WD3[8]~19_combout ) # (!\bus_0|decoder|Equal1~3_combout )))

	.dataa(\bus_0|decoder|Equal1~3_combout ),
	.datab(vcc),
	.datac(\cpu_0|WD3[8]~19_combout ),
	.datad(\cpu_0|WD3[9]~37_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[9]~38 .lut_mask = 16'h5F00;
defparam \cpu_0|WD3[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N25
cycloneii_lcell_ff \cpu_0|REG|RF~457 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~457_regout ));

// Location: LCFF_X36_Y25_N5
cycloneii_lcell_ff \cpu_0|REG|RF~201 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~201_regout ));

// Location: LCFF_X40_Y23_N5
cycloneii_lcell_ff \cpu_0|REG|RF~73 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~73_regout ));

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1235 (
// Equation(s):
// \cpu_0|REG|RF~1235_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~329_regout ) # ((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~73_regout  & !\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~329_regout ),
	.datab(\cpu_0|REG|RF~73_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1235_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1235 .lut_mask = 16'hF0AC;
defparam \cpu_0|REG|RF~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1236 (
// Equation(s):
// \cpu_0|REG|RF~1236_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1235_combout  & (\cpu_0|REG|RF~457_regout )) # (!\cpu_0|REG|RF~1235_combout  & ((\cpu_0|REG|RF~201_regout ))))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1235_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|REG|RF~457_regout ),
	.datac(\cpu_0|REG|RF~201_regout ),
	.datad(\cpu_0|REG|RF~1235_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1236 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1374 (
// Equation(s):
// \cpu_0|REG|RF~1374_combout  = (\cpu_0|REG|RF~1366_combout  & ((\cpu_0|pc_register|pc [7]) # ((\cpu_0|I_MEM|rom~0_combout  & \cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|I_MEM|rom~0_combout ),
	.datab(\cpu_0|pc_register|pc [7]),
	.datac(\cpu_0|REG|RF~1366_combout ),
	.datad(\cpu_0|pc_register|pc [6]),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1374_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1374 .lut_mask = 16'hE0C0;
defparam \cpu_0|REG|RF~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N3
cycloneii_lcell_ff \cpu_0|REG|RF~137 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~137_regout ));

// Location: LCCOMB_X37_Y25_N14
cycloneii_lcell_comb \cpu_0|REG|RF~393feeder (
// Equation(s):
// \cpu_0|REG|RF~393feeder_combout  = \cpu_0|WD3[9]~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[9]~38_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~393feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~393feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~393feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N15
cycloneii_lcell_ff \cpu_0|REG|RF~393 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~393feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~393_regout ));

// Location: LCFF_X38_Y23_N17
cycloneii_lcell_ff \cpu_0|REG|RF~265 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~265_regout ));

// Location: LCFF_X42_Y22_N25
cycloneii_lcell_ff \cpu_0|REG|RF~9 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~9_regout ));

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1239 (
// Equation(s):
// \cpu_0|REG|RF~1239_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~265_regout ) # ((\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~9_regout  & !\cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~265_regout ),
	.datac(\cpu_0|REG|RF~9_regout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1239 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1240 (
// Equation(s):
// \cpu_0|REG|RF~1240_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1239_combout  & ((\cpu_0|REG|RF~393_regout ))) # (!\cpu_0|REG|RF~1239_combout  & (\cpu_0|REG|RF~137_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1239_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~14_combout ),
	.datab(\cpu_0|REG|RF~137_regout ),
	.datac(\cpu_0|REG|RF~393_regout ),
	.datad(\cpu_0|REG|RF~1239_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1240 .lut_mask = 16'hF588;
defparam \cpu_0|REG|RF~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N31
cycloneii_lcell_ff \cpu_0|REG|RF~41 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~41_regout ));

// Location: LCCOMB_X36_Y23_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1237 (
// Equation(s):
// \cpu_0|REG|RF~1237_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~169_regout ) # ((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~41_regout  & !\cpu_0|I_MEM|rom~16_combout ))))

	.dataa(\cpu_0|REG|RF~169_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~41_regout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1237 .lut_mask = 16'hCCB8;
defparam \cpu_0|REG|RF~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N21
cycloneii_lcell_ff \cpu_0|REG|RF~297 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[9]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~297_regout ));

// Location: LCCOMB_X36_Y23_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1238 (
// Equation(s):
// \cpu_0|REG|RF~1238_combout  = (\cpu_0|REG|RF~1237_combout  & ((\cpu_0|REG|RF~425_regout ) # ((!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1237_combout  & (((\cpu_0|REG|RF~297_regout  & \cpu_0|I_MEM|rom~16_combout ))))

	.dataa(\cpu_0|REG|RF~425_regout ),
	.datab(\cpu_0|REG|RF~1237_combout ),
	.datac(\cpu_0|REG|RF~297_regout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1238 .lut_mask = 16'hB8CC;
defparam \cpu_0|REG|RF~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1241 (
// Equation(s):
// \cpu_0|REG|RF~1241_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1238_combout ))) # (!\cpu_0|I_MEM|rom~12_combout  & 
// (\cpu_0|REG|RF~1240_combout ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1240_combout ),
	.datac(\cpu_0|REG|RF~1238_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1241 .lut_mask = 16'hFA44;
defparam \cpu_0|REG|RF~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1244 (
// Equation(s):
// \cpu_0|REG|RF~1244_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1241_combout  & (\cpu_0|REG|RF~1243_combout )) # (!\cpu_0|REG|RF~1241_combout  & ((\cpu_0|REG|RF~1236_combout ))))) # (!\cpu_0|I_MEM|rom~9_combout  & 
// (((\cpu_0|REG|RF~1241_combout ))))

	.dataa(\cpu_0|REG|RF~1243_combout ),
	.datab(\cpu_0|REG|RF~1236_combout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|REG|RF~1241_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1244_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1244 .lut_mask = 16'hAFC0;
defparam \cpu_0|REG|RF~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \cpu_0|REG|RD1[9]~17 (
// Equation(s):
// \cpu_0|REG|RD1[9]~17_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1244_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|Equal0~0_combout ),
	.datad(\cpu_0|REG|RF~1244_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[9]~17 .lut_mask = 16'h0F00;
defparam \cpu_0|REG|RD1[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneii_lcell_comb \cpu_0|ALU|Add0~16 (
// Equation(s):
// \cpu_0|ALU|Add0~16_combout  = ((\cpu_0|REG|RD1[8]~18_combout  $ (\cpu_0|srcB[8]~30_combout  $ (!\cpu_0|ALU|Add0~15 )))) # (GND)
// \cpu_0|ALU|Add0~17  = CARRY((\cpu_0|REG|RD1[8]~18_combout  & ((\cpu_0|srcB[8]~30_combout ) # (!\cpu_0|ALU|Add0~15 ))) # (!\cpu_0|REG|RD1[8]~18_combout  & (\cpu_0|srcB[8]~30_combout  & !\cpu_0|ALU|Add0~15 )))

	.dataa(\cpu_0|REG|RD1[8]~18_combout ),
	.datab(\cpu_0|srcB[8]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~15 ),
	.combout(\cpu_0|ALU|Add0~16_combout ),
	.cout(\cpu_0|ALU|Add0~17 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~16 .lut_mask = 16'h698E;
defparam \cpu_0|ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneii_lcell_comb \cpu_0|ALU|Add0~18 (
// Equation(s):
// \cpu_0|ALU|Add0~18_combout  = (\cpu_0|srcB[9]~29_combout  & ((\cpu_0|REG|RD1[9]~17_combout  & (\cpu_0|ALU|Add0~17  & VCC)) # (!\cpu_0|REG|RD1[9]~17_combout  & (!\cpu_0|ALU|Add0~17 )))) # (!\cpu_0|srcB[9]~29_combout  & ((\cpu_0|REG|RD1[9]~17_combout  & 
// (!\cpu_0|ALU|Add0~17 )) # (!\cpu_0|REG|RD1[9]~17_combout  & ((\cpu_0|ALU|Add0~17 ) # (GND)))))
// \cpu_0|ALU|Add0~19  = CARRY((\cpu_0|srcB[9]~29_combout  & (!\cpu_0|REG|RD1[9]~17_combout  & !\cpu_0|ALU|Add0~17 )) # (!\cpu_0|srcB[9]~29_combout  & ((!\cpu_0|ALU|Add0~17 ) # (!\cpu_0|REG|RD1[9]~17_combout ))))

	.dataa(\cpu_0|srcB[9]~29_combout ),
	.datab(\cpu_0|REG|RD1[9]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~17 ),
	.combout(\cpu_0|ALU|Add0~18_combout ),
	.cout(\cpu_0|ALU|Add0~19 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~18 .lut_mask = 16'h9617;
defparam \cpu_0|ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y30
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[12]~58_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[12]~58_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2016w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2016w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2016w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2016w[0]~0 .lut_mask = 16'hFFE4;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2016w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y27
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[12]~58_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a108 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y30
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[12]~58_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a76 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a108~portbdataout )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\mem_0|mem_rtl_0|auto_generated|ram_block1a76~portbdataout )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~0 .lut_mask = 16'hD8FF;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N25
cycloneii_lcell_ff \cpu_0|REG|RF~462 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~462_regout ));

// Location: LCFF_X40_Y21_N7
cycloneii_lcell_ff \cpu_0|REG|RF~430 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~430_regout ));

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1142 (
// Equation(s):
// \cpu_0|REG|RF~1142_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~430_regout ))) # (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~398_regout 
// ))))

	.dataa(\cpu_0|REG|RF~398_regout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|REG|RF~430_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1142 .lut_mask = 16'hFC22;
defparam \cpu_0|REG|RF~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1143 (
// Equation(s):
// \cpu_0|REG|RF~1143_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1142_combout  & ((\cpu_0|REG|RF~494_regout ))) # (!\cpu_0|REG|RF~1142_combout  & (\cpu_0|REG|RF~462_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|REG|RF~1142_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~462_regout ),
	.datac(\cpu_0|REG|RF~1142_combout ),
	.datad(\cpu_0|REG|RF~494_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1143 .lut_mask = 16'hF858;
defparam \cpu_0|REG|RF~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N23
cycloneii_lcell_ff \cpu_0|REG|RF~270 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[14]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~270_regout ));

// Location: LCCOMB_X37_Y26_N2
cycloneii_lcell_comb \cpu_0|REG|RF~334feeder (
// Equation(s):
// \cpu_0|REG|RF~334feeder_combout  = \cpu_0|WD3[14]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[14]~23_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~334feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N3
cycloneii_lcell_ff \cpu_0|REG|RF~334 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~334feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~334_regout ));

// Location: LCCOMB_X41_Y26_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1137 (
// Equation(s):
// \cpu_0|REG|RF~1137_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout ) # ((\cpu_0|REG|RF~334_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (!\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~270_regout )))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~270_regout ),
	.datad(\cpu_0|REG|RF~334_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1137 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1138 (
// Equation(s):
// \cpu_0|REG|RF~1138_combout  = (\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~1137_combout  & (\cpu_0|REG|RF~366_regout )) # (!\cpu_0|REG|RF~1137_combout  & ((\cpu_0|REG|RF~302_regout ))))) # (!\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|REG|RF~1137_combout 
// ))))

	.dataa(\cpu_0|REG|RF~366_regout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|REG|RF~302_regout ),
	.datad(\cpu_0|REG|RF~1137_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1138 .lut_mask = 16'hBBC0;
defparam \cpu_0|REG|RF~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1141 (
// Equation(s):
// \cpu_0|REG|RF~1141_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1138_combout ))) # (!\cpu_0|I_MEM|rom~16_combout  & 
// (\cpu_0|REG|RF~1140_combout ))))

	.dataa(\cpu_0|REG|RF~1140_combout ),
	.datab(\cpu_0|REG|RF~1138_combout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1141 .lut_mask = 16'hFC0A;
defparam \cpu_0|REG|RF~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1144 (
// Equation(s):
// \cpu_0|REG|RF~1144_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1141_combout  & ((\cpu_0|REG|RF~1143_combout ))) # (!\cpu_0|REG|RF~1141_combout  & (\cpu_0|REG|RF~1136_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & 
// (((\cpu_0|REG|RF~1141_combout ))))

	.dataa(\cpu_0|REG|RF~1136_combout ),
	.datab(\cpu_0|REG|RF~1143_combout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|REG|RF~1141_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1144 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneii_lcell_comb \cpu_0|REG|RD1[14]~12 (
// Equation(s):
// \cpu_0|REG|RD1[14]~12_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1144_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|Equal0~0_combout ),
	.datad(\cpu_0|REG|RF~1144_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[14]~12 .lut_mask = 16'h0F00;
defparam \cpu_0|REG|RD1[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneii_lcell_comb \cpu_0|ALU|Add0~20 (
// Equation(s):
// \cpu_0|ALU|Add0~20_combout  = ((\cpu_0|REG|RD1[10]~16_combout  $ (\cpu_0|srcB[10]~28_combout  $ (!\cpu_0|ALU|Add0~19 )))) # (GND)
// \cpu_0|ALU|Add0~21  = CARRY((\cpu_0|REG|RD1[10]~16_combout  & ((\cpu_0|srcB[10]~28_combout ) # (!\cpu_0|ALU|Add0~19 ))) # (!\cpu_0|REG|RD1[10]~16_combout  & (\cpu_0|srcB[10]~28_combout  & !\cpu_0|ALU|Add0~19 )))

	.dataa(\cpu_0|REG|RD1[10]~16_combout ),
	.datab(\cpu_0|srcB[10]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~19 ),
	.combout(\cpu_0|ALU|Add0~20_combout ),
	.cout(\cpu_0|ALU|Add0~21 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~20 .lut_mask = 16'h698E;
defparam \cpu_0|ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneii_lcell_comb \cpu_0|ALU|Add0~22 (
// Equation(s):
// \cpu_0|ALU|Add0~22_combout  = (\cpu_0|REG|RD1[11]~15_combout  & ((\cpu_0|srcB[11]~27_combout  & (\cpu_0|ALU|Add0~21  & VCC)) # (!\cpu_0|srcB[11]~27_combout  & (!\cpu_0|ALU|Add0~21 )))) # (!\cpu_0|REG|RD1[11]~15_combout  & ((\cpu_0|srcB[11]~27_combout  & 
// (!\cpu_0|ALU|Add0~21 )) # (!\cpu_0|srcB[11]~27_combout  & ((\cpu_0|ALU|Add0~21 ) # (GND)))))
// \cpu_0|ALU|Add0~23  = CARRY((\cpu_0|REG|RD1[11]~15_combout  & (!\cpu_0|srcB[11]~27_combout  & !\cpu_0|ALU|Add0~21 )) # (!\cpu_0|REG|RD1[11]~15_combout  & ((!\cpu_0|ALU|Add0~21 ) # (!\cpu_0|srcB[11]~27_combout ))))

	.dataa(\cpu_0|REG|RD1[11]~15_combout ),
	.datab(\cpu_0|srcB[11]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~21 ),
	.combout(\cpu_0|ALU|Add0~22_combout ),
	.cout(\cpu_0|ALU|Add0~23 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~22 .lut_mask = 16'h9617;
defparam \cpu_0|ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneii_lcell_comb \cpu_0|ALU|Add0~24 (
// Equation(s):
// \cpu_0|ALU|Add0~24_combout  = ((\cpu_0|srcB[12]~26_combout  $ (\cpu_0|REG|RD1[12]~14_combout  $ (!\cpu_0|ALU|Add0~23 )))) # (GND)
// \cpu_0|ALU|Add0~25  = CARRY((\cpu_0|srcB[12]~26_combout  & ((\cpu_0|REG|RD1[12]~14_combout ) # (!\cpu_0|ALU|Add0~23 ))) # (!\cpu_0|srcB[12]~26_combout  & (\cpu_0|REG|RD1[12]~14_combout  & !\cpu_0|ALU|Add0~23 )))

	.dataa(\cpu_0|srcB[12]~26_combout ),
	.datab(\cpu_0|REG|RD1[12]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~23 ),
	.combout(\cpu_0|ALU|Add0~24_combout ),
	.cout(\cpu_0|ALU|Add0~25 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~24 .lut_mask = 16'h698E;
defparam \cpu_0|ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cycloneii_lcell_comb \cpu_0|ALU|Add0~26 (
// Equation(s):
// \cpu_0|ALU|Add0~26_combout  = (\cpu_0|REG|RD1[13]~13_combout  & ((\cpu_0|srcB[13]~25_combout  & (\cpu_0|ALU|Add0~25  & VCC)) # (!\cpu_0|srcB[13]~25_combout  & (!\cpu_0|ALU|Add0~25 )))) # (!\cpu_0|REG|RD1[13]~13_combout  & ((\cpu_0|srcB[13]~25_combout  & 
// (!\cpu_0|ALU|Add0~25 )) # (!\cpu_0|srcB[13]~25_combout  & ((\cpu_0|ALU|Add0~25 ) # (GND)))))
// \cpu_0|ALU|Add0~27  = CARRY((\cpu_0|REG|RD1[13]~13_combout  & (!\cpu_0|srcB[13]~25_combout  & !\cpu_0|ALU|Add0~25 )) # (!\cpu_0|REG|RD1[13]~13_combout  & ((!\cpu_0|ALU|Add0~25 ) # (!\cpu_0|srcB[13]~25_combout ))))

	.dataa(\cpu_0|REG|RD1[13]~13_combout ),
	.datab(\cpu_0|srcB[13]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~25 ),
	.combout(\cpu_0|ALU|Add0~26_combout ),
	.cout(\cpu_0|ALU|Add0~27 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~26 .lut_mask = 16'h9617;
defparam \cpu_0|ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneii_lcell_comb \cpu_0|ALU|Add0~28 (
// Equation(s):
// \cpu_0|ALU|Add0~28_combout  = ((\cpu_0|srcB[14]~24_combout  $ (\cpu_0|REG|RD1[14]~12_combout  $ (!\cpu_0|ALU|Add0~27 )))) # (GND)
// \cpu_0|ALU|Add0~29  = CARRY((\cpu_0|srcB[14]~24_combout  & ((\cpu_0|REG|RD1[14]~12_combout ) # (!\cpu_0|ALU|Add0~27 ))) # (!\cpu_0|srcB[14]~24_combout  & (\cpu_0|REG|RD1[14]~12_combout  & !\cpu_0|ALU|Add0~27 )))

	.dataa(\cpu_0|srcB[14]~24_combout ),
	.datab(\cpu_0|REG|RD1[14]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|ALU|Add0~27 ),
	.combout(\cpu_0|ALU|Add0~28_combout ),
	.cout(\cpu_0|ALU|Add0~29 ));
// synopsys translate_off
defparam \cpu_0|ALU|Add0~28 .lut_mask = 16'h698E;
defparam \cpu_0|ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y24_N29
cycloneii_lcell_ff \mem_0|mem_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|ALU|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]));

// Location: LCCOMB_X25_Y23_N10
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a140 )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2016w[0]~0_combout  & \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2016w[0]~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~1 .lut_mask = 16'hAAC0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \cpu_0|WD3[12]~27 (
// Equation(s):
// \cpu_0|WD3[12]~27_combout  = (\cpu_0|WD3[8]~19_combout  & (((\cpu_0|WD3[8]~20_combout )))) # (!\cpu_0|WD3[8]~19_combout  & ((\cpu_0|WD3[8]~20_combout  & (\cpu_0|ALU|Add0~24_combout )) # (!\cpu_0|WD3[8]~20_combout  & 
// ((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~1_combout )))))

	.dataa(\cpu_0|WD3[8]~19_combout ),
	.datab(\cpu_0|ALU|Add0~24_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result12w~1_combout ),
	.datad(\cpu_0|WD3[8]~20_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[12]~27 .lut_mask = 16'hEE50;
defparam \cpu_0|WD3[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \cpu_0|WD3[12]~28 (
// Equation(s):
// \cpu_0|WD3[12]~28_combout  = (\cpu_0|WD3[8]~19_combout  & ((\cpu_0|WD3[12]~27_combout  & (\gpio_0|reg_out|q [12])) # (!\cpu_0|WD3[12]~27_combout  & ((\gpio_0|reg_in|q [12]))))) # (!\cpu_0|WD3[8]~19_combout  & (((\cpu_0|WD3[12]~27_combout ))))

	.dataa(\cpu_0|WD3[8]~19_combout ),
	.datab(\gpio_0|reg_out|q [12]),
	.datac(\gpio_0|reg_in|q [12]),
	.datad(\cpu_0|WD3[12]~27_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[12]~28 .lut_mask = 16'hDDA0;
defparam \cpu_0|WD3[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneii_lcell_comb \cpu_0|WD3[12]~29 (
// Equation(s):
// \cpu_0|WD3[12]~29_combout  = (\cpu_0|WD3[12]~28_combout  & ((!\bus_0|decoder|Equal1~3_combout ) # (!\cpu_0|WD3[8]~19_combout )))

	.dataa(vcc),
	.datab(\cpu_0|WD3[12]~28_combout ),
	.datac(\cpu_0|WD3[8]~19_combout ),
	.datad(\bus_0|decoder|Equal1~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[12]~29 .lut_mask = 16'h0CCC;
defparam \cpu_0|WD3[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N29
cycloneii_lcell_ff \cpu_0|REG|RF~12 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~12_regout ));

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1179 (
// Equation(s):
// \cpu_0|REG|RF~1179_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~44_regout )) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~12_regout 
// )))))

	.dataa(\cpu_0|REG|RF~44_regout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|REG|RF~12_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1179 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N3
cycloneii_lcell_ff \cpu_0|REG|RF~76 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~76_regout ));

// Location: LCFF_X35_Y22_N13
cycloneii_lcell_ff \cpu_0|REG|RF~108 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~108_regout ));

// Location: LCCOMB_X35_Y22_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1180 (
// Equation(s):
// \cpu_0|REG|RF~1180_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1179_combout  & ((\cpu_0|REG|RF~108_regout ))) # (!\cpu_0|REG|RF~1179_combout  & (\cpu_0|REG|RF~76_regout )))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1179_combout ))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1179_combout ),
	.datac(\cpu_0|REG|RF~76_regout ),
	.datad(\cpu_0|REG|RF~108_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1180 .lut_mask = 16'hEC64;
defparam \cpu_0|REG|RF~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1181 (
// Equation(s):
// \cpu_0|REG|RF~1181_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1178_combout ) # ((\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((!\cpu_0|I_MEM|rom~16_combout  & \cpu_0|REG|RF~1180_combout ))))

	.dataa(\cpu_0|REG|RF~1178_combout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~1180_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1181 .lut_mask = 16'hCBC8;
defparam \cpu_0|REG|RF~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N3
cycloneii_lcell_ff \cpu_0|REG|RF~428 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~428_regout ));

// Location: LCFF_X34_Y23_N21
cycloneii_lcell_ff \cpu_0|REG|RF~492 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[12]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~492_regout ));

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1183 (
// Equation(s):
// \cpu_0|REG|RF~1183_combout  = (\cpu_0|REG|RF~1182_combout  & (((\cpu_0|REG|RF~492_regout ) # (!\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|REG|RF~1182_combout  & (\cpu_0|REG|RF~428_regout  & ((\cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|REG|RF~1182_combout ),
	.datab(\cpu_0|REG|RF~428_regout ),
	.datac(\cpu_0|REG|RF~492_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1183 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1184 (
// Equation(s):
// \cpu_0|REG|RF~1184_combout  = (\cpu_0|REG|RF~1181_combout  & (((\cpu_0|REG|RF~1183_combout ) # (!\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|REG|RF~1181_combout  & (\cpu_0|REG|RF~1176_combout  & (\cpu_0|I_MEM|rom~16_combout )))

	.dataa(\cpu_0|REG|RF~1176_combout ),
	.datab(\cpu_0|REG|RF~1181_combout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~1183_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1184 .lut_mask = 16'hEC2C;
defparam \cpu_0|REG|RF~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneii_lcell_comb \cpu_0|REG|RD1[12]~14 (
// Equation(s):
// \cpu_0|REG|RD1[12]~14_combout  = (\cpu_0|REG|RF~1184_combout  & !\cpu_0|REG|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|RF~1184_combout ),
	.datad(\cpu_0|REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[12]~14 .lut_mask = 16'h00F0;
defparam \cpu_0|REG|RD1[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N25
cycloneii_lcell_ff \mem_0|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|ALU|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]));

// Location: M4K_X52_Y32
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[8]~54_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1824w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1824w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a40~portbdataout )) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1824w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1824w[0]~0 .lut_mask = 16'hFFB8;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1824w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y29
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[8]~54_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a104 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y28
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[8]~54_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a72 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a104~portbdataout )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\mem_0|mem_rtl_0|auto_generated|ram_block1a72~portbdataout )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~0 .lut_mask = 16'hF7D5;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a136 )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1824w[0]~0_combout  & \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1824w[0]~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~1 .lut_mask = 16'hAAC0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[8]));
// synopsys translate_off
defparam \gpioInput[8]~I .input_async_reset = "none";
defparam \gpioInput[8]~I .input_power_up = "low";
defparam \gpioInput[8]~I .input_register_mode = "none";
defparam \gpioInput[8]~I .input_sync_reset = "none";
defparam \gpioInput[8]~I .oe_async_reset = "none";
defparam \gpioInput[8]~I .oe_power_up = "low";
defparam \gpioInput[8]~I .oe_register_mode = "none";
defparam \gpioInput[8]~I .oe_sync_reset = "none";
defparam \gpioInput[8]~I .operation_mode = "input";
defparam \gpioInput[8]~I .output_async_reset = "none";
defparam \gpioInput[8]~I .output_power_up = "low";
defparam \gpioInput[8]~I .output_register_mode = "none";
defparam \gpioInput[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y24_N23
cycloneii_lcell_ff \gpio_0|reg_in|q[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [8]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [8]));

// Location: LCCOMB_X36_Y24_N22
cycloneii_lcell_comb \cpu_0|WD3[8]~39 (
// Equation(s):
// \cpu_0|WD3[8]~39_combout  = (\cpu_0|WD3[8]~20_combout  & (((\cpu_0|WD3[8]~19_combout )))) # (!\cpu_0|WD3[8]~20_combout  & ((\cpu_0|WD3[8]~19_combout  & ((\gpio_0|reg_in|q [8]))) # (!\cpu_0|WD3[8]~19_combout  & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~1_combout ))))

	.dataa(\cpu_0|WD3[8]~20_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result8w~1_combout ),
	.datac(\gpio_0|reg_in|q [8]),
	.datad(\cpu_0|WD3[8]~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[8]~39 .lut_mask = 16'hFA44;
defparam \cpu_0|WD3[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneii_lcell_comb \cpu_0|WD3[8]~40 (
// Equation(s):
// \cpu_0|WD3[8]~40_combout  = (\cpu_0|WD3[8]~20_combout  & ((\cpu_0|WD3[8]~39_combout  & (\gpio_0|reg_out|q [8])) # (!\cpu_0|WD3[8]~39_combout  & ((\cpu_0|ALU|Add0~16_combout ))))) # (!\cpu_0|WD3[8]~20_combout  & (((\cpu_0|WD3[8]~39_combout ))))

	.dataa(\gpio_0|reg_out|q [8]),
	.datab(\cpu_0|ALU|Add0~16_combout ),
	.datac(\cpu_0|WD3[8]~20_combout ),
	.datad(\cpu_0|WD3[8]~39_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[8]~40 .lut_mask = 16'hAFC0;
defparam \cpu_0|WD3[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneii_lcell_comb \cpu_0|WD3[8]~41 (
// Equation(s):
// \cpu_0|WD3[8]~41_combout  = (\cpu_0|WD3[8]~40_combout  & ((!\bus_0|decoder|Equal1~3_combout ) # (!\cpu_0|WD3[8]~19_combout )))

	.dataa(vcc),
	.datab(\cpu_0|WD3[8]~19_combout ),
	.datac(\cpu_0|WD3[8]~40_combout ),
	.datad(\bus_0|decoder|Equal1~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[8]~41 .lut_mask = 16'h30F0;
defparam \cpu_0|WD3[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N27
cycloneii_lcell_ff \cpu_0|REG|RF~232 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~232_regout ));

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \cpu_0|REG|RF~488feeder (
// Equation(s):
// \cpu_0|REG|RF~488feeder_combout  = \cpu_0|WD3[8]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[8]~41_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~488feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N31
cycloneii_lcell_ff \cpu_0|REG|RF~488 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~488feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~488_regout ));

// Location: LCCOMB_X37_Y26_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1273 (
// Equation(s):
// \cpu_0|REG|RF~1273_combout  = (\cpu_0|REG|RF~1272_combout  & (((\cpu_0|REG|RF~488_regout ) # (!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1272_combout  & (\cpu_0|REG|RF~232_regout  & ((\cpu_0|I_MEM|rom~6_combout ))))

	.dataa(\cpu_0|REG|RF~1272_combout ),
	.datab(\cpu_0|REG|RF~232_regout ),
	.datac(\cpu_0|REG|RF~488_regout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1273 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneii_lcell_comb \cpu_0|REG|RF~392feeder (
// Equation(s):
// \cpu_0|REG|RF~392feeder_combout  = \cpu_0|WD3[8]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[8]~41_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~392feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~392feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~392feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N3
cycloneii_lcell_ff \cpu_0|REG|RF~392 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~392feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~392_regout ));

// Location: LCFF_X42_Y22_N19
cycloneii_lcell_ff \cpu_0|REG|RF~136 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~136_regout ));

// Location: LCCOMB_X42_Y22_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1269 (
// Equation(s):
// \cpu_0|REG|RF~1269_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~136_regout ))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (\cpu_0|REG|RF~8_regout ))))

	.dataa(\cpu_0|REG|RF~8_regout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~136_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1269 .lut_mask = 16'hF2C2;
defparam \cpu_0|REG|RF~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1270 (
// Equation(s):
// \cpu_0|REG|RF~1270_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1269_combout  & ((\cpu_0|REG|RF~392_regout ))) # (!\cpu_0|REG|RF~1269_combout  & (\cpu_0|REG|RF~264_regout )))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (((\cpu_0|REG|RF~1269_combout ))))

	.dataa(\cpu_0|REG|RF~264_regout ),
	.datab(\cpu_0|REG|RF~392_regout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|REG|RF~1269_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1270 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1271 (
// Equation(s):
// \cpu_0|REG|RF~1271_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1268_combout ) # ((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (((!\cpu_0|I_MEM|rom~2_combout  & \cpu_0|REG|RF~1270_combout ))))

	.dataa(\cpu_0|REG|RF~1268_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|REG|RF~1270_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1271 .lut_mask = 16'hCBC8;
defparam \cpu_0|REG|RF~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1274 (
// Equation(s):
// \cpu_0|REG|RF~1274_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1271_combout  & ((\cpu_0|REG|RF~1273_combout ))) # (!\cpu_0|REG|RF~1271_combout  & (\cpu_0|REG|RF~1266_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & 
// (((\cpu_0|REG|RF~1271_combout ))))

	.dataa(\cpu_0|REG|RF~1266_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~1273_combout ),
	.datad(\cpu_0|REG|RF~1271_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1274 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \cpu_0|srcB[8]~30 (
// Equation(s):
// \cpu_0|srcB[8]~30_combout  = (\cpu_0|srcB[14]~36_combout ) # ((\cpu_0|Control|WideOr9~0_combout  & (\cpu_0|Control|WideOr8~0_combout  & \cpu_0|REG|RF~1274_combout )))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|srcB[14]~36_combout ),
	.datad(\cpu_0|REG|RF~1274_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[8]~30 .lut_mask = 16'hF8F0;
defparam \cpu_0|srcB[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[15]~61_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y19
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[15]~61_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2160w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2160w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a47~portbdataout )) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2160w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2160w[0]~0 .lut_mask = 16'hFDEC;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2160w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (((\mem_0|mem_rtl_0|auto_generated|ram_block1a143 )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~0_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2160w[0]~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~0_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs2160w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~1 .lut_mask = 16'hCCA0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[15]));
// synopsys translate_off
defparam \gpioInput[15]~I .input_async_reset = "none";
defparam \gpioInput[15]~I .input_power_up = "low";
defparam \gpioInput[15]~I .input_register_mode = "none";
defparam \gpioInput[15]~I .input_sync_reset = "none";
defparam \gpioInput[15]~I .oe_async_reset = "none";
defparam \gpioInput[15]~I .oe_power_up = "low";
defparam \gpioInput[15]~I .oe_register_mode = "none";
defparam \gpioInput[15]~I .oe_sync_reset = "none";
defparam \gpioInput[15]~I .operation_mode = "input";
defparam \gpioInput[15]~I .output_async_reset = "none";
defparam \gpioInput[15]~I .output_power_up = "low";
defparam \gpioInput[15]~I .output_register_mode = "none";
defparam \gpioInput[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y23_N27
cycloneii_lcell_ff \gpio_0|reg_in|q[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [15]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [15]));

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \cpu_0|WD3[15]~51 (
// Equation(s):
// \cpu_0|WD3[15]~51_combout  = (\cpu_0|WD3[8]~19_combout  & (((\gpio_0|reg_in|q [15]) # (\cpu_0|WD3[8]~20_combout )))) # (!\cpu_0|WD3[8]~19_combout  & (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~1_combout  & ((!\cpu_0|WD3[8]~20_combout ))))

	.dataa(\cpu_0|WD3[8]~19_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result15w~1_combout ),
	.datac(\gpio_0|reg_in|q [15]),
	.datad(\cpu_0|WD3[8]~20_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[15]~51 .lut_mask = 16'hAAE4;
defparam \cpu_0|WD3[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N29
cycloneii_lcell_ff \cpu_0|REG|RF~399 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~399_regout ));

// Location: LCFF_X42_Y23_N3
cycloneii_lcell_ff \cpu_0|REG|RF~143 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~143_regout ));

// Location: LCCOMB_X42_Y23_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1349 (
// Equation(s):
// \cpu_0|REG|RF~1349_combout  = (\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~143_regout ) # (\cpu_0|I_MEM|rom~16_combout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (\cpu_0|REG|RF~15_regout  & ((!\cpu_0|I_MEM|rom~16_combout ))))

	.dataa(\cpu_0|REG|RF~15_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~143_regout ),
	.datad(\cpu_0|I_MEM|rom~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1349_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1349 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1350 (
// Equation(s):
// \cpu_0|REG|RF~1350_combout  = (\cpu_0|I_MEM|rom~16_combout  & ((\cpu_0|REG|RF~1349_combout  & ((\cpu_0|REG|RF~399_regout ))) # (!\cpu_0|REG|RF~1349_combout  & (\cpu_0|REG|RF~271_regout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|REG|RF~1349_combout 
// ))))

	.dataa(\cpu_0|REG|RF~271_regout ),
	.datab(\cpu_0|REG|RF~399_regout ),
	.datac(\cpu_0|I_MEM|rom~16_combout ),
	.datad(\cpu_0|REG|RF~1349_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1350_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1350 .lut_mask = 16'hCFA0;
defparam \cpu_0|REG|RF~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1351 (
// Equation(s):
// \cpu_0|REG|RF~1351_combout  = (\cpu_0|I_MEM|rom~12_combout  & (((\cpu_0|I_MEM|rom~9_combout )))) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1348_combout )) # (!\cpu_0|I_MEM|rom~9_combout  & 
// ((\cpu_0|REG|RF~1350_combout )))))

	.dataa(\cpu_0|REG|RF~1348_combout ),
	.datab(\cpu_0|I_MEM|rom~12_combout ),
	.datac(\cpu_0|I_MEM|rom~9_combout ),
	.datad(\cpu_0|REG|RF~1350_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1351_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1351 .lut_mask = 16'hE3E0;
defparam \cpu_0|REG|RF~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N15
cycloneii_lcell_ff \cpu_0|REG|RF~431 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~431_regout ));

// Location: LCFF_X36_Y23_N27
cycloneii_lcell_ff \cpu_0|REG|RF~47 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~47_regout ));

// Location: LCCOMB_X42_Y25_N0
cycloneii_lcell_comb \cpu_0|REG|RF~303feeder (
// Equation(s):
// \cpu_0|REG|RF~303feeder_combout  = \cpu_0|WD3[15]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[15]~53_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~303feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N1
cycloneii_lcell_ff \cpu_0|REG|RF~303 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~303feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~303_regout ));

// Location: LCCOMB_X42_Y25_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1345 (
// Equation(s):
// \cpu_0|REG|RF~1345_combout  = (\cpu_0|I_MEM|rom~16_combout  & (((\cpu_0|I_MEM|rom~14_combout ) # (\cpu_0|REG|RF~303_regout )))) # (!\cpu_0|I_MEM|rom~16_combout  & (\cpu_0|REG|RF~47_regout  & (!\cpu_0|I_MEM|rom~14_combout )))

	.dataa(\cpu_0|I_MEM|rom~16_combout ),
	.datab(\cpu_0|REG|RF~47_regout ),
	.datac(\cpu_0|I_MEM|rom~14_combout ),
	.datad(\cpu_0|REG|RF~303_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1345_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1345 .lut_mask = 16'hAEA4;
defparam \cpu_0|REG|RF~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1346 (
// Equation(s):
// \cpu_0|REG|RF~1346_combout  = (\cpu_0|I_MEM|rom~14_combout  & ((\cpu_0|REG|RF~1345_combout  & ((\cpu_0|REG|RF~431_regout ))) # (!\cpu_0|REG|RF~1345_combout  & (\cpu_0|REG|RF~175_regout )))) # (!\cpu_0|I_MEM|rom~14_combout  & (((\cpu_0|REG|RF~1345_combout 
// ))))

	.dataa(\cpu_0|REG|RF~175_regout ),
	.datab(\cpu_0|I_MEM|rom~14_combout ),
	.datac(\cpu_0|REG|RF~431_regout ),
	.datad(\cpu_0|REG|RF~1345_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1346_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1346 .lut_mask = 16'hF388;
defparam \cpu_0|REG|RF~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1354 (
// Equation(s):
// \cpu_0|REG|RF~1354_combout  = (\cpu_0|REG|RF~1351_combout  & ((\cpu_0|REG|RF~1353_combout ) # ((!\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|REG|RF~1351_combout  & (((\cpu_0|REG|RF~1346_combout  & \cpu_0|I_MEM|rom~12_combout ))))

	.dataa(\cpu_0|REG|RF~1353_combout ),
	.datab(\cpu_0|REG|RF~1351_combout ),
	.datac(\cpu_0|REG|RF~1346_combout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1354_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1354 .lut_mask = 16'hB8CC;
defparam \cpu_0|REG|RF~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneii_lcell_comb \cpu_0|REG|RD1[15]~22 (
// Equation(s):
// \cpu_0|REG|RD1[15]~22_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1354_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|Equal0~0_combout ),
	.datad(\cpu_0|REG|RF~1354_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[15]~22 .lut_mask = 16'h0F00;
defparam \cpu_0|REG|RD1[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneii_lcell_comb \cpu_0|ALU|Add0~30 (
// Equation(s):
// \cpu_0|ALU|Add0~30_combout  = \cpu_0|srcB[15]~34_combout  $ (\cpu_0|ALU|Add0~29  $ (\cpu_0|REG|RD1[15]~22_combout ))

	.dataa(\cpu_0|srcB[15]~34_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|REG|RD1[15]~22_combout ),
	.cin(\cpu_0|ALU|Add0~29 ),
	.combout(\cpu_0|ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|ALU|Add0~30 .lut_mask = 16'hA55A;
defparam \cpu_0|ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \cpu_0|WD3[15]~52 (
// Equation(s):
// \cpu_0|WD3[15]~52_combout  = (\cpu_0|WD3[8]~20_combout  & ((\cpu_0|WD3[15]~51_combout  & (\gpio_0|reg_out|q [15])) # (!\cpu_0|WD3[15]~51_combout  & ((\cpu_0|ALU|Add0~30_combout ))))) # (!\cpu_0|WD3[8]~20_combout  & (((\cpu_0|WD3[15]~51_combout ))))

	.dataa(\gpio_0|reg_out|q [15]),
	.datab(\cpu_0|WD3[8]~20_combout ),
	.datac(\cpu_0|WD3[15]~51_combout ),
	.datad(\cpu_0|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[15]~52 .lut_mask = 16'hBCB0;
defparam \cpu_0|WD3[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneii_lcell_comb \cpu_0|WD3[15]~53 (
// Equation(s):
// \cpu_0|WD3[15]~53_combout  = (\cpu_0|WD3[15]~52_combout  & ((!\bus_0|decoder|Equal1~3_combout ) # (!\cpu_0|WD3[8]~19_combout )))

	.dataa(vcc),
	.datab(\cpu_0|WD3[8]~19_combout ),
	.datac(\bus_0|decoder|Equal1~3_combout ),
	.datad(\cpu_0|WD3[15]~52_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[15]~53 .lut_mask = 16'h3F00;
defparam \cpu_0|WD3[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneii_lcell_comb \cpu_0|REG|RF~239feeder (
// Equation(s):
// \cpu_0|REG|RF~239feeder_combout  = \cpu_0|WD3[15]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[15]~53_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~239feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N1
cycloneii_lcell_ff \cpu_0|REG|RF~239 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~239feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~239_regout ));

// Location: LCFF_X35_Y26_N3
cycloneii_lcell_ff \cpu_0|REG|RF~207 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~207_regout ));

// Location: LCCOMB_X35_Y26_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1335 (
// Equation(s):
// \cpu_0|REG|RF~1335_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~207_regout ))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~143_regout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~143_regout ),
	.datac(\cpu_0|REG|RF~207_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1335_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1335 .lut_mask = 16'hFA44;
defparam \cpu_0|REG|RF~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N21
cycloneii_lcell_ff \cpu_0|REG|RF~175 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~175_regout ));

// Location: LCCOMB_X34_Y25_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1336 (
// Equation(s):
// \cpu_0|REG|RF~1336_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1335_combout  & (\cpu_0|REG|RF~239_regout )) # (!\cpu_0|REG|RF~1335_combout  & ((\cpu_0|REG|RF~175_regout ))))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~1335_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~239_regout ),
	.datac(\cpu_0|REG|RF~1335_combout ),
	.datad(\cpu_0|REG|RF~175_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1336_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1336 .lut_mask = 16'hDAD0;
defparam \cpu_0|REG|RF~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N7
cycloneii_lcell_ff \cpu_0|REG|RF~367 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~367_regout ));

// Location: LCCOMB_X43_Y23_N22
cycloneii_lcell_comb \cpu_0|REG|RF~335feeder (
// Equation(s):
// \cpu_0|REG|RF~335feeder_combout  = \cpu_0|WD3[15]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[15]~53_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~335feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~335feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~335feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N23
cycloneii_lcell_ff \cpu_0|REG|RF~335 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~335feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~335_regout ));

// Location: LCCOMB_X41_Y26_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1338 (
// Equation(s):
// \cpu_0|REG|RF~1338_combout  = (\cpu_0|REG|RF~1337_combout  & (((\cpu_0|REG|RF~367_regout )) # (!\cpu_0|I_MEM|rom~2_combout ))) # (!\cpu_0|REG|RF~1337_combout  & (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~335_regout ))))

	.dataa(\cpu_0|REG|RF~1337_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~367_regout ),
	.datad(\cpu_0|REG|RF~335_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1338_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1338 .lut_mask = 16'hE6A2;
defparam \cpu_0|REG|RF~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1341 (
// Equation(s):
// \cpu_0|REG|RF~1341_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout ) # (\cpu_0|REG|RF~1338_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~1340_combout  & (!\cpu_0|I_MEM|rom~6_combout )))

	.dataa(\cpu_0|REG|RF~1340_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~1338_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1341_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1341 .lut_mask = 16'hCEC2;
defparam \cpu_0|REG|RF~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1344 (
// Equation(s):
// \cpu_0|REG|RF~1344_combout  = (\cpu_0|REG|RF~1341_combout  & ((\cpu_0|REG|RF~1343_combout ) # ((!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1341_combout  & (((\cpu_0|REG|RF~1336_combout  & \cpu_0|I_MEM|rom~6_combout ))))

	.dataa(\cpu_0|REG|RF~1343_combout ),
	.datab(\cpu_0|REG|RF~1336_combout ),
	.datac(\cpu_0|REG|RF~1341_combout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1344_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1344 .lut_mask = 16'hACF0;
defparam \cpu_0|REG|RF~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneii_lcell_comb \cpu_0|REG|RD2[15]~61 (
// Equation(s):
// \cpu_0|REG|RD2[15]~61_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1344_combout  & ((!\cpu_0|I_MEM|rom~0_combout ) # (!\cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|REG|RF~1344_combout ),
	.datac(\cpu_0|pc_register|pc [6]),
	.datad(\cpu_0|I_MEM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[15]~61 .lut_mask = 16'h0444;
defparam \cpu_0|REG|RD2[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y28
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[11]~57_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y26
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[11]~57_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1968w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1968w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a43~portbdataout ))) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1968w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1968w[0]~0 .lut_mask = 16'hFAEE;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1968w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (((\mem_0|mem_rtl_0|auto_generated|ram_block1a139 )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~0_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1968w[0]~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~0_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1968w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~1 .lut_mask = 16'hCCA0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[11]));
// synopsys translate_off
defparam \gpioInput[11]~I .input_async_reset = "none";
defparam \gpioInput[11]~I .input_power_up = "low";
defparam \gpioInput[11]~I .input_register_mode = "none";
defparam \gpioInput[11]~I .input_sync_reset = "none";
defparam \gpioInput[11]~I .oe_async_reset = "none";
defparam \gpioInput[11]~I .oe_power_up = "low";
defparam \gpioInput[11]~I .oe_register_mode = "none";
defparam \gpioInput[11]~I .oe_sync_reset = "none";
defparam \gpioInput[11]~I .operation_mode = "input";
defparam \gpioInput[11]~I .output_async_reset = "none";
defparam \gpioInput[11]~I .output_power_up = "low";
defparam \gpioInput[11]~I .output_register_mode = "none";
defparam \gpioInput[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y24_N1
cycloneii_lcell_ff \gpio_0|reg_in|q[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [11]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [11]));

// Location: LCCOMB_X36_Y24_N0
cycloneii_lcell_comb \cpu_0|WD3[11]~30 (
// Equation(s):
// \cpu_0|WD3[11]~30_combout  = (\cpu_0|WD3[8]~20_combout  & (((\cpu_0|WD3[8]~19_combout )))) # (!\cpu_0|WD3[8]~20_combout  & ((\cpu_0|WD3[8]~19_combout  & ((\gpio_0|reg_in|q [11]))) # (!\cpu_0|WD3[8]~19_combout  & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~1_combout ))))

	.dataa(\cpu_0|WD3[8]~20_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result11w~1_combout ),
	.datac(\gpio_0|reg_in|q [11]),
	.datad(\cpu_0|WD3[8]~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[11]~30 .lut_mask = 16'hFA44;
defparam \cpu_0|WD3[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneii_lcell_comb \cpu_0|WD3[11]~31 (
// Equation(s):
// \cpu_0|WD3[11]~31_combout  = (\cpu_0|WD3[8]~20_combout  & ((\cpu_0|WD3[11]~30_combout  & (\gpio_0|reg_out|q [11])) # (!\cpu_0|WD3[11]~30_combout  & ((\cpu_0|ALU|Add0~22_combout ))))) # (!\cpu_0|WD3[8]~20_combout  & (((\cpu_0|WD3[11]~30_combout ))))

	.dataa(\gpio_0|reg_out|q [11]),
	.datab(\cpu_0|ALU|Add0~22_combout ),
	.datac(\cpu_0|WD3[8]~20_combout ),
	.datad(\cpu_0|WD3[11]~30_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[11]~31 .lut_mask = 16'hAFC0;
defparam \cpu_0|WD3[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneii_lcell_comb \cpu_0|WD3[11]~32 (
// Equation(s):
// \cpu_0|WD3[11]~32_combout  = (\cpu_0|WD3[11]~31_combout  & ((!\cpu_0|WD3[8]~19_combout ) # (!\bus_0|decoder|Equal1~3_combout )))

	.dataa(vcc),
	.datab(\bus_0|decoder|Equal1~3_combout ),
	.datac(\cpu_0|WD3[8]~19_combout ),
	.datad(\cpu_0|WD3[11]~31_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[11]~32 .lut_mask = 16'h3F00;
defparam \cpu_0|WD3[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N15
cycloneii_lcell_ff \cpu_0|REG|RF~491 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~491_regout ));

// Location: LCCOMB_X43_Y25_N18
cycloneii_lcell_comb \cpu_0|REG|RF~427feeder (
// Equation(s):
// \cpu_0|REG|RF~427feeder_combout  = \cpu_0|WD3[11]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[11]~32_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~427feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N19
cycloneii_lcell_ff \cpu_0|REG|RF~427 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~427feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~427_regout ));

// Location: LCCOMB_X41_Y24_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1213 (
// Equation(s):
// \cpu_0|REG|RF~1213_combout  = (\cpu_0|REG|RF~1212_combout  & (((\cpu_0|REG|RF~491_regout )) # (!\cpu_0|I_MEM|rom~4_combout ))) # (!\cpu_0|REG|RF~1212_combout  & (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~427_regout ))))

	.dataa(\cpu_0|REG|RF~1212_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~491_regout ),
	.datad(\cpu_0|REG|RF~427_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1213 .lut_mask = 16'hE6A2;
defparam \cpu_0|REG|RF~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N27
cycloneii_lcell_ff \cpu_0|REG|RF~171 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|WD3[11]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~171_regout ));

// Location: LCCOMB_X40_Y25_N4
cycloneii_lcell_comb \cpu_0|REG|RF~139feeder (
// Equation(s):
// \cpu_0|REG|RF~139feeder_combout  = \cpu_0|WD3[11]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[11]~32_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~139feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N5
cycloneii_lcell_ff \cpu_0|REG|RF~139 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~139feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~139_regout ));

// Location: LCCOMB_X40_Y25_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1205 (
// Equation(s):
// \cpu_0|REG|RF~1205_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~203_regout ) # ((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~139_regout  & !\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~203_regout ),
	.datab(\cpu_0|REG|RF~139_regout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1205 .lut_mask = 16'hF0AC;
defparam \cpu_0|REG|RF~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1206 (
// Equation(s):
// \cpu_0|REG|RF~1206_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1205_combout  & (\cpu_0|REG|RF~235_regout )) # (!\cpu_0|REG|RF~1205_combout  & ((\cpu_0|REG|RF~171_regout ))))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~1205_combout 
// ))))

	.dataa(\cpu_0|REG|RF~235_regout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~171_regout ),
	.datad(\cpu_0|REG|RF~1205_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1206 .lut_mask = 16'hBBC0;
defparam \cpu_0|REG|RF~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N5
cycloneii_lcell_ff \cpu_0|REG|RF~11 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~11_regout ));

// Location: LCFF_X41_Y25_N5
cycloneii_lcell_ff \cpu_0|REG|RF~43 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~43_regout ));

// Location: LCCOMB_X41_Y25_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1209 (
// Equation(s):
// \cpu_0|REG|RF~1209_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~43_regout ) # (\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~11_regout  & ((!\cpu_0|I_MEM|rom~2_combout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~11_regout ),
	.datac(\cpu_0|REG|RF~43_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1209 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N7
cycloneii_lcell_ff \cpu_0|REG|RF~75 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~75_regout ));

// Location: LCCOMB_X41_Y24_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1210 (
// Equation(s):
// \cpu_0|REG|RF~1210_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1209_combout  & (\cpu_0|REG|RF~107_regout )) # (!\cpu_0|REG|RF~1209_combout  & ((\cpu_0|REG|RF~75_regout ))))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1209_combout 
// ))))

	.dataa(\cpu_0|REG|RF~107_regout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~1209_combout ),
	.datad(\cpu_0|REG|RF~75_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1210 .lut_mask = 16'hBCB0;
defparam \cpu_0|REG|RF~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N5
cycloneii_lcell_ff \cpu_0|REG|RF~267 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~267_regout ));

// Location: LCFF_X41_Y25_N11
cycloneii_lcell_ff \cpu_0|REG|RF~299 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~299_regout ));

// Location: LCCOMB_X38_Y23_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1207 (
// Equation(s):
// \cpu_0|REG|RF~1207_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout ) # ((\cpu_0|REG|RF~299_regout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~267_regout )))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~267_regout ),
	.datad(\cpu_0|REG|RF~299_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1207 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N7
cycloneii_lcell_ff \cpu_0|REG|RF~363 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[11]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~363_regout ));

// Location: LCCOMB_X41_Y24_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1208 (
// Equation(s):
// \cpu_0|REG|RF~1208_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1207_combout  & ((\cpu_0|REG|RF~363_regout ))) # (!\cpu_0|REG|RF~1207_combout  & (\cpu_0|REG|RF~331_regout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1207_combout 
// ))))

	.dataa(\cpu_0|REG|RF~331_regout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~1207_combout ),
	.datad(\cpu_0|REG|RF~363_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1208 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1211 (
// Equation(s):
// \cpu_0|REG|RF~1211_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1208_combout ))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (\cpu_0|REG|RF~1210_combout ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~1210_combout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|REG|RF~1208_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1211 .lut_mask = 16'hF4A4;
defparam \cpu_0|REG|RF~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1214 (
// Equation(s):
// \cpu_0|REG|RF~1214_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~1211_combout  & (\cpu_0|REG|RF~1213_combout )) # (!\cpu_0|REG|RF~1211_combout  & ((\cpu_0|REG|RF~1206_combout ))))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (((\cpu_0|REG|RF~1211_combout ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~1213_combout ),
	.datac(\cpu_0|REG|RF~1206_combout ),
	.datad(\cpu_0|REG|RF~1211_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1214 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneii_lcell_comb \cpu_0|srcB[11]~27 (
// Equation(s):
// \cpu_0|srcB[11]~27_combout  = (\cpu_0|srcB[14]~36_combout ) # ((\cpu_0|REG|RF~1214_combout  & (\cpu_0|Control|WideOr9~0_combout  & \cpu_0|Control|WideOr8~0_combout )))

	.dataa(\cpu_0|srcB[14]~36_combout ),
	.datab(\cpu_0|REG|RF~1214_combout ),
	.datac(\cpu_0|Control|WideOr9~0_combout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[11]~27 .lut_mask = 16'hEAAA;
defparam \cpu_0|srcB[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneii_lcell_comb \bus_0|decoder|Equal1~2 (
// Equation(s):
// \bus_0|decoder|Equal1~2_combout  = (\cpu_0|ALU|Add0~24_combout  & (\cpu_0|ALU|Add0~22_combout  & (\cpu_0|ALU|Add0~26_combout  & \bus_0|decoder|Equal1~1_combout )))

	.dataa(\cpu_0|ALU|Add0~24_combout ),
	.datab(\cpu_0|ALU|Add0~22_combout ),
	.datac(\cpu_0|ALU|Add0~26_combout ),
	.datad(\bus_0|decoder|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus_0|decoder|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_0|decoder|Equal1~2 .lut_mask = 16'h8000;
defparam \bus_0|decoder|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneii_lcell_comb \bus_0|decoder|Equal1~3 (
// Equation(s):
// \bus_0|decoder|Equal1~3_combout  = ((\cpu_0|ALU|Add0~8_combout ) # (!\bus_0|decoder|Equal1~2_combout )) # (!\bus_0|decoder|Equal1~0_combout )

	.dataa(\bus_0|decoder|Equal1~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|ALU|Add0~8_combout ),
	.datad(\bus_0|decoder|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bus_0|decoder|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_0|decoder|Equal1~3 .lut_mask = 16'hF5FF;
defparam \bus_0|decoder|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N21
cycloneii_lcell_ff \gpio_0|reg_out|q[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[10]~56_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [10]));

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[10]));
// synopsys translate_off
defparam \gpioInput[10]~I .input_async_reset = "none";
defparam \gpioInput[10]~I .input_power_up = "low";
defparam \gpioInput[10]~I .input_register_mode = "none";
defparam \gpioInput[10]~I .input_sync_reset = "none";
defparam \gpioInput[10]~I .oe_async_reset = "none";
defparam \gpioInput[10]~I .oe_power_up = "low";
defparam \gpioInput[10]~I .oe_register_mode = "none";
defparam \gpioInput[10]~I .oe_sync_reset = "none";
defparam \gpioInput[10]~I .operation_mode = "input";
defparam \gpioInput[10]~I .output_async_reset = "none";
defparam \gpioInput[10]~I .output_power_up = "low";
defparam \gpioInput[10]~I .output_register_mode = "none";
defparam \gpioInput[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y23_N13
cycloneii_lcell_ff \gpio_0|reg_in|q[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [10]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [10]));

// Location: M4K_X52_Y30
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[10]~56_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1920w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1920w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a42~portbdataout )) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1920w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1920w[0]~0 .lut_mask = 16'hEFEC;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1920w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (((\mem_0|mem_rtl_0|auto_generated|ram_block1a138 )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~0_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1920w[0]~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~0_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1920w[0]~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~1 .lut_mask = 16'hCCA0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \cpu_0|WD3[10]~33 (
// Equation(s):
// \cpu_0|WD3[10]~33_combout  = (\cpu_0|WD3[8]~19_combout  & (((\cpu_0|WD3[8]~20_combout )))) # (!\cpu_0|WD3[8]~19_combout  & ((\cpu_0|WD3[8]~20_combout  & ((\cpu_0|ALU|Add0~20_combout ))) # (!\cpu_0|WD3[8]~20_combout  & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~1_combout ))))

	.dataa(\cpu_0|WD3[8]~19_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result10w~1_combout ),
	.datac(\cpu_0|ALU|Add0~20_combout ),
	.datad(\cpu_0|WD3[8]~20_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[10]~33 .lut_mask = 16'hFA44;
defparam \cpu_0|WD3[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \cpu_0|WD3[10]~34 (
// Equation(s):
// \cpu_0|WD3[10]~34_combout  = (\cpu_0|WD3[8]~19_combout  & ((\cpu_0|WD3[10]~33_combout  & (\gpio_0|reg_out|q [10])) # (!\cpu_0|WD3[10]~33_combout  & ((\gpio_0|reg_in|q [10]))))) # (!\cpu_0|WD3[8]~19_combout  & (((\cpu_0|WD3[10]~33_combout ))))

	.dataa(\cpu_0|WD3[8]~19_combout ),
	.datab(\gpio_0|reg_out|q [10]),
	.datac(\gpio_0|reg_in|q [10]),
	.datad(\cpu_0|WD3[10]~33_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[10]~34 .lut_mask = 16'hDDA0;
defparam \cpu_0|WD3[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \cpu_0|WD3[10]~35 (
// Equation(s):
// \cpu_0|WD3[10]~35_combout  = (\cpu_0|WD3[10]~34_combout  & ((!\bus_0|decoder|Equal1~3_combout ) # (!\cpu_0|WD3[8]~19_combout )))

	.dataa(\cpu_0|WD3[8]~19_combout ),
	.datab(\bus_0|decoder|Equal1~3_combout ),
	.datac(vcc),
	.datad(\cpu_0|WD3[10]~34_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[10]~35 .lut_mask = 16'h7700;
defparam \cpu_0|WD3[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N17
cycloneii_lcell_ff \cpu_0|REG|RF~42 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~42_regout ));

// Location: LCFF_X40_Y21_N29
cycloneii_lcell_ff \cpu_0|REG|RF~170 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1372_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~170_regout ));

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1225 (
// Equation(s):
// \cpu_0|REG|RF~1225_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|REG|RF~170_regout ) # (\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~42_regout  & ((!\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~42_regout ),
	.datac(\cpu_0|REG|RF~170_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1225 .lut_mask = 16'hAAE4;
defparam \cpu_0|REG|RF~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N23
cycloneii_lcell_ff \cpu_0|REG|RF~426 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~426_regout ));

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1226 (
// Equation(s):
// \cpu_0|REG|RF~1226_combout  = (\cpu_0|REG|RF~1225_combout  & (((\cpu_0|REG|RF~426_regout ) # (!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1225_combout  & (\cpu_0|REG|RF~298_regout  & ((\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~298_regout ),
	.datab(\cpu_0|REG|RF~1225_combout ),
	.datac(\cpu_0|REG|RF~426_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1226_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1226 .lut_mask = 16'hE2CC;
defparam \cpu_0|REG|RF~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N31
cycloneii_lcell_ff \cpu_0|REG|RF~74 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~74_regout ));

// Location: LCFF_X40_Y26_N29
cycloneii_lcell_ff \cpu_0|REG|RF~330 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~330_regout ));

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1227 (
// Equation(s):
// \cpu_0|REG|RF~1227_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~330_regout ))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (\cpu_0|REG|RF~74_regout ))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~74_regout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|REG|RF~330_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1227_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1227 .lut_mask = 16'hF4A4;
defparam \cpu_0|REG|RF~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N17
cycloneii_lcell_ff \cpu_0|REG|RF~458 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~458_regout ));

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1228 (
// Equation(s):
// \cpu_0|REG|RF~1228_combout  = (\cpu_0|REG|RF~1227_combout  & (((\cpu_0|REG|RF~458_regout ) # (!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1227_combout  & (\cpu_0|REG|RF~202_regout  & ((\cpu_0|I_MEM|rom~6_combout ))))

	.dataa(\cpu_0|REG|RF~202_regout ),
	.datab(\cpu_0|REG|RF~1227_combout ),
	.datac(\cpu_0|REG|RF~458_regout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1228_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1228 .lut_mask = 16'hE2CC;
defparam \cpu_0|REG|RF~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1231 (
// Equation(s):
// \cpu_0|REG|RF~1231_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1228_combout ))) # (!\cpu_0|I_MEM|rom~2_combout  & 
// (\cpu_0|REG|RF~1230_combout ))))

	.dataa(\cpu_0|REG|RF~1230_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|REG|RF~1228_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1231_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1231 .lut_mask = 16'hF2C2;
defparam \cpu_0|REG|RF~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1234 (
// Equation(s):
// \cpu_0|REG|RF~1234_combout  = (\cpu_0|REG|RF~1231_combout  & ((\cpu_0|REG|RF~1233_combout ) # ((!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1231_combout  & (((\cpu_0|REG|RF~1226_combout  & \cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~1233_combout ),
	.datab(\cpu_0|REG|RF~1226_combout ),
	.datac(\cpu_0|REG|RF~1231_combout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1234_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1234 .lut_mask = 16'hACF0;
defparam \cpu_0|REG|RF~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneii_lcell_comb \cpu_0|srcB[10]~28 (
// Equation(s):
// \cpu_0|srcB[10]~28_combout  = (\cpu_0|srcB[14]~36_combout ) # ((\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|Control|WideOr9~0_combout  & \cpu_0|REG|RF~1234_combout )))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|Control|WideOr9~0_combout ),
	.datac(\cpu_0|REG|RF~1234_combout ),
	.datad(\cpu_0|srcB[14]~36_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[10]~28 .lut_mask = 16'hFF80;
defparam \cpu_0|srcB[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneii_lcell_comb \bus_0|decoder|Equal1~1 (
// Equation(s):
// \bus_0|decoder|Equal1~1_combout  = (\cpu_0|ALU|Add0~16_combout  & (\cpu_0|ALU|Add0~20_combout  & (!\cpu_0|ALU|Add0~14_combout  & \cpu_0|ALU|Add0~18_combout )))

	.dataa(\cpu_0|ALU|Add0~16_combout ),
	.datab(\cpu_0|ALU|Add0~20_combout ),
	.datac(\cpu_0|ALU|Add0~14_combout ),
	.datad(\cpu_0|ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\bus_0|decoder|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_0|decoder|Equal1~1 .lut_mask = 16'h0800;
defparam \bus_0|decoder|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneii_lcell_comb \cpu_0|WD3[8]~17 (
// Equation(s):
// \cpu_0|WD3[8]~17_combout  = (!\cpu_0|Control|Decoder0~5_combout  & (!\cpu_0|ALU|Add0~12_combout  & (!\cpu_0|ALU|Add0~10_combout  & \cpu_0|ALU|Add0~24_combout )))

	.dataa(\cpu_0|Control|Decoder0~5_combout ),
	.datab(\cpu_0|ALU|Add0~12_combout ),
	.datac(\cpu_0|ALU|Add0~10_combout ),
	.datad(\cpu_0|ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[8]~17 .lut_mask = 16'h0100;
defparam \cpu_0|WD3[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneii_lcell_comb \cpu_0|WD3[8]~19 (
// Equation(s):
// \cpu_0|WD3[8]~19_combout  = (\cpu_0|WD3[8]~18_combout  & (\bus_0|decoder|Equal1~1_combout  & (\cpu_0|WD3[8]~17_combout  & !\cpu_0|ALU|Add0~30_combout )))

	.dataa(\cpu_0|WD3[8]~18_combout ),
	.datab(\bus_0|decoder|Equal1~1_combout ),
	.datac(\cpu_0|WD3[8]~17_combout ),
	.datad(\cpu_0|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[8]~19 .lut_mask = 16'h0080;
defparam \cpu_0|WD3[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N25
cycloneii_lcell_ff \gpio_0|reg_out|q[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[13]~59_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [13]));

// Location: LCCOMB_X36_Y23_N28
cycloneii_lcell_comb \cpu_0|WD3[13]~25 (
// Equation(s):
// \cpu_0|WD3[13]~25_combout  = (\cpu_0|WD3[13]~24_combout  & (((\gpio_0|reg_out|q [13])) # (!\cpu_0|WD3[8]~20_combout ))) # (!\cpu_0|WD3[13]~24_combout  & (\cpu_0|WD3[8]~20_combout  & ((\cpu_0|ALU|Add0~26_combout ))))

	.dataa(\cpu_0|WD3[13]~24_combout ),
	.datab(\cpu_0|WD3[8]~20_combout ),
	.datac(\gpio_0|reg_out|q [13]),
	.datad(\cpu_0|ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[13]~25 .lut_mask = 16'hE6A2;
defparam \cpu_0|WD3[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \cpu_0|WD3[13]~26 (
// Equation(s):
// \cpu_0|WD3[13]~26_combout  = (\cpu_0|WD3[13]~25_combout  & ((!\cpu_0|WD3[8]~19_combout ) # (!\bus_0|decoder|Equal1~3_combout )))

	.dataa(\bus_0|decoder|Equal1~3_combout ),
	.datab(\cpu_0|WD3[8]~19_combout ),
	.datac(vcc),
	.datad(\cpu_0|WD3[13]~25_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[13]~26 .lut_mask = 16'h7700;
defparam \cpu_0|WD3[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N19
cycloneii_lcell_ff \cpu_0|REG|RF~365 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~365_regout ));

// Location: LCFF_X36_Y23_N19
cycloneii_lcell_ff \cpu_0|REG|RF~301 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~301_regout ));

// Location: LCCOMB_X41_Y23_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1166 (
// Equation(s):
// \cpu_0|REG|RF~1166_combout  = (\cpu_0|REG|RF~1165_combout  & ((\cpu_0|REG|RF~365_regout ) # ((!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1165_combout  & (((\cpu_0|REG|RF~301_regout  & \cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~1165_combout ),
	.datab(\cpu_0|REG|RF~365_regout ),
	.datac(\cpu_0|REG|RF~301_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1166 .lut_mask = 16'hD8AA;
defparam \cpu_0|REG|RF~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N25
cycloneii_lcell_ff \cpu_0|REG|RF~493 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~493_regout ));

// Location: LCFF_X37_Y25_N9
cycloneii_lcell_ff \cpu_0|REG|RF~429 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[13]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~429_regout ));

// Location: LCCOMB_X37_Y25_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1172 (
// Equation(s):
// \cpu_0|REG|RF~1172_combout  = (\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~429_regout ) # (\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~397_regout  & ((!\cpu_0|I_MEM|rom~2_combout ))))

	.dataa(\cpu_0|REG|RF~397_regout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~429_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1172 .lut_mask = 16'hCCE2;
defparam \cpu_0|REG|RF~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneii_lcell_comb \cpu_0|REG|RF~461feeder (
// Equation(s):
// \cpu_0|REG|RF~461feeder_combout  = \cpu_0|WD3[13]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[13]~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~461feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~461feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~461feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N7
cycloneii_lcell_ff \cpu_0|REG|RF~461 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~461feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~461_regout ));

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1173 (
// Equation(s):
// \cpu_0|REG|RF~1173_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1172_combout  & (\cpu_0|REG|RF~493_regout )) # (!\cpu_0|REG|RF~1172_combout  & ((\cpu_0|REG|RF~461_regout ))))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1172_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~493_regout ),
	.datac(\cpu_0|REG|RF~1172_combout ),
	.datad(\cpu_0|REG|RF~461_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1173 .lut_mask = 16'hDAD0;
defparam \cpu_0|REG|RF~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1174 (
// Equation(s):
// \cpu_0|REG|RF~1174_combout  = (\cpu_0|REG|RF~1171_combout  & (((\cpu_0|REG|RF~1173_combout )) # (!\cpu_0|Control|WideOr8~0_combout ))) # (!\cpu_0|REG|RF~1171_combout  & (\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~1166_combout )))

	.dataa(\cpu_0|REG|RF~1171_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1166_combout ),
	.datad(\cpu_0|REG|RF~1173_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1174 .lut_mask = 16'hEA62;
defparam \cpu_0|REG|RF~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneii_lcell_comb \cpu_0|srcB[13]~25 (
// Equation(s):
// \cpu_0|srcB[13]~25_combout  = (\cpu_0|srcB[14]~36_combout ) # ((\cpu_0|Control|WideOr9~0_combout  & (\cpu_0|Control|WideOr8~0_combout  & \cpu_0|REG|RF~1174_combout )))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|srcB[14]~36_combout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|REG|RF~1174_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[13]~25 .lut_mask = 16'hECCC;
defparam \cpu_0|srcB[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N27
cycloneii_lcell_ff \mem_0|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|ALU|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]));

// Location: M4K_X52_Y25
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[6]~52_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1728w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1728w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a38~portbdataout )) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1728w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1728w[0]~0 .lut_mask = 16'hEEFC;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1728w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (((\mem_0|mem_rtl_0|auto_generated|ram_block1a134 )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~0_combout  & (\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1728w[0]~0_combout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~0_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1728w[0]~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~1 .lut_mask = 16'hF088;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneii_lcell_comb \pwm_0|compWe (
// Equation(s):
// \pwm_0|compWe~combout  = (\bus_0|decoder|Equal1~0_combout  & (\cpu_0|Control|Decoder0~4_combout  & (\bus_0|decoder|Equal1~2_combout  & \cpu_0|ALU|Add0~8_combout )))

	.dataa(\bus_0|decoder|Equal1~0_combout ),
	.datab(\cpu_0|Control|Decoder0~4_combout ),
	.datac(\bus_0|decoder|Equal1~2_combout ),
	.datad(\cpu_0|ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\pwm_0|compWe~combout ),
	.cout());
// synopsys translate_off
defparam \pwm_0|compWe .lut_mask = 16'h8000;
defparam \pwm_0|compWe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N3
cycloneii_lcell_ff \pwm_0|r_Compare|q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[6]~52_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_0|compWe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Compare|q [6]));

// Location: LCCOMB_X35_Y26_N30
cycloneii_lcell_comb \cpu_0|WD3[6]~46 (
// Equation(s):
// \cpu_0|WD3[6]~46_combout  = (\cpu_0|WD3[6]~45_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~1_combout ) # ((!\bus_0|decoder|Equal1~3_combout )))) # (!\cpu_0|WD3[6]~45_combout  & (((\bus_0|decoder|Equal1~3_combout  & \pwm_0|r_Compare|q 
// [6]))))

	.dataa(\cpu_0|WD3[6]~45_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result6w~1_combout ),
	.datac(\bus_0|decoder|Equal1~3_combout ),
	.datad(\pwm_0|r_Compare|q [6]),
	.cin(gnd),
	.combout(\cpu_0|WD3[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[6]~46 .lut_mask = 16'hDA8A;
defparam \cpu_0|WD3[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneii_lcell_comb \cpu_0|WD3[6]~47 (
// Equation(s):
// \cpu_0|WD3[6]~47_combout  = (\cpu_0|Control|Decoder0~5_combout  & (\cpu_0|ALU|Add0~12_combout )) # (!\cpu_0|Control|Decoder0~5_combout  & ((\cpu_0|WD3[6]~46_combout )))

	.dataa(\cpu_0|Control|Decoder0~5_combout ),
	.datab(\cpu_0|ALU|Add0~12_combout ),
	.datac(vcc),
	.datad(\cpu_0|WD3[6]~46_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[6]~47 .lut_mask = 16'hDD88;
defparam \cpu_0|WD3[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N17
cycloneii_lcell_ff \cpu_0|REG|RF~390 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~390_regout ));

// Location: LCCOMB_X42_Y26_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1302 (
// Equation(s):
// \cpu_0|REG|RF~1302_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~422_regout )) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~390_regout 
// )))))

	.dataa(\cpu_0|REG|RF~422_regout ),
	.datab(\cpu_0|I_MEM|rom~9_combout ),
	.datac(\cpu_0|REG|RF~390_regout ),
	.datad(\cpu_0|I_MEM|rom~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1302_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1302 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N29
cycloneii_lcell_ff \cpu_0|REG|RF~486 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~486_regout ));

// Location: LCCOMB_X38_Y26_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1303 (
// Equation(s):
// \cpu_0|REG|RF~1303_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1302_combout  & (\cpu_0|REG|RF~486_regout )) # (!\cpu_0|REG|RF~1302_combout  & ((\cpu_0|REG|RF~454_regout ))))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1302_combout ))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1302_combout ),
	.datac(\cpu_0|REG|RF~486_regout ),
	.datad(\cpu_0|REG|RF~454_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1303_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1303 .lut_mask = 16'hE6C4;
defparam \cpu_0|REG|RF~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N3
cycloneii_lcell_ff \cpu_0|REG|RF~134 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~134_regout ));

// Location: LCCOMB_X38_Y25_N6
cycloneii_lcell_comb \cpu_0|REG|RF~1295 (
// Equation(s):
// \cpu_0|REG|RF~1295_combout  = (\cpu_0|I_MEM|rom~9_combout  & (((\cpu_0|I_MEM|rom~12_combout )))) # (!\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|I_MEM|rom~12_combout  & (\cpu_0|REG|RF~166_regout )) # (!\cpu_0|I_MEM|rom~12_combout  & ((\cpu_0|REG|RF~134_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~166_regout ),
	.datac(\cpu_0|I_MEM|rom~12_combout ),
	.datad(\cpu_0|REG|RF~134_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1295_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1295 .lut_mask = 16'hE5E0;
defparam \cpu_0|REG|RF~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N27
cycloneii_lcell_ff \cpu_0|REG|RF~230 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[6]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~230_regout ));

// Location: LCCOMB_X35_Y26_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1296 (
// Equation(s):
// \cpu_0|REG|RF~1296_combout  = (\cpu_0|I_MEM|rom~9_combout  & ((\cpu_0|REG|RF~1295_combout  & (\cpu_0|REG|RF~230_regout )) # (!\cpu_0|REG|RF~1295_combout  & ((\cpu_0|REG|RF~198_regout ))))) # (!\cpu_0|I_MEM|rom~9_combout  & (\cpu_0|REG|RF~1295_combout ))

	.dataa(\cpu_0|I_MEM|rom~9_combout ),
	.datab(\cpu_0|REG|RF~1295_combout ),
	.datac(\cpu_0|REG|RF~230_regout ),
	.datad(\cpu_0|REG|RF~198_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1296_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1296 .lut_mask = 16'hE6C4;
defparam \cpu_0|REG|RF~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1304 (
// Equation(s):
// \cpu_0|REG|RF~1304_combout  = (\cpu_0|REG|RF~1301_combout  & ((\cpu_0|REG|RF~1303_combout ) # ((!\cpu_0|I_MEM|rom~14_combout )))) # (!\cpu_0|REG|RF~1301_combout  & (((\cpu_0|REG|RF~1296_combout  & \cpu_0|I_MEM|rom~14_combout ))))

	.dataa(\cpu_0|REG|RF~1301_combout ),
	.datab(\cpu_0|REG|RF~1303_combout ),
	.datac(\cpu_0|REG|RF~1296_combout ),
	.datad(\cpu_0|I_MEM|rom~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1304_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1304 .lut_mask = 16'hD8AA;
defparam \cpu_0|REG|RF~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \cpu_0|REG|RD1[6]~20 (
// Equation(s):
// \cpu_0|REG|RD1[6]~20_combout  = (!\cpu_0|REG|Equal0~0_combout  & \cpu_0|REG|RF~1304_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|REG|Equal0~0_combout ),
	.datad(\cpu_0|REG|RF~1304_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD1[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD1[6]~20 .lut_mask = 16'h0F00;
defparam \cpu_0|REG|RD1[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y16
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[4]~50_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[4]~50_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1632w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1632w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1632w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1632w[0]~0 .lut_mask = 16'hFAEE;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1632w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (((\mem_0|mem_rtl_0|auto_generated|ram_block1a132 )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout  & (\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1632w[0]~0_combout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1632w[0]~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1 .lut_mask = 16'hF088;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N1
cycloneii_lcell_ff \gpio_0|reg_out|q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|REG|RD2[4]~50_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [4]));

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[4]));
// synopsys translate_off
defparam \gpioInput[4]~I .input_async_reset = "none";
defparam \gpioInput[4]~I .input_power_up = "low";
defparam \gpioInput[4]~I .input_register_mode = "none";
defparam \gpioInput[4]~I .input_sync_reset = "none";
defparam \gpioInput[4]~I .oe_async_reset = "none";
defparam \gpioInput[4]~I .oe_power_up = "low";
defparam \gpioInput[4]~I .oe_register_mode = "none";
defparam \gpioInput[4]~I .oe_sync_reset = "none";
defparam \gpioInput[4]~I .operation_mode = "input";
defparam \gpioInput[4]~I .output_async_reset = "none";
defparam \gpioInput[4]~I .output_power_up = "low";
defparam \gpioInput[4]~I .output_register_mode = "none";
defparam \gpioInput[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y24_N5
cycloneii_lcell_ff \gpio_0|reg_in|q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [4]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [4]));

// Location: LCCOMB_X34_Y24_N4
cycloneii_lcell_comb \cpu_0|WD3[4]~14 (
// Equation(s):
// \cpu_0|WD3[4]~14_combout  = (\bus_0|decoder|Equal1~3_combout  & (((\cpu_0|WD3[0]~1_combout )))) # (!\bus_0|decoder|Equal1~3_combout  & ((\cpu_0|WD3[0]~1_combout  & (\gpio_0|reg_out|q [4])) # (!\cpu_0|WD3[0]~1_combout  & ((\gpio_0|reg_in|q [4])))))

	.dataa(\bus_0|decoder|Equal1~3_combout ),
	.datab(\gpio_0|reg_out|q [4]),
	.datac(\gpio_0|reg_in|q [4]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[4]~14 .lut_mask = 16'hEE50;
defparam \cpu_0|WD3[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneii_lcell_comb \cpu_0|WD3[4]~15 (
// Equation(s):
// \cpu_0|WD3[4]~15_combout  = (\cpu_0|WD3[4]~14_combout  & (((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout ) # (!\bus_0|decoder|Equal1~3_combout )))) # (!\cpu_0|WD3[4]~14_combout  & (\pwm_0|r_Compare|q [4] & 
// ((\bus_0|decoder|Equal1~3_combout ))))

	.dataa(\pwm_0|r_Compare|q [4]),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout ),
	.datac(\cpu_0|WD3[4]~14_combout ),
	.datad(\bus_0|decoder|Equal1~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[4]~15 .lut_mask = 16'hCAF0;
defparam \cpu_0|WD3[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \cpu_0|WD3[4]~16 (
// Equation(s):
// \cpu_0|WD3[4]~16_combout  = (\cpu_0|Control|Decoder0~5_combout  & (\cpu_0|ALU|Add0~8_combout )) # (!\cpu_0|Control|Decoder0~5_combout  & ((\cpu_0|WD3[4]~15_combout )))

	.dataa(\cpu_0|ALU|Add0~8_combout ),
	.datab(vcc),
	.datac(\cpu_0|WD3[4]~15_combout ),
	.datad(\cpu_0|Control|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[4]~16 .lut_mask = 16'hAAF0;
defparam \cpu_0|WD3[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N5
cycloneii_lcell_ff \cpu_0|REG|RF~100 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~100_regout ));

// Location: LCFF_X40_Y24_N27
cycloneii_lcell_ff \cpu_0|REG|RF~228 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~228_regout ));

// Location: LCCOMB_X40_Y21_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1132 (
// Equation(s):
// \cpu_0|REG|RF~1132_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~228_regout ))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (\cpu_0|REG|RF~100_regout ))))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~100_regout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~228_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1132 .lut_mask = 16'hF4A4;
defparam \cpu_0|REG|RF~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \cpu_0|REG|RF~484feeder (
// Equation(s):
// \cpu_0|REG|RF~484feeder_combout  = \cpu_0|WD3[4]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~484feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~484feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~484feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N11
cycloneii_lcell_ff \cpu_0|REG|RF~484 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~484feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~484_regout ));

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1133 (
// Equation(s):
// \cpu_0|REG|RF~1133_combout  = (\cpu_0|REG|RF~1132_combout  & (((\cpu_0|REG|RF~484_regout ) # (!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1132_combout  & (\cpu_0|REG|RF~356_regout  & ((\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~356_regout ),
	.datab(\cpu_0|REG|RF~1132_combout ),
	.datac(\cpu_0|REG|RF~484_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1133 .lut_mask = 16'hE2CC;
defparam \cpu_0|REG|RF~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \cpu_0|REG|RF~420feeder (
// Equation(s):
// \cpu_0|REG|RF~420feeder_combout  = \cpu_0|WD3[4]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~420feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~420feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~420feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N19
cycloneii_lcell_ff \cpu_0|REG|RF~420 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~420feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~420_regout ));

// Location: LCFF_X41_Y25_N1
cycloneii_lcell_ff \cpu_0|REG|RF~292 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~292_regout ));

// Location: LCCOMB_X41_Y25_N26
cycloneii_lcell_comb \cpu_0|REG|RF~36feeder (
// Equation(s):
// \cpu_0|REG|RF~36feeder_combout  = \cpu_0|WD3[4]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~36feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N27
cycloneii_lcell_ff \cpu_0|REG|RF~36 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~36feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~36_regout ));

// Location: LCCOMB_X41_Y25_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1127 (
// Equation(s):
// \cpu_0|REG|RF~1127_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & (\cpu_0|REG|RF~164_regout )) # (!\cpu_0|I_MEM|rom~6_combout  & 
// ((\cpu_0|REG|RF~36_regout )))))

	.dataa(\cpu_0|REG|RF~164_regout ),
	.datab(\cpu_0|REG|RF~36_regout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1127 .lut_mask = 16'hFA0C;
defparam \cpu_0|REG|RF~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneii_lcell_comb \cpu_0|REG|RF~1128 (
// Equation(s):
// \cpu_0|REG|RF~1128_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1127_combout  & (\cpu_0|REG|RF~420_regout )) # (!\cpu_0|REG|RF~1127_combout  & ((\cpu_0|REG|RF~292_regout ))))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (((\cpu_0|REG|RF~1127_combout ))))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~420_regout ),
	.datac(\cpu_0|REG|RF~292_regout ),
	.datad(\cpu_0|REG|RF~1127_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1128 .lut_mask = 16'hDDA0;
defparam \cpu_0|REG|RF~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N27
cycloneii_lcell_ff \cpu_0|REG|RF~260 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~260_regout ));

// Location: LCFF_X36_Y22_N1
cycloneii_lcell_ff \cpu_0|REG|RF~388 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~388_regout ));

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1130 (
// Equation(s):
// \cpu_0|REG|RF~1130_combout  = (\cpu_0|REG|RF~1129_combout  & (((\cpu_0|REG|RF~388_regout ) # (!\cpu_0|Control|WideOr8~0_combout )))) # (!\cpu_0|REG|RF~1129_combout  & (\cpu_0|REG|RF~260_regout  & ((\cpu_0|Control|WideOr8~0_combout ))))

	.dataa(\cpu_0|REG|RF~1129_combout ),
	.datab(\cpu_0|REG|RF~260_regout ),
	.datac(\cpu_0|REG|RF~388_regout ),
	.datad(\cpu_0|Control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1130 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1131 (
// Equation(s):
// \cpu_0|REG|RF~1131_combout  = (\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|I_MEM|rom~4_combout )) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~1128_combout )) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1130_combout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~1128_combout ),
	.datad(\cpu_0|REG|RF~1130_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1131 .lut_mask = 16'hD9C8;
defparam \cpu_0|REG|RF~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \cpu_0|REG|RF~68 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~68_regout ));

// Location: LCCOMB_X35_Y26_N28
cycloneii_lcell_comb \cpu_0|REG|RF~196feeder (
// Equation(s):
// \cpu_0|REG|RF~196feeder_combout  = \cpu_0|WD3[4]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~196feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N29
cycloneii_lcell_ff \cpu_0|REG|RF~196 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~196feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~196_regout ));

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1125 (
// Equation(s):
// \cpu_0|REG|RF~1125_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|Control|WideOr8~0_combout ) # ((\cpu_0|REG|RF~196_regout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (!\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~68_regout )))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~68_regout ),
	.datad(\cpu_0|REG|RF~196_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1125 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N27
cycloneii_lcell_ff \cpu_0|REG|RF~452 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~452_regout ));

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1126 (
// Equation(s):
// \cpu_0|REG|RF~1126_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1125_combout  & ((\cpu_0|REG|RF~452_regout ))) # (!\cpu_0|REG|RF~1125_combout  & (\cpu_0|REG|RF~324_regout )))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (((\cpu_0|REG|RF~1125_combout ))))

	.dataa(\cpu_0|REG|RF~324_regout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1125_combout ),
	.datad(\cpu_0|REG|RF~452_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1126 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1134 (
// Equation(s):
// \cpu_0|REG|RF~1134_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1131_combout  & (\cpu_0|REG|RF~1133_combout )) # (!\cpu_0|REG|RF~1131_combout  & ((\cpu_0|REG|RF~1126_combout ))))) # (!\cpu_0|I_MEM|rom~2_combout  & 
// (((\cpu_0|REG|RF~1131_combout ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~1133_combout ),
	.datac(\cpu_0|REG|RF~1131_combout ),
	.datad(\cpu_0|REG|RF~1126_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1134 .lut_mask = 16'hDAD0;
defparam \cpu_0|REG|RF~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneii_lcell_comb \cpu_0|srcB[4]~23 (
// Equation(s):
// \cpu_0|srcB[4]~23_combout  = (\cpu_0|srcB[4]~22_combout ) # ((\cpu_0|Control|WideOr9~0_combout  & (\cpu_0|Control|WideOr8~0_combout  & \cpu_0|REG|RF~1134_combout )))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|srcB[4]~22_combout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|REG|RF~1134_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[4]~23 .lut_mask = 16'hECCC;
defparam \cpu_0|srcB[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y11
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[1]~47_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[1]~47_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1488w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1488w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a33~portbdataout )) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1488w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1488w[0]~0 .lut_mask = 16'hEEFA;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1488w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[1]~47_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a65 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y10
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[1]~47_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a97 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a97~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\mem_0|mem_rtl_0|auto_generated|ram_block1a65~portbdataout ))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hF5DD;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a129 )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (((\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1488w[0]~0_combout  & \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1488w[0]~0_combout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1 .lut_mask = 16'hAAC0;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N25
cycloneii_lcell_ff \gpio_0|reg_out|q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|REG|RD2[1]~47_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [1]));

// Location: LCCOMB_X36_Y26_N24
cycloneii_lcell_comb \cpu_0|WD3[1]~9 (
// Equation(s):
// \cpu_0|WD3[1]~9_combout  = (\cpu_0|WD3[1]~8_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ) # ((!\cpu_0|WD3[0]~1_combout )))) # (!\cpu_0|WD3[1]~8_combout  & (((\gpio_0|reg_out|q [1] & \cpu_0|WD3[0]~1_combout ))))

	.dataa(\cpu_0|WD3[1]~8_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ),
	.datac(\gpio_0|reg_out|q [1]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[1]~9 .lut_mask = 16'hD8AA;
defparam \cpu_0|WD3[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneii_lcell_comb \cpu_0|WD3[1]~10 (
// Equation(s):
// \cpu_0|WD3[1]~10_combout  = (\cpu_0|Control|Decoder0~5_combout  & (\cpu_0|ALU|Add0~2_combout )) # (!\cpu_0|Control|Decoder0~5_combout  & ((\cpu_0|WD3[1]~9_combout )))

	.dataa(\cpu_0|Control|Decoder0~5_combout ),
	.datab(\cpu_0|ALU|Add0~2_combout ),
	.datac(vcc),
	.datad(\cpu_0|WD3[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[1]~10 .lut_mask = 16'hDD88;
defparam \cpu_0|WD3[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N11
cycloneii_lcell_ff \cpu_0|REG|RF~193 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~193_regout ));

// Location: LCFF_X42_Y22_N9
cycloneii_lcell_ff \cpu_0|REG|RF~129 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~129_regout ));

// Location: LCCOMB_X43_Y24_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1085 (
// Equation(s):
// \cpu_0|REG|RF~1085_combout  = (\cpu_0|REG|RF~1084_combout  & ((\cpu_0|REG|RF~193_regout ) # ((!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1084_combout  & (((\cpu_0|I_MEM|rom~6_combout  & \cpu_0|REG|RF~129_regout ))))

	.dataa(\cpu_0|REG|RF~1084_combout ),
	.datab(\cpu_0|REG|RF~193_regout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~129_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1085_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1085 .lut_mask = 16'hDA8A;
defparam \cpu_0|REG|RF~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1086 (
// Equation(s):
// \cpu_0|REG|RF~1086_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~1083_combout )) # (!\cpu_0|I_MEM|rom~4_combout  & 
// ((\cpu_0|REG|RF~1085_combout )))))

	.dataa(\cpu_0|REG|RF~1083_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1085_combout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1086_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1086 .lut_mask = 16'hEE30;
defparam \cpu_0|REG|RF~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneii_lcell_comb \cpu_0|REG|RF~353feeder (
// Equation(s):
// \cpu_0|REG|RF~353feeder_combout  = \cpu_0|WD3[1]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[1]~10_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~353feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~353feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~353feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N27
cycloneii_lcell_ff \cpu_0|REG|RF~353 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~353feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~353_regout ));

// Location: LCFF_X41_Y25_N23
cycloneii_lcell_ff \cpu_0|REG|RF~289 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[1]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~289_regout ));

// Location: LCCOMB_X41_Y25_N22
cycloneii_lcell_comb \cpu_0|REG|RF~1087 (
// Equation(s):
// \cpu_0|REG|RF~1087_combout  = (\cpu_0|I_MEM|rom~6_combout  & (((\cpu_0|I_MEM|rom~2_combout )))) # (!\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~353_regout )) # (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~289_regout 
// )))))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|REG|RF~353_regout ),
	.datac(\cpu_0|REG|RF~289_regout ),
	.datad(\cpu_0|I_MEM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1087_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1087 .lut_mask = 16'hEE50;
defparam \cpu_0|REG|RF~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneii_lcell_comb \cpu_0|REG|RF~417feeder (
// Equation(s):
// \cpu_0|REG|RF~417feeder_combout  = \cpu_0|WD3[1]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[1]~10_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~417feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N29
cycloneii_lcell_ff \cpu_0|REG|RF~417 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~417feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~417_regout ));

// Location: LCCOMB_X43_Y24_N10
cycloneii_lcell_comb \cpu_0|REG|RF~1088 (
// Equation(s):
// \cpu_0|REG|RF~1088_combout  = (\cpu_0|REG|RF~1087_combout  & ((\cpu_0|REG|RF~481_regout ) # ((!\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|REG|RF~1087_combout  & (((\cpu_0|I_MEM|rom~6_combout  & \cpu_0|REG|RF~417_regout ))))

	.dataa(\cpu_0|REG|RF~481_regout ),
	.datab(\cpu_0|REG|RF~1087_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~417_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1088_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1088 .lut_mask = 16'hBC8C;
defparam \cpu_0|REG|RF~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneii_lcell_comb \cpu_0|REG|RF~1089 (
// Equation(s):
// \cpu_0|REG|RF~1089_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1086_combout  & ((\cpu_0|REG|RF~1088_combout ))) # (!\cpu_0|REG|RF~1086_combout  & (\cpu_0|REG|RF~1081_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (((\cpu_0|REG|RF~1086_combout ))))

	.dataa(\cpu_0|REG|RF~1081_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1086_combout ),
	.datad(\cpu_0|REG|RF~1088_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1089_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1089 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneii_lcell_comb \cpu_0|I_MEM|rom~19 (
// Equation(s):
// \cpu_0|I_MEM|rom~19_combout  = (\cpu_0|pc_register|pc [6] & (!\cpu_0|pc_register|pc [5] & ((!\cpu_0|pc_register|pc [4]) # (!\pwm_0|r_Counter|q [1])))) # (!\cpu_0|pc_register|pc [6] & (((\cpu_0|pc_register|pc [5]))))

	.dataa(\pwm_0|r_Counter|q [1]),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|pc_register|pc [4]),
	.datad(\cpu_0|pc_register|pc [5]),
	.cin(gnd),
	.combout(\cpu_0|I_MEM|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|I_MEM|rom~19 .lut_mask = 16'h334C;
defparam \cpu_0|I_MEM|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneii_lcell_comb \cpu_0|srcB[1]~17 (
// Equation(s):
// \cpu_0|srcB[1]~17_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|I_MEM|rom~19_combout  & \pwm_0|r_Counter|q [0]))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(vcc),
	.datac(\cpu_0|I_MEM|rom~19_combout ),
	.datad(\pwm_0|r_Counter|q [0]),
	.cin(gnd),
	.combout(\cpu_0|srcB[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[1]~17 .lut_mask = 16'h5000;
defparam \cpu_0|srcB[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneii_lcell_comb \cpu_0|srcB[1]~18 (
// Equation(s):
// \cpu_0|srcB[1]~18_combout  = (\cpu_0|Control|WideOr9~0_combout  & (\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~1089_combout ))) # (!\cpu_0|Control|WideOr9~0_combout  & (((\cpu_0|srcB[1]~17_combout ))))

	.dataa(\cpu_0|Control|WideOr9~0_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1089_combout ),
	.datad(\cpu_0|srcB[1]~17_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[1]~18 .lut_mask = 16'hD580;
defparam \cpu_0|srcB[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \gpio_0|gpioOutWe~0 (
// Equation(s):
// \gpio_0|gpioOutWe~0_combout  = (\cpu_0|ALU|Add0~4_combout  & (!\cpu_0|ALU|Add0~6_combout  & (!\cpu_0|ALU|Add0~0_combout  & !\cpu_0|ALU|Add0~2_combout )))

	.dataa(\cpu_0|ALU|Add0~4_combout ),
	.datab(\cpu_0|ALU|Add0~6_combout ),
	.datac(\cpu_0|ALU|Add0~0_combout ),
	.datad(\cpu_0|ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\gpio_0|gpioOutWe~0_combout ),
	.cout());
// synopsys translate_off
defparam \gpio_0|gpioOutWe~0 .lut_mask = 16'h0002;
defparam \gpio_0|gpioOutWe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \gpio_0|gpioOutWe~1 (
// Equation(s):
// \gpio_0|gpioOutWe~1_combout  = (\cpu_0|Control|Decoder0~4_combout  & (\gpio_0|gpioOutWe~0_combout  & !\bus_0|decoder|Equal1~3_combout ))

	.dataa(vcc),
	.datab(\cpu_0|Control|Decoder0~4_combout ),
	.datac(\gpio_0|gpioOutWe~0_combout ),
	.datad(\bus_0|decoder|Equal1~3_combout ),
	.cin(gnd),
	.combout(\gpio_0|gpioOutWe~1_combout ),
	.cout());
// synopsys translate_off
defparam \gpio_0|gpioOutWe~1 .lut_mask = 16'h00C0;
defparam \gpio_0|gpioOutWe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N21
cycloneii_lcell_ff \gpio_0|reg_out|q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|REG|RD2[3]~49_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [3]));

// Location: LCFF_X33_Y24_N17
cycloneii_lcell_ff \pwm_0|r_Compare|q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[3]~49_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_0|compWe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Compare|q [3]));

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[3]));
// synopsys translate_off
defparam \gpioInput[3]~I .input_async_reset = "none";
defparam \gpioInput[3]~I .input_power_up = "low";
defparam \gpioInput[3]~I .input_register_mode = "none";
defparam \gpioInput[3]~I .input_sync_reset = "none";
defparam \gpioInput[3]~I .oe_async_reset = "none";
defparam \gpioInput[3]~I .oe_power_up = "low";
defparam \gpioInput[3]~I .oe_register_mode = "none";
defparam \gpioInput[3]~I .oe_sync_reset = "none";
defparam \gpioInput[3]~I .operation_mode = "input";
defparam \gpioInput[3]~I .output_async_reset = "none";
defparam \gpioInput[3]~I .output_power_up = "low";
defparam \gpioInput[3]~I .output_register_mode = "none";
defparam \gpioInput[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y26_N27
cycloneii_lcell_ff \gpio_0|reg_in|q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [3]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [3]));

// Location: LCCOMB_X36_Y26_N26
cycloneii_lcell_comb \cpu_0|WD3[3]~11 (
// Equation(s):
// \cpu_0|WD3[3]~11_combout  = (\bus_0|decoder|Equal1~3_combout  & ((\pwm_0|r_Compare|q [3]) # ((\cpu_0|WD3[0]~1_combout )))) # (!\bus_0|decoder|Equal1~3_combout  & (((\gpio_0|reg_in|q [3] & !\cpu_0|WD3[0]~1_combout ))))

	.dataa(\bus_0|decoder|Equal1~3_combout ),
	.datab(\pwm_0|r_Compare|q [3]),
	.datac(\gpio_0|reg_in|q [3]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[3]~11 .lut_mask = 16'hAAD8;
defparam \cpu_0|WD3[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneii_lcell_comb \cpu_0|WD3[3]~12 (
// Equation(s):
// \cpu_0|WD3[3]~12_combout  = (\cpu_0|WD3[0]~1_combout  & ((\cpu_0|WD3[3]~11_combout  & (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout )) # (!\cpu_0|WD3[3]~11_combout  & ((\gpio_0|reg_out|q [3]))))) # (!\cpu_0|WD3[0]~1_combout  & 
// (((\cpu_0|WD3[3]~11_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout ),
	.datab(\cpu_0|WD3[0]~1_combout ),
	.datac(\gpio_0|reg_out|q [3]),
	.datad(\cpu_0|WD3[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[3]~12 .lut_mask = 16'hBBC0;
defparam \cpu_0|WD3[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneii_lcell_comb \cpu_0|WD3[3]~13 (
// Equation(s):
// \cpu_0|WD3[3]~13_combout  = (\cpu_0|Control|Decoder0~5_combout  & ((\cpu_0|ALU|Add0~6_combout ))) # (!\cpu_0|Control|Decoder0~5_combout  & (\cpu_0|WD3[3]~12_combout ))

	.dataa(vcc),
	.datab(\cpu_0|Control|Decoder0~5_combout ),
	.datac(\cpu_0|WD3[3]~12_combout ),
	.datad(\cpu_0|ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[3]~13 .lut_mask = 16'hFC30;
defparam \cpu_0|WD3[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneii_lcell_comb \cpu_0|REG|RF~451feeder (
// Equation(s):
// \cpu_0|REG|RF~451feeder_combout  = \cpu_0|WD3[3]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[3]~13_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~451feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~451feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~451feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N23
cycloneii_lcell_ff \cpu_0|REG|RF~451 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~451feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~451_regout ));

// Location: LCFF_X37_Y25_N5
cycloneii_lcell_ff \cpu_0|REG|RF~387 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~387_regout ));

// Location: LCCOMB_X37_Y25_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1112 (
// Equation(s):
// \cpu_0|REG|RF~1112_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~451_regout ) # ((\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~387_regout  & !\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~451_regout ),
	.datac(\cpu_0|REG|RF~387_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1112 .lut_mask = 16'hAAD8;
defparam \cpu_0|REG|RF~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N25
cycloneii_lcell_ff \cpu_0|REG|RF~419 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~419_regout ));

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1113 (
// Equation(s):
// \cpu_0|REG|RF~1113_combout  = (\cpu_0|REG|RF~1112_combout  & ((\cpu_0|REG|RF~483_regout ) # ((!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1112_combout  & (((\cpu_0|I_MEM|rom~4_combout  & \cpu_0|REG|RF~419_regout ))))

	.dataa(\cpu_0|REG|RF~483_regout ),
	.datab(\cpu_0|REG|RF~1112_combout ),
	.datac(\cpu_0|I_MEM|rom~4_combout ),
	.datad(\cpu_0|REG|RF~419_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1113 .lut_mask = 16'hBC8C;
defparam \cpu_0|REG|RF~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N17
cycloneii_lcell_ff \cpu_0|REG|RF~67 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~67_regout ));

// Location: LCFF_X41_Y25_N13
cycloneii_lcell_ff \cpu_0|REG|RF~35 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~35_regout ));

// Location: LCFF_X42_Y22_N7
cycloneii_lcell_ff \cpu_0|REG|RF~3 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~3_regout ));

// Location: LCCOMB_X41_Y25_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1109 (
// Equation(s):
// \cpu_0|REG|RF~1109_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout ) # ((\cpu_0|REG|RF~35_regout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~3_regout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~35_regout ),
	.datad(\cpu_0|REG|RF~3_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1109 .lut_mask = 16'hB9A8;
defparam \cpu_0|REG|RF~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1110 (
// Equation(s):
// \cpu_0|REG|RF~1110_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1109_combout  & (\cpu_0|REG|RF~99_regout )) # (!\cpu_0|REG|RF~1109_combout  & ((\cpu_0|REG|RF~67_regout ))))) # (!\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~1109_combout ))))

	.dataa(\cpu_0|REG|RF~99_regout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~67_regout ),
	.datad(\cpu_0|REG|RF~1109_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1110 .lut_mask = 16'hBBC0;
defparam \cpu_0|REG|RF~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N21
cycloneii_lcell_ff \cpu_0|REG|RF~195 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~195_regout ));

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \cpu_0|REG|RF~227feeder (
// Equation(s):
// \cpu_0|REG|RF~227feeder_combout  = \cpu_0|WD3[3]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[3]~13_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~227feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~227feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~227feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N13
cycloneii_lcell_ff \cpu_0|REG|RF~227 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~227feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~227_regout ));

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1108 (
// Equation(s):
// \cpu_0|REG|RF~1108_combout  = (\cpu_0|REG|RF~1107_combout  & (((\cpu_0|REG|RF~227_regout )) # (!\cpu_0|I_MEM|rom~2_combout ))) # (!\cpu_0|REG|RF~1107_combout  & (\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~195_regout )))

	.dataa(\cpu_0|REG|RF~1107_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~195_regout ),
	.datad(\cpu_0|REG|RF~227_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1108 .lut_mask = 16'hEA62;
defparam \cpu_0|REG|RF~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1111 (
// Equation(s):
// \cpu_0|REG|RF~1111_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~1108_combout ))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (\cpu_0|REG|RF~1110_combout ))))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~1110_combout ),
	.datac(\cpu_0|REG|RF~1108_combout ),
	.datad(\cpu_0|I_MEM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1111 .lut_mask = 16'hFA44;
defparam \cpu_0|REG|RF~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N25
cycloneii_lcell_ff \cpu_0|REG|RF~355 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~355_regout ));

// Location: LCFF_X40_Y26_N25
cycloneii_lcell_ff \cpu_0|REG|RF~323 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~323_regout ));

// Location: LCCOMB_X43_Y26_N30
cycloneii_lcell_comb \cpu_0|REG|RF~1106 (
// Equation(s):
// \cpu_0|REG|RF~1106_combout  = (\cpu_0|REG|RF~1105_combout  & (((\cpu_0|REG|RF~355_regout )) # (!\cpu_0|I_MEM|rom~2_combout ))) # (!\cpu_0|REG|RF~1105_combout  & (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~323_regout ))))

	.dataa(\cpu_0|REG|RF~1105_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~355_regout ),
	.datad(\cpu_0|REG|RF~323_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1106 .lut_mask = 16'hE6A2;
defparam \cpu_0|REG|RF~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \cpu_0|REG|RF~1114 (
// Equation(s):
// \cpu_0|REG|RF~1114_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1111_combout  & (\cpu_0|REG|RF~1113_combout )) # (!\cpu_0|REG|RF~1111_combout  & ((\cpu_0|REG|RF~1106_combout ))))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (((\cpu_0|REG|RF~1111_combout ))))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~1113_combout ),
	.datac(\cpu_0|REG|RF~1111_combout ),
	.datad(\cpu_0|REG|RF~1106_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1114 .lut_mask = 16'hDAD0;
defparam \cpu_0|REG|RF~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \cpu_0|srcB[3]~20 (
// Equation(s):
// \cpu_0|srcB[3]~20_combout  = (\pwm_0|r_Counter|q [0] & \cpu_0|srcB[4]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_0|r_Counter|q [0]),
	.datad(\cpu_0|srcB[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[3]~20 .lut_mask = 16'hF000;
defparam \cpu_0|srcB[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \cpu_0|srcB[3]~21 (
// Equation(s):
// \cpu_0|srcB[3]~21_combout  = (\cpu_0|srcB[3]~20_combout ) # ((\cpu_0|Control|WideOr8~0_combout  & (\cpu_0|REG|RF~1114_combout  & \cpu_0|Control|WideOr9~0_combout )))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~1114_combout ),
	.datac(\cpu_0|srcB[3]~20_combout ),
	.datad(\cpu_0|Control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|srcB[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|srcB[3]~21 .lut_mask = 16'hF8F0;
defparam \cpu_0|srcB[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneii_lcell_comb \cpu_0|WD3[0]~0 (
// Equation(s):
// \cpu_0|WD3[0]~0_combout  = (!\cpu_0|ALU|Add0~4_combout  & (!\cpu_0|ALU|Add0~6_combout  & (\cpu_0|ALU|Add0~0_combout  & !\cpu_0|ALU|Add0~2_combout )))

	.dataa(\cpu_0|ALU|Add0~4_combout ),
	.datab(\cpu_0|ALU|Add0~6_combout ),
	.datac(\cpu_0|ALU|Add0~0_combout ),
	.datad(\cpu_0|ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[0]~0 .lut_mask = 16'h0010;
defparam \cpu_0|WD3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneii_lcell_comb \cpu_0|WD3[0]~1 (
// Equation(s):
// \cpu_0|WD3[0]~1_combout  = (((\cpu_0|WD3[0]~0_combout  & !\cpu_0|ALU|Add0~8_combout )) # (!\bus_0|decoder|Equal1~2_combout )) # (!\bus_0|decoder|Equal1~0_combout )

	.dataa(\bus_0|decoder|Equal1~0_combout ),
	.datab(\cpu_0|WD3[0]~0_combout ),
	.datac(\cpu_0|ALU|Add0~8_combout ),
	.datad(\bus_0|decoder|Equal1~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[0]~1 .lut_mask = 16'h5DFF;
defparam \cpu_0|WD3[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N19
cycloneii_lcell_ff \gpio_0|reg_out|q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|REG|RD2[2]~48_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [2]));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \gpioInput[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\gpioInput~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioInput[2]));
// synopsys translate_off
defparam \gpioInput[2]~I .input_async_reset = "none";
defparam \gpioInput[2]~I .input_power_up = "low";
defparam \gpioInput[2]~I .input_register_mode = "none";
defparam \gpioInput[2]~I .input_sync_reset = "none";
defparam \gpioInput[2]~I .oe_async_reset = "none";
defparam \gpioInput[2]~I .oe_power_up = "low";
defparam \gpioInput[2]~I .oe_register_mode = "none";
defparam \gpioInput[2]~I .oe_sync_reset = "none";
defparam \gpioInput[2]~I .operation_mode = "input";
defparam \gpioInput[2]~I .output_async_reset = "none";
defparam \gpioInput[2]~I .output_power_up = "low";
defparam \gpioInput[2]~I .output_register_mode = "none";
defparam \gpioInput[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y26_N23
cycloneii_lcell_ff \gpio_0|reg_in|q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gpioInput~combout [2]),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_in|q [2]));

// Location: LCCOMB_X36_Y26_N22
cycloneii_lcell_comb \cpu_0|WD3[2]~5 (
// Equation(s):
// \cpu_0|WD3[2]~5_combout  = (\cpu_0|WD3[0]~1_combout  & (((\bus_0|decoder|Equal1~3_combout )))) # (!\cpu_0|WD3[0]~1_combout  & ((\bus_0|decoder|Equal1~3_combout  & (\pwm_0|r_Compare|q [2])) # (!\bus_0|decoder|Equal1~3_combout  & ((\gpio_0|reg_in|q [2])))))

	.dataa(\pwm_0|r_Compare|q [2]),
	.datab(\cpu_0|WD3[0]~1_combout ),
	.datac(\gpio_0|reg_in|q [2]),
	.datad(\bus_0|decoder|Equal1~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[2]~5 .lut_mask = 16'hEE30;
defparam \cpu_0|WD3[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneii_lcell_comb \cpu_0|WD3[2]~6 (
// Equation(s):
// \cpu_0|WD3[2]~6_combout  = (\cpu_0|WD3[0]~1_combout  & ((\cpu_0|WD3[2]~5_combout  & (\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout )) # (!\cpu_0|WD3[2]~5_combout  & ((\gpio_0|reg_out|q [2]))))) # (!\cpu_0|WD3[0]~1_combout  & 
// (((\cpu_0|WD3[2]~5_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datab(\cpu_0|WD3[0]~1_combout ),
	.datac(\gpio_0|reg_out|q [2]),
	.datad(\cpu_0|WD3[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[2]~6 .lut_mask = 16'hBBC0;
defparam \cpu_0|WD3[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneii_lcell_comb \cpu_0|WD3[2]~7 (
// Equation(s):
// \cpu_0|WD3[2]~7_combout  = (\cpu_0|Control|Decoder0~5_combout  & (\cpu_0|ALU|Add0~4_combout )) # (!\cpu_0|Control|Decoder0~5_combout  & ((\cpu_0|WD3[2]~6_combout )))

	.dataa(\cpu_0|ALU|Add0~4_combout ),
	.datab(\cpu_0|WD3[2]~6_combout ),
	.datac(vcc),
	.datad(\cpu_0|Control|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[2]~7 .lut_mask = 16'hAACC;
defparam \cpu_0|WD3[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N21
cycloneii_lcell_ff \cpu_0|REG|RF~98 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~98_regout ));

// Location: LCFF_X42_Y24_N13
cycloneii_lcell_ff \cpu_0|REG|RF~226 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[2]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~226_regout ));

// Location: LCCOMB_X42_Y24_N12
cycloneii_lcell_comb \cpu_0|REG|RF~1063 (
// Equation(s):
// \cpu_0|REG|RF~1063_combout  = (\cpu_0|REG|RF~1062_combout  & (((\cpu_0|REG|RF~226_regout ) # (!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1062_combout  & (\cpu_0|REG|RF~98_regout  & ((\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~1062_combout ),
	.datab(\cpu_0|REG|RF~98_regout ),
	.datac(\cpu_0|REG|RF~226_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1063_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1063 .lut_mask = 16'hE4AA;
defparam \cpu_0|REG|RF~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1066 (
// Equation(s):
// \cpu_0|REG|RF~1066_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|Control|WideOr8~0_combout ) # (\cpu_0|REG|RF~1063_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~1065_combout  & (!\cpu_0|Control|WideOr8~0_combout )))

	.dataa(\cpu_0|REG|RF~1065_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|Control|WideOr8~0_combout ),
	.datad(\cpu_0|REG|RF~1063_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1066_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1066 .lut_mask = 16'hCEC2;
defparam \cpu_0|REG|RF~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneii_lcell_comb \cpu_0|REG|RF~354feeder (
// Equation(s):
// \cpu_0|REG|RF~354feeder_combout  = \cpu_0|WD3[2]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[2]~7_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~354feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~354feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~354feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N17
cycloneii_lcell_ff \cpu_0|REG|RF~354 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~354feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~354_regout ));

// Location: LCCOMB_X40_Y26_N18
cycloneii_lcell_comb \cpu_0|REG|RF~1067 (
// Equation(s):
// \cpu_0|REG|RF~1067_combout  = (\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|I_MEM|rom~4_combout ) # ((\cpu_0|REG|RF~450_regout )))) # (!\cpu_0|I_MEM|rom~6_combout  & (!\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|REG|RF~322_regout )))

	.dataa(\cpu_0|I_MEM|rom~6_combout ),
	.datab(\cpu_0|I_MEM|rom~4_combout ),
	.datac(\cpu_0|REG|RF~322_regout ),
	.datad(\cpu_0|REG|RF~450_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1067_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1067 .lut_mask = 16'hBA98;
defparam \cpu_0|REG|RF~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1068 (
// Equation(s):
// \cpu_0|REG|RF~1068_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|REG|RF~1067_combout  & ((\cpu_0|REG|RF~482_regout ))) # (!\cpu_0|REG|RF~1067_combout  & (\cpu_0|REG|RF~354_regout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (((\cpu_0|REG|RF~1067_combout 
// ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|REG|RF~354_regout ),
	.datac(\cpu_0|REG|RF~482_regout ),
	.datad(\cpu_0|REG|RF~1067_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1068_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1068 .lut_mask = 16'hF588;
defparam \cpu_0|REG|RF~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1069 (
// Equation(s):
// \cpu_0|REG|RF~1069_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1066_combout  & ((\cpu_0|REG|RF~1068_combout ))) # (!\cpu_0|REG|RF~1066_combout  & (\cpu_0|REG|RF~1061_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (((\cpu_0|REG|RF~1066_combout ))))

	.dataa(\cpu_0|REG|RF~1061_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|REG|RF~1066_combout ),
	.datad(\cpu_0|REG|RF~1068_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1069_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1069 .lut_mask = 16'hF838;
defparam \cpu_0|REG|RF~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneii_lcell_comb \cpu_0|REG|RD2[2]~48 (
// Equation(s):
// \cpu_0|REG|RD2[2]~48_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1069_combout  & ((!\cpu_0|I_MEM|rom~0_combout ) # (!\cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|I_MEM|rom~0_combout ),
	.datad(\cpu_0|REG|RF~1069_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[2]~48 .lut_mask = 16'h1500;
defparam \cpu_0|REG|RD2[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y13
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1367w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[0]~46_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a96 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y15
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1357w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[0]~46_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a64 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout  = ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a96~portbdataout )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\mem_0|mem_rtl_0|auto_generated|ram_block1a64~portbdataout )))) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'hDDF5;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y32
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1330w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[0]~46_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y17
cycloneii_ram_block \mem_0|mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\mem_0|mem_rtl_0|auto_generated|decode2|w_anode1347w[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|REG|RD2[0]~46_combout }),
	.portaaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\cpu_0|ALU|Add0~22_combout ,\cpu_0|ALU|Add0~20_combout ,\cpu_0|ALU|Add0~18_combout ,\cpu_0|ALU|Add0~16_combout ,\cpu_0|ALU|Add0~14_combout ,\cpu_0|ALU|Add0~12_combout ,\cpu_0|ALU|Add0~10_combout ,\cpu_0|ALU|Add0~8_combout ,\cpu_0|ALU|Add0~6_combout ,
\cpu_0|ALU|Add0~4_combout ,\cpu_0|ALU|Add0~2_combout ,\cpu_0|ALU|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_0|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "IO_Mem:mem_0|altsyncram:mem_rtl_0|altsyncram_25h1:auto_generated|ALTSYNCRAM";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_byte_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 4095;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16385;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clear = "none";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \mem_0|mem_rtl_0|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1440w[0]~0 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1440w[0]~0_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_0|mem_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # 
// (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_0|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_0|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1440w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1440w[0]~0 .lut_mask = 16'hFEDC;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1440w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneii_lcell_comb \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1 (
// Equation(s):
// \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout  = (\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & (\mem_0|mem_rtl_0|auto_generated|ram_block1a128~portbdataout )) # (!\mem_0|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout  & \mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1440w[0]~0_combout ))))

	.dataa(\mem_0|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mem_0|mem_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.datac(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ),
	.datad(\mem_0|mem_rtl_0|auto_generated|mux3|w_mux_outputs1440w[0]~0_combout ),
	.cin(gnd),
	.combout(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1 .lut_mask = 16'hD888;
defparam \mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneii_lcell_comb \cpu_0|WD3[0]~3 (
// Equation(s):
// \cpu_0|WD3[0]~3_combout  = (\cpu_0|WD3[0]~2_combout  & ((\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ) # ((!\cpu_0|WD3[0]~1_combout )))) # (!\cpu_0|WD3[0]~2_combout  & (((\gpio_0|reg_out|q [0] & \cpu_0|WD3[0]~1_combout ))))

	.dataa(\cpu_0|WD3[0]~2_combout ),
	.datab(\mem_0|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ),
	.datac(\gpio_0|reg_out|q [0]),
	.datad(\cpu_0|WD3[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[0]~3 .lut_mask = 16'hD8AA;
defparam \cpu_0|WD3[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneii_lcell_comb \cpu_0|WD3[0]~4 (
// Equation(s):
// \cpu_0|WD3[0]~4_combout  = (\cpu_0|Control|Decoder0~5_combout  & (\cpu_0|ALU|Add0~0_combout )) # (!\cpu_0|Control|Decoder0~5_combout  & ((\cpu_0|WD3[0]~3_combout )))

	.dataa(\cpu_0|ALU|Add0~0_combout ),
	.datab(\cpu_0|WD3[0]~3_combout ),
	.datac(vcc),
	.datad(\cpu_0|Control|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|WD3[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|WD3[0]~4 .lut_mask = 16'hAACC;
defparam \cpu_0|WD3[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N3
cycloneii_lcell_ff \cpu_0|REG|RF~128 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~128_regout ));

// Location: LCFF_X38_Y22_N1
cycloneii_lcell_ff \cpu_0|REG|RF~192 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~192_regout ));

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1042 (
// Equation(s):
// \cpu_0|REG|RF~1042_combout  = (\cpu_0|I_MEM|rom~4_combout  & (\cpu_0|I_MEM|rom~2_combout )) # (!\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~192_regout ))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~128_regout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~128_regout ),
	.datad(\cpu_0|REG|RF~192_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1042_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1042 .lut_mask = 16'hDC98;
defparam \cpu_0|REG|RF~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \cpu_0|REG|RF~1043 (
// Equation(s):
// \cpu_0|REG|RF~1043_combout  = (\cpu_0|REG|RF~1042_combout  & (((\cpu_0|REG|RF~224_regout ) # (!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1042_combout  & (\cpu_0|REG|RF~160_regout  & ((\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~160_regout ),
	.datab(\cpu_0|REG|RF~1042_combout ),
	.datac(\cpu_0|REG|RF~224_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1043_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1043 .lut_mask = 16'hE2CC;
defparam \cpu_0|REG|RF~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneii_lcell_comb \cpu_0|REG|RF~1046 (
// Equation(s):
// \cpu_0|REG|RF~1046_combout  = (\cpu_0|Control|WideOr8~0_combout  & (((\cpu_0|I_MEM|rom~6_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|I_MEM|rom~6_combout  & ((\cpu_0|REG|RF~1043_combout ))) # (!\cpu_0|I_MEM|rom~6_combout  & 
// (\cpu_0|REG|RF~1045_combout ))))

	.dataa(\cpu_0|REG|RF~1045_combout ),
	.datab(\cpu_0|Control|WideOr8~0_combout ),
	.datac(\cpu_0|I_MEM|rom~6_combout ),
	.datad(\cpu_0|REG|RF~1043_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1046_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1046 .lut_mask = 16'hF2C2;
defparam \cpu_0|REG|RF~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N25
cycloneii_lcell_ff \cpu_0|REG|RF~288 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~288_regout ));

// Location: LCFF_X40_Y26_N17
cycloneii_lcell_ff \cpu_0|REG|RF~256 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~256_regout ));

// Location: LCCOMB_X41_Y25_N24
cycloneii_lcell_comb \cpu_0|REG|RF~1040 (
// Equation(s):
// \cpu_0|REG|RF~1040_combout  = (\cpu_0|I_MEM|rom~4_combout  & ((\cpu_0|I_MEM|rom~2_combout ) # ((\cpu_0|REG|RF~288_regout )))) # (!\cpu_0|I_MEM|rom~4_combout  & (!\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~256_regout ))))

	.dataa(\cpu_0|I_MEM|rom~4_combout ),
	.datab(\cpu_0|I_MEM|rom~2_combout ),
	.datac(\cpu_0|REG|RF~288_regout ),
	.datad(\cpu_0|REG|RF~256_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1040_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1040 .lut_mask = 16'hB9A8;
defparam \cpu_0|REG|RF~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N17
cycloneii_lcell_ff \cpu_0|REG|RF~352 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~352_regout ));

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \cpu_0|REG|RF~320feeder (
// Equation(s):
// \cpu_0|REG|RF~320feeder_combout  = \cpu_0|WD3[0]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|WD3[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~320feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~320feeder .lut_mask = 16'hFF00;
defparam \cpu_0|REG|RF~320feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N1
cycloneii_lcell_ff \cpu_0|REG|RF~320 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RF~320feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|REG|RF~1357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~320_regout ));

// Location: LCCOMB_X41_Y21_N8
cycloneii_lcell_comb \cpu_0|REG|RF~1041 (
// Equation(s):
// \cpu_0|REG|RF~1041_combout  = (\cpu_0|I_MEM|rom~2_combout  & ((\cpu_0|REG|RF~1040_combout  & (\cpu_0|REG|RF~352_regout )) # (!\cpu_0|REG|RF~1040_combout  & ((\cpu_0|REG|RF~320_regout ))))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~1040_combout ))

	.dataa(\cpu_0|I_MEM|rom~2_combout ),
	.datab(\cpu_0|REG|RF~1040_combout ),
	.datac(\cpu_0|REG|RF~352_regout ),
	.datad(\cpu_0|REG|RF~320_regout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1041_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1041 .lut_mask = 16'hE6C4;
defparam \cpu_0|REG|RF~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N1
cycloneii_lcell_ff \cpu_0|REG|RF~448 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~448_regout ));

// Location: LCCOMB_X43_Y24_N2
cycloneii_lcell_comb \cpu_0|REG|RF~1047 (
// Equation(s):
// \cpu_0|REG|RF~1047_combout  = (\cpu_0|I_MEM|rom~2_combout  & (((\cpu_0|REG|RF~448_regout ) # (\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|I_MEM|rom~2_combout  & (\cpu_0|REG|RF~384_regout  & ((!\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~384_regout ),
	.datab(\cpu_0|REG|RF~448_regout ),
	.datac(\cpu_0|I_MEM|rom~2_combout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1047_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1047 .lut_mask = 16'hF0CA;
defparam \cpu_0|REG|RF~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N21
cycloneii_lcell_ff \cpu_0|REG|RF~480 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|WD3[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|REG|RF~1371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|REG|RF~480_regout ));

// Location: LCCOMB_X43_Y24_N20
cycloneii_lcell_comb \cpu_0|REG|RF~1048 (
// Equation(s):
// \cpu_0|REG|RF~1048_combout  = (\cpu_0|REG|RF~1047_combout  & (((\cpu_0|REG|RF~480_regout ) # (!\cpu_0|I_MEM|rom~4_combout )))) # (!\cpu_0|REG|RF~1047_combout  & (\cpu_0|REG|RF~416_regout  & ((\cpu_0|I_MEM|rom~4_combout ))))

	.dataa(\cpu_0|REG|RF~416_regout ),
	.datab(\cpu_0|REG|RF~1047_combout ),
	.datac(\cpu_0|REG|RF~480_regout ),
	.datad(\cpu_0|I_MEM|rom~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1048_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1048 .lut_mask = 16'hE2CC;
defparam \cpu_0|REG|RF~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \cpu_0|REG|RF~1049 (
// Equation(s):
// \cpu_0|REG|RF~1049_combout  = (\cpu_0|Control|WideOr8~0_combout  & ((\cpu_0|REG|RF~1046_combout  & ((\cpu_0|REG|RF~1048_combout ))) # (!\cpu_0|REG|RF~1046_combout  & (\cpu_0|REG|RF~1041_combout )))) # (!\cpu_0|Control|WideOr8~0_combout  & 
// (\cpu_0|REG|RF~1046_combout ))

	.dataa(\cpu_0|Control|WideOr8~0_combout ),
	.datab(\cpu_0|REG|RF~1046_combout ),
	.datac(\cpu_0|REG|RF~1041_combout ),
	.datad(\cpu_0|REG|RF~1048_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RF~1049_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RF~1049 .lut_mask = 16'hEC64;
defparam \cpu_0|REG|RF~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneii_lcell_comb \cpu_0|REG|RD2[0]~46 (
// Equation(s):
// \cpu_0|REG|RD2[0]~46_combout  = (!\cpu_0|pc_register|pc [7] & (\cpu_0|REG|RF~1049_combout  & ((!\cpu_0|I_MEM|rom~0_combout ) # (!\cpu_0|pc_register|pc [6]))))

	.dataa(\cpu_0|pc_register|pc [7]),
	.datab(\cpu_0|pc_register|pc [6]),
	.datac(\cpu_0|I_MEM|rom~0_combout ),
	.datad(\cpu_0|REG|RF~1049_combout ),
	.cin(gnd),
	.combout(\cpu_0|REG|RD2[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|REG|RD2[0]~46 .lut_mask = 16'h1500;
defparam \cpu_0|REG|RD2[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N1
cycloneii_lcell_ff \gpio_0|reg_out|q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|REG|RD2[0]~46_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [0]));

// Location: LCFF_X35_Y24_N11
cycloneii_lcell_ff \gpio_0|reg_out|q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|REG|RD2[5]~51_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [5]));

// Location: LCCOMB_X35_Y24_N20
cycloneii_lcell_comb \gpio_0|reg_out|q[6]~feeder (
// Equation(s):
// \gpio_0|reg_out|q[6]~feeder_combout  = \cpu_0|REG|RD2[6]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|REG|RD2[6]~52_combout ),
	.cin(gnd),
	.combout(\gpio_0|reg_out|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio_0|reg_out|q[6]~feeder .lut_mask = 16'hFF00;
defparam \gpio_0|reg_out|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N21
cycloneii_lcell_ff \gpio_0|reg_out|q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gpio_0|reg_out|q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [6]));

// Location: LCFF_X33_Y24_N1
cycloneii_lcell_ff \gpio_0|reg_out|q[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[8]~54_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [8]));

// Location: LCFF_X33_Y24_N11
cycloneii_lcell_ff \gpio_0|reg_out|q[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[9]~55_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [9]));

// Location: LCFF_X35_Y24_N23
cycloneii_lcell_ff \gpio_0|reg_out|q[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[11]~57_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [11]));

// Location: LCFF_X35_Y24_N19
cycloneii_lcell_ff \gpio_0|reg_out|q[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[14]~60_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [14]));

// Location: LCFF_X35_Y24_N29
cycloneii_lcell_ff \gpio_0|reg_out|q[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[15]~61_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio_0|gpioOutWe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\gpio_0|reg_out|q [15]));

// Location: LCFF_X33_Y24_N9
cycloneii_lcell_ff \pwm_0|r_Compare|q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[7]~53_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_0|compWe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Compare|q [7]));

// Location: LCCOMB_X41_Y22_N2
cycloneii_lcell_comb \pwm_0|r_Counter|q[2]~9 (
// Equation(s):
// \pwm_0|r_Counter|q[2]~9_combout  = (\pwm_0|r_Counter|q [2] & (!\pwm_0|r_Counter|q[1]~8 )) # (!\pwm_0|r_Counter|q [2] & ((\pwm_0|r_Counter|q[1]~8 ) # (GND)))
// \pwm_0|r_Counter|q[2]~10  = CARRY((!\pwm_0|r_Counter|q[1]~8 ) # (!\pwm_0|r_Counter|q [2]))

	.dataa(vcc),
	.datab(\pwm_0|r_Counter|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|r_Counter|q[1]~8 ),
	.combout(\pwm_0|r_Counter|q[2]~9_combout ),
	.cout(\pwm_0|r_Counter|q[2]~10 ));
// synopsys translate_off
defparam \pwm_0|r_Counter|q[2]~9 .lut_mask = 16'h3C3F;
defparam \pwm_0|r_Counter|q[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y22_N3
cycloneii_lcell_ff \pwm_0|r_Counter|q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pwm_0|r_Counter|q[2]~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Counter|q [2]));

// Location: LCCOMB_X41_Y22_N4
cycloneii_lcell_comb \pwm_0|r_Counter|q[3]~11 (
// Equation(s):
// \pwm_0|r_Counter|q[3]~11_combout  = (\pwm_0|r_Counter|q [3] & (\pwm_0|r_Counter|q[2]~10  $ (GND))) # (!\pwm_0|r_Counter|q [3] & (!\pwm_0|r_Counter|q[2]~10  & VCC))
// \pwm_0|r_Counter|q[3]~12  = CARRY((\pwm_0|r_Counter|q [3] & !\pwm_0|r_Counter|q[2]~10 ))

	.dataa(vcc),
	.datab(\pwm_0|r_Counter|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|r_Counter|q[2]~10 ),
	.combout(\pwm_0|r_Counter|q[3]~11_combout ),
	.cout(\pwm_0|r_Counter|q[3]~12 ));
// synopsys translate_off
defparam \pwm_0|r_Counter|q[3]~11 .lut_mask = 16'hC30C;
defparam \pwm_0|r_Counter|q[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y22_N5
cycloneii_lcell_ff \pwm_0|r_Counter|q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pwm_0|r_Counter|q[3]~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Counter|q [3]));

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \pwm_0|r_Counter|q[4]~13 (
// Equation(s):
// \pwm_0|r_Counter|q[4]~13_combout  = (\pwm_0|r_Counter|q [4] & (!\pwm_0|r_Counter|q[3]~12 )) # (!\pwm_0|r_Counter|q [4] & ((\pwm_0|r_Counter|q[3]~12 ) # (GND)))
// \pwm_0|r_Counter|q[4]~14  = CARRY((!\pwm_0|r_Counter|q[3]~12 ) # (!\pwm_0|r_Counter|q [4]))

	.dataa(\pwm_0|r_Counter|q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|r_Counter|q[3]~12 ),
	.combout(\pwm_0|r_Counter|q[4]~13_combout ),
	.cout(\pwm_0|r_Counter|q[4]~14 ));
// synopsys translate_off
defparam \pwm_0|r_Counter|q[4]~13 .lut_mask = 16'h5A5F;
defparam \pwm_0|r_Counter|q[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \pwm_0|r_Counter|q[5]~15 (
// Equation(s):
// \pwm_0|r_Counter|q[5]~15_combout  = (\pwm_0|r_Counter|q [5] & (\pwm_0|r_Counter|q[4]~14  $ (GND))) # (!\pwm_0|r_Counter|q [5] & (!\pwm_0|r_Counter|q[4]~14  & VCC))
// \pwm_0|r_Counter|q[5]~16  = CARRY((\pwm_0|r_Counter|q [5] & !\pwm_0|r_Counter|q[4]~14 ))

	.dataa(vcc),
	.datab(\pwm_0|r_Counter|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|r_Counter|q[4]~14 ),
	.combout(\pwm_0|r_Counter|q[5]~15_combout ),
	.cout(\pwm_0|r_Counter|q[5]~16 ));
// synopsys translate_off
defparam \pwm_0|r_Counter|q[5]~15 .lut_mask = 16'hC30C;
defparam \pwm_0|r_Counter|q[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y22_N9
cycloneii_lcell_ff \pwm_0|r_Counter|q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pwm_0|r_Counter|q[5]~15_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Counter|q [5]));

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \pwm_0|r_Counter|q[6]~17 (
// Equation(s):
// \pwm_0|r_Counter|q[6]~17_combout  = (\pwm_0|r_Counter|q [6] & (!\pwm_0|r_Counter|q[5]~16 )) # (!\pwm_0|r_Counter|q [6] & ((\pwm_0|r_Counter|q[5]~16 ) # (GND)))
// \pwm_0|r_Counter|q[6]~18  = CARRY((!\pwm_0|r_Counter|q[5]~16 ) # (!\pwm_0|r_Counter|q [6]))

	.dataa(\pwm_0|r_Counter|q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|r_Counter|q[5]~16 ),
	.combout(\pwm_0|r_Counter|q[6]~17_combout ),
	.cout(\pwm_0|r_Counter|q[6]~18 ));
// synopsys translate_off
defparam \pwm_0|r_Counter|q[6]~17 .lut_mask = 16'h5A5F;
defparam \pwm_0|r_Counter|q[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \pwm_0|r_Counter|q[7]~19 (
// Equation(s):
// \pwm_0|r_Counter|q[7]~19_combout  = \pwm_0|r_Counter|q[6]~18  $ (!\pwm_0|r_Counter|q [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_0|r_Counter|q [7]),
	.cin(\pwm_0|r_Counter|q[6]~18 ),
	.combout(\pwm_0|r_Counter|q[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pwm_0|r_Counter|q[7]~19 .lut_mask = 16'hF00F;
defparam \pwm_0|r_Counter|q[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y22_N13
cycloneii_lcell_ff \pwm_0|r_Counter|q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pwm_0|r_Counter|q[7]~19_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Counter|q [7]));

// Location: LCFF_X41_Y22_N11
cycloneii_lcell_ff \pwm_0|r_Counter|q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pwm_0|r_Counter|q[6]~17_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Counter|q [6]));

// Location: LCFF_X33_Y24_N5
cycloneii_lcell_ff \pwm_0|r_Compare|q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[5]~51_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_0|compWe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Compare|q [5]));

// Location: LCFF_X41_Y22_N7
cycloneii_lcell_ff \pwm_0|r_Counter|q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pwm_0|r_Counter|q[4]~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Counter|q [4]));

// Location: LCFF_X33_Y24_N23
cycloneii_lcell_ff \pwm_0|r_Compare|q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu_0|REG|RD2[0]~46_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_0|compWe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pwm_0|r_Compare|q [0]));

// Location: LCCOMB_X36_Y26_N0
cycloneii_lcell_comb \pwm_0|LessThan0~1 (
// Equation(s):
// \pwm_0|LessThan0~1_cout  = CARRY((\pwm_0|r_Counter|q [0] & !\pwm_0|r_Compare|q [0]))

	.dataa(\pwm_0|r_Counter|q [0]),
	.datab(\pwm_0|r_Compare|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\pwm_0|LessThan0~1_cout ));
// synopsys translate_off
defparam \pwm_0|LessThan0~1 .lut_mask = 16'h0022;
defparam \pwm_0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneii_lcell_comb \pwm_0|LessThan0~3 (
// Equation(s):
// \pwm_0|LessThan0~3_cout  = CARRY((\pwm_0|r_Compare|q [1] & ((!\pwm_0|LessThan0~1_cout ) # (!\pwm_0|r_Counter|q [1]))) # (!\pwm_0|r_Compare|q [1] & (!\pwm_0|r_Counter|q [1] & !\pwm_0|LessThan0~1_cout )))

	.dataa(\pwm_0|r_Compare|q [1]),
	.datab(\pwm_0|r_Counter|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|LessThan0~1_cout ),
	.combout(),
	.cout(\pwm_0|LessThan0~3_cout ));
// synopsys translate_off
defparam \pwm_0|LessThan0~3 .lut_mask = 16'h002B;
defparam \pwm_0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneii_lcell_comb \pwm_0|LessThan0~5 (
// Equation(s):
// \pwm_0|LessThan0~5_cout  = CARRY((\pwm_0|r_Compare|q [2] & (\pwm_0|r_Counter|q [2] & !\pwm_0|LessThan0~3_cout )) # (!\pwm_0|r_Compare|q [2] & ((\pwm_0|r_Counter|q [2]) # (!\pwm_0|LessThan0~3_cout ))))

	.dataa(\pwm_0|r_Compare|q [2]),
	.datab(\pwm_0|r_Counter|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|LessThan0~3_cout ),
	.combout(),
	.cout(\pwm_0|LessThan0~5_cout ));
// synopsys translate_off
defparam \pwm_0|LessThan0~5 .lut_mask = 16'h004D;
defparam \pwm_0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneii_lcell_comb \pwm_0|LessThan0~7 (
// Equation(s):
// \pwm_0|LessThan0~7_cout  = CARRY((\pwm_0|r_Counter|q [3] & (\pwm_0|r_Compare|q [3] & !\pwm_0|LessThan0~5_cout )) # (!\pwm_0|r_Counter|q [3] & ((\pwm_0|r_Compare|q [3]) # (!\pwm_0|LessThan0~5_cout ))))

	.dataa(\pwm_0|r_Counter|q [3]),
	.datab(\pwm_0|r_Compare|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|LessThan0~5_cout ),
	.combout(),
	.cout(\pwm_0|LessThan0~7_cout ));
// synopsys translate_off
defparam \pwm_0|LessThan0~7 .lut_mask = 16'h004D;
defparam \pwm_0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneii_lcell_comb \pwm_0|LessThan0~9 (
// Equation(s):
// \pwm_0|LessThan0~9_cout  = CARRY((\pwm_0|r_Compare|q [4] & (\pwm_0|r_Counter|q [4] & !\pwm_0|LessThan0~7_cout )) # (!\pwm_0|r_Compare|q [4] & ((\pwm_0|r_Counter|q [4]) # (!\pwm_0|LessThan0~7_cout ))))

	.dataa(\pwm_0|r_Compare|q [4]),
	.datab(\pwm_0|r_Counter|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|LessThan0~7_cout ),
	.combout(),
	.cout(\pwm_0|LessThan0~9_cout ));
// synopsys translate_off
defparam \pwm_0|LessThan0~9 .lut_mask = 16'h004D;
defparam \pwm_0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneii_lcell_comb \pwm_0|LessThan0~11 (
// Equation(s):
// \pwm_0|LessThan0~11_cout  = CARRY((\pwm_0|r_Counter|q [5] & (\pwm_0|r_Compare|q [5] & !\pwm_0|LessThan0~9_cout )) # (!\pwm_0|r_Counter|q [5] & ((\pwm_0|r_Compare|q [5]) # (!\pwm_0|LessThan0~9_cout ))))

	.dataa(\pwm_0|r_Counter|q [5]),
	.datab(\pwm_0|r_Compare|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|LessThan0~9_cout ),
	.combout(),
	.cout(\pwm_0|LessThan0~11_cout ));
// synopsys translate_off
defparam \pwm_0|LessThan0~11 .lut_mask = 16'h004D;
defparam \pwm_0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneii_lcell_comb \pwm_0|LessThan0~13 (
// Equation(s):
// \pwm_0|LessThan0~13_cout  = CARRY((\pwm_0|r_Compare|q [6] & (\pwm_0|r_Counter|q [6] & !\pwm_0|LessThan0~11_cout )) # (!\pwm_0|r_Compare|q [6] & ((\pwm_0|r_Counter|q [6]) # (!\pwm_0|LessThan0~11_cout ))))

	.dataa(\pwm_0|r_Compare|q [6]),
	.datab(\pwm_0|r_Counter|q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pwm_0|LessThan0~11_cout ),
	.combout(),
	.cout(\pwm_0|LessThan0~13_cout ));
// synopsys translate_off
defparam \pwm_0|LessThan0~13 .lut_mask = 16'h004D;
defparam \pwm_0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneii_lcell_comb \pwm_0|LessThan0~14 (
// Equation(s):
// \pwm_0|LessThan0~14_combout  = (\pwm_0|r_Compare|q [7] & (\pwm_0|LessThan0~13_cout  & \pwm_0|r_Counter|q [7])) # (!\pwm_0|r_Compare|q [7] & ((\pwm_0|LessThan0~13_cout ) # (\pwm_0|r_Counter|q [7])))

	.dataa(\pwm_0|r_Compare|q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_0|r_Counter|q [7]),
	.cin(\pwm_0|LessThan0~13_cout ),
	.combout(\pwm_0|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \pwm_0|LessThan0~14 .lut_mask = 16'hF550;
defparam \pwm_0|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[0]~I (
	.datain(\gpio_0|reg_out|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[0]));
// synopsys translate_off
defparam \gpioOutput[0]~I .input_async_reset = "none";
defparam \gpioOutput[0]~I .input_power_up = "low";
defparam \gpioOutput[0]~I .input_register_mode = "none";
defparam \gpioOutput[0]~I .input_sync_reset = "none";
defparam \gpioOutput[0]~I .oe_async_reset = "none";
defparam \gpioOutput[0]~I .oe_power_up = "low";
defparam \gpioOutput[0]~I .oe_register_mode = "none";
defparam \gpioOutput[0]~I .oe_sync_reset = "none";
defparam \gpioOutput[0]~I .operation_mode = "output";
defparam \gpioOutput[0]~I .output_async_reset = "none";
defparam \gpioOutput[0]~I .output_power_up = "low";
defparam \gpioOutput[0]~I .output_register_mode = "none";
defparam \gpioOutput[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[1]~I (
	.datain(\gpio_0|reg_out|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[1]));
// synopsys translate_off
defparam \gpioOutput[1]~I .input_async_reset = "none";
defparam \gpioOutput[1]~I .input_power_up = "low";
defparam \gpioOutput[1]~I .input_register_mode = "none";
defparam \gpioOutput[1]~I .input_sync_reset = "none";
defparam \gpioOutput[1]~I .oe_async_reset = "none";
defparam \gpioOutput[1]~I .oe_power_up = "low";
defparam \gpioOutput[1]~I .oe_register_mode = "none";
defparam \gpioOutput[1]~I .oe_sync_reset = "none";
defparam \gpioOutput[1]~I .operation_mode = "output";
defparam \gpioOutput[1]~I .output_async_reset = "none";
defparam \gpioOutput[1]~I .output_power_up = "low";
defparam \gpioOutput[1]~I .output_register_mode = "none";
defparam \gpioOutput[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[2]~I (
	.datain(\gpio_0|reg_out|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[2]));
// synopsys translate_off
defparam \gpioOutput[2]~I .input_async_reset = "none";
defparam \gpioOutput[2]~I .input_power_up = "low";
defparam \gpioOutput[2]~I .input_register_mode = "none";
defparam \gpioOutput[2]~I .input_sync_reset = "none";
defparam \gpioOutput[2]~I .oe_async_reset = "none";
defparam \gpioOutput[2]~I .oe_power_up = "low";
defparam \gpioOutput[2]~I .oe_register_mode = "none";
defparam \gpioOutput[2]~I .oe_sync_reset = "none";
defparam \gpioOutput[2]~I .operation_mode = "output";
defparam \gpioOutput[2]~I .output_async_reset = "none";
defparam \gpioOutput[2]~I .output_power_up = "low";
defparam \gpioOutput[2]~I .output_register_mode = "none";
defparam \gpioOutput[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[3]~I (
	.datain(\gpio_0|reg_out|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[3]));
// synopsys translate_off
defparam \gpioOutput[3]~I .input_async_reset = "none";
defparam \gpioOutput[3]~I .input_power_up = "low";
defparam \gpioOutput[3]~I .input_register_mode = "none";
defparam \gpioOutput[3]~I .input_sync_reset = "none";
defparam \gpioOutput[3]~I .oe_async_reset = "none";
defparam \gpioOutput[3]~I .oe_power_up = "low";
defparam \gpioOutput[3]~I .oe_register_mode = "none";
defparam \gpioOutput[3]~I .oe_sync_reset = "none";
defparam \gpioOutput[3]~I .operation_mode = "output";
defparam \gpioOutput[3]~I .output_async_reset = "none";
defparam \gpioOutput[3]~I .output_power_up = "low";
defparam \gpioOutput[3]~I .output_register_mode = "none";
defparam \gpioOutput[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[4]~I (
	.datain(\gpio_0|reg_out|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[4]));
// synopsys translate_off
defparam \gpioOutput[4]~I .input_async_reset = "none";
defparam \gpioOutput[4]~I .input_power_up = "low";
defparam \gpioOutput[4]~I .input_register_mode = "none";
defparam \gpioOutput[4]~I .input_sync_reset = "none";
defparam \gpioOutput[4]~I .oe_async_reset = "none";
defparam \gpioOutput[4]~I .oe_power_up = "low";
defparam \gpioOutput[4]~I .oe_register_mode = "none";
defparam \gpioOutput[4]~I .oe_sync_reset = "none";
defparam \gpioOutput[4]~I .operation_mode = "output";
defparam \gpioOutput[4]~I .output_async_reset = "none";
defparam \gpioOutput[4]~I .output_power_up = "low";
defparam \gpioOutput[4]~I .output_register_mode = "none";
defparam \gpioOutput[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[5]~I (
	.datain(\gpio_0|reg_out|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[5]));
// synopsys translate_off
defparam \gpioOutput[5]~I .input_async_reset = "none";
defparam \gpioOutput[5]~I .input_power_up = "low";
defparam \gpioOutput[5]~I .input_register_mode = "none";
defparam \gpioOutput[5]~I .input_sync_reset = "none";
defparam \gpioOutput[5]~I .oe_async_reset = "none";
defparam \gpioOutput[5]~I .oe_power_up = "low";
defparam \gpioOutput[5]~I .oe_register_mode = "none";
defparam \gpioOutput[5]~I .oe_sync_reset = "none";
defparam \gpioOutput[5]~I .operation_mode = "output";
defparam \gpioOutput[5]~I .output_async_reset = "none";
defparam \gpioOutput[5]~I .output_power_up = "low";
defparam \gpioOutput[5]~I .output_register_mode = "none";
defparam \gpioOutput[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[6]~I (
	.datain(\gpio_0|reg_out|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[6]));
// synopsys translate_off
defparam \gpioOutput[6]~I .input_async_reset = "none";
defparam \gpioOutput[6]~I .input_power_up = "low";
defparam \gpioOutput[6]~I .input_register_mode = "none";
defparam \gpioOutput[6]~I .input_sync_reset = "none";
defparam \gpioOutput[6]~I .oe_async_reset = "none";
defparam \gpioOutput[6]~I .oe_power_up = "low";
defparam \gpioOutput[6]~I .oe_register_mode = "none";
defparam \gpioOutput[6]~I .oe_sync_reset = "none";
defparam \gpioOutput[6]~I .operation_mode = "output";
defparam \gpioOutput[6]~I .output_async_reset = "none";
defparam \gpioOutput[6]~I .output_power_up = "low";
defparam \gpioOutput[6]~I .output_register_mode = "none";
defparam \gpioOutput[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[7]~I (
	.datain(\gpio_0|reg_out|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[7]));
// synopsys translate_off
defparam \gpioOutput[7]~I .input_async_reset = "none";
defparam \gpioOutput[7]~I .input_power_up = "low";
defparam \gpioOutput[7]~I .input_register_mode = "none";
defparam \gpioOutput[7]~I .input_sync_reset = "none";
defparam \gpioOutput[7]~I .oe_async_reset = "none";
defparam \gpioOutput[7]~I .oe_power_up = "low";
defparam \gpioOutput[7]~I .oe_register_mode = "none";
defparam \gpioOutput[7]~I .oe_sync_reset = "none";
defparam \gpioOutput[7]~I .operation_mode = "output";
defparam \gpioOutput[7]~I .output_async_reset = "none";
defparam \gpioOutput[7]~I .output_power_up = "low";
defparam \gpioOutput[7]~I .output_register_mode = "none";
defparam \gpioOutput[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[8]~I (
	.datain(\gpio_0|reg_out|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[8]));
// synopsys translate_off
defparam \gpioOutput[8]~I .input_async_reset = "none";
defparam \gpioOutput[8]~I .input_power_up = "low";
defparam \gpioOutput[8]~I .input_register_mode = "none";
defparam \gpioOutput[8]~I .input_sync_reset = "none";
defparam \gpioOutput[8]~I .oe_async_reset = "none";
defparam \gpioOutput[8]~I .oe_power_up = "low";
defparam \gpioOutput[8]~I .oe_register_mode = "none";
defparam \gpioOutput[8]~I .oe_sync_reset = "none";
defparam \gpioOutput[8]~I .operation_mode = "output";
defparam \gpioOutput[8]~I .output_async_reset = "none";
defparam \gpioOutput[8]~I .output_power_up = "low";
defparam \gpioOutput[8]~I .output_register_mode = "none";
defparam \gpioOutput[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[9]~I (
	.datain(\gpio_0|reg_out|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[9]));
// synopsys translate_off
defparam \gpioOutput[9]~I .input_async_reset = "none";
defparam \gpioOutput[9]~I .input_power_up = "low";
defparam \gpioOutput[9]~I .input_register_mode = "none";
defparam \gpioOutput[9]~I .input_sync_reset = "none";
defparam \gpioOutput[9]~I .oe_async_reset = "none";
defparam \gpioOutput[9]~I .oe_power_up = "low";
defparam \gpioOutput[9]~I .oe_register_mode = "none";
defparam \gpioOutput[9]~I .oe_sync_reset = "none";
defparam \gpioOutput[9]~I .operation_mode = "output";
defparam \gpioOutput[9]~I .output_async_reset = "none";
defparam \gpioOutput[9]~I .output_power_up = "low";
defparam \gpioOutput[9]~I .output_register_mode = "none";
defparam \gpioOutput[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[10]~I (
	.datain(\gpio_0|reg_out|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[10]));
// synopsys translate_off
defparam \gpioOutput[10]~I .input_async_reset = "none";
defparam \gpioOutput[10]~I .input_power_up = "low";
defparam \gpioOutput[10]~I .input_register_mode = "none";
defparam \gpioOutput[10]~I .input_sync_reset = "none";
defparam \gpioOutput[10]~I .oe_async_reset = "none";
defparam \gpioOutput[10]~I .oe_power_up = "low";
defparam \gpioOutput[10]~I .oe_register_mode = "none";
defparam \gpioOutput[10]~I .oe_sync_reset = "none";
defparam \gpioOutput[10]~I .operation_mode = "output";
defparam \gpioOutput[10]~I .output_async_reset = "none";
defparam \gpioOutput[10]~I .output_power_up = "low";
defparam \gpioOutput[10]~I .output_register_mode = "none";
defparam \gpioOutput[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[11]~I (
	.datain(\gpio_0|reg_out|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[11]));
// synopsys translate_off
defparam \gpioOutput[11]~I .input_async_reset = "none";
defparam \gpioOutput[11]~I .input_power_up = "low";
defparam \gpioOutput[11]~I .input_register_mode = "none";
defparam \gpioOutput[11]~I .input_sync_reset = "none";
defparam \gpioOutput[11]~I .oe_async_reset = "none";
defparam \gpioOutput[11]~I .oe_power_up = "low";
defparam \gpioOutput[11]~I .oe_register_mode = "none";
defparam \gpioOutput[11]~I .oe_sync_reset = "none";
defparam \gpioOutput[11]~I .operation_mode = "output";
defparam \gpioOutput[11]~I .output_async_reset = "none";
defparam \gpioOutput[11]~I .output_power_up = "low";
defparam \gpioOutput[11]~I .output_register_mode = "none";
defparam \gpioOutput[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[12]~I (
	.datain(\gpio_0|reg_out|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[12]));
// synopsys translate_off
defparam \gpioOutput[12]~I .input_async_reset = "none";
defparam \gpioOutput[12]~I .input_power_up = "low";
defparam \gpioOutput[12]~I .input_register_mode = "none";
defparam \gpioOutput[12]~I .input_sync_reset = "none";
defparam \gpioOutput[12]~I .oe_async_reset = "none";
defparam \gpioOutput[12]~I .oe_power_up = "low";
defparam \gpioOutput[12]~I .oe_register_mode = "none";
defparam \gpioOutput[12]~I .oe_sync_reset = "none";
defparam \gpioOutput[12]~I .operation_mode = "output";
defparam \gpioOutput[12]~I .output_async_reset = "none";
defparam \gpioOutput[12]~I .output_power_up = "low";
defparam \gpioOutput[12]~I .output_register_mode = "none";
defparam \gpioOutput[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[13]~I (
	.datain(\gpio_0|reg_out|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[13]));
// synopsys translate_off
defparam \gpioOutput[13]~I .input_async_reset = "none";
defparam \gpioOutput[13]~I .input_power_up = "low";
defparam \gpioOutput[13]~I .input_register_mode = "none";
defparam \gpioOutput[13]~I .input_sync_reset = "none";
defparam \gpioOutput[13]~I .oe_async_reset = "none";
defparam \gpioOutput[13]~I .oe_power_up = "low";
defparam \gpioOutput[13]~I .oe_register_mode = "none";
defparam \gpioOutput[13]~I .oe_sync_reset = "none";
defparam \gpioOutput[13]~I .operation_mode = "output";
defparam \gpioOutput[13]~I .output_async_reset = "none";
defparam \gpioOutput[13]~I .output_power_up = "low";
defparam \gpioOutput[13]~I .output_register_mode = "none";
defparam \gpioOutput[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[14]~I (
	.datain(\gpio_0|reg_out|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[14]));
// synopsys translate_off
defparam \gpioOutput[14]~I .input_async_reset = "none";
defparam \gpioOutput[14]~I .input_power_up = "low";
defparam \gpioOutput[14]~I .input_register_mode = "none";
defparam \gpioOutput[14]~I .input_sync_reset = "none";
defparam \gpioOutput[14]~I .oe_async_reset = "none";
defparam \gpioOutput[14]~I .oe_power_up = "low";
defparam \gpioOutput[14]~I .oe_register_mode = "none";
defparam \gpioOutput[14]~I .oe_sync_reset = "none";
defparam \gpioOutput[14]~I .operation_mode = "output";
defparam \gpioOutput[14]~I .output_async_reset = "none";
defparam \gpioOutput[14]~I .output_power_up = "low";
defparam \gpioOutput[14]~I .output_register_mode = "none";
defparam \gpioOutput[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \gpioOutput[15]~I (
	.datain(\gpio_0|reg_out|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(gpioOutput[15]));
// synopsys translate_off
defparam \gpioOutput[15]~I .input_async_reset = "none";
defparam \gpioOutput[15]~I .input_power_up = "low";
defparam \gpioOutput[15]~I .input_register_mode = "none";
defparam \gpioOutput[15]~I .input_sync_reset = "none";
defparam \gpioOutput[15]~I .oe_async_reset = "none";
defparam \gpioOutput[15]~I .oe_power_up = "low";
defparam \gpioOutput[15]~I .oe_register_mode = "none";
defparam \gpioOutput[15]~I .oe_sync_reset = "none";
defparam \gpioOutput[15]~I .operation_mode = "output";
defparam \gpioOutput[15]~I .output_async_reset = "none";
defparam \gpioOutput[15]~I .output_power_up = "low";
defparam \gpioOutput[15]~I .output_register_mode = "none";
defparam \gpioOutput[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pwmOutput~I (
	.datain(\pwm_0|LessThan0~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwmOutput));
// synopsys translate_off
defparam \pwmOutput~I .input_async_reset = "none";
defparam \pwmOutput~I .input_power_up = "low";
defparam \pwmOutput~I .input_register_mode = "none";
defparam \pwmOutput~I .input_sync_reset = "none";
defparam \pwmOutput~I .oe_async_reset = "none";
defparam \pwmOutput~I .oe_power_up = "low";
defparam \pwmOutput~I .oe_register_mode = "none";
defparam \pwmOutput~I .oe_sync_reset = "none";
defparam \pwmOutput~I .operation_mode = "output";
defparam \pwmOutput~I .output_async_reset = "none";
defparam \pwmOutput~I .output_power_up = "low";
defparam \pwmOutput~I .output_register_mode = "none";
defparam \pwmOutput~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
