# Verilog/VHDL synthesis artifacts
*.bit
*.bin
*.mif
*.svf
*.syr
*.jed
*.ngc
*.ngd
*.xcf
*.xise
*.gise
*.lso
*.bgn
*.psm
*.prj
*.sch
*.xdl
*.asc
*.par
*.bld
*.ncd
*.unroutes
*.pad
*.xst
*.log
*.vhdl
*.vcd
*.wlf
*.trn
*.db
*.drc
*.rpt
*.sdf
*.twr
*.twx
*.ptwx
*.xsa
*.summary
*.jou
*.pb
*.pyc

# Simulation files
*.vvp
*.out
*.vcd
*.wave
*.log
*.wlf
sim/*.vcd
sim/*.log

# Vivado/Quartus/ISE project files
.vivado/
.quartus/
.sim/
.runs/
.hw/
.ip_user_files/
.cache/
.webtalk/
.xpr
.ipynb_checkpoints/

# Python notebooks/scripts
*.ipynb
__pycache__/
*.pyc

# General
.DS_Store
Thumbs.db
*.swp
*~
