 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: Q-2019.12-SP2
Date   : Sun Apr 11 09:25:58 2021
****************************************

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_cmd[372] (input port clocked by clk)
  Endpoint: o_data_bus_reg_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  i_cmd[372] (in)                                         0.00       0.05 f
  U15130/ZN (NR2D3BWP30P140)                              0.01       0.07 r
  U15129/ZN (ND2OPTIBD4BWP30P140)                         0.01       0.08 f
  U15076/ZN (NR2D4BWP30P140)                              0.01       0.09 r
  U15140/ZN (CKND2D4BWP30P140)                            0.01       0.10 f
  U15146/ZN (INVD6BWP30P140)                              0.01       0.11 r
  U18996/ZN (INVD6BWP30P140)                              0.01       0.12 f
  U15148/ZN (NR2OPTPAD12BWP30P140)                        0.01       0.13 r
  U20689/ZN (ND3OPTPAD6BWP30P140)                         0.03       0.17 f
  U20688/ZN (OAI22OPTPBD2BWP30P140)                       0.03       0.19 r
  U24047/ZN (IND2D2BWP30P140)                             0.02       0.21 r
  U22252/ZN (NR2D2BWP30P140)                              0.01       0.22 f
  U18310/ZN (ND3D1BWP30P140)                              0.01       0.23 r
  U23254/ZN (OAI31D2BWP30P140)                            0.01       0.24 f
  U23253/ZN (ND3OPTPAD2BWP30P140)                         0.01       0.25 r
  o_data_bus_reg_reg_128_/D (DFD2BWP30P140)               0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  clock uncertainty                                      -0.15       0.10
  o_data_bus_reg_reg_128_/CP (DFD2BWP30P140)              0.00       0.10 r
  library setup time                                     -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


1
