<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>control/mmwavelink/mmwavelink.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_56ea320f36428fc096e6ea8f45d8dae0.html">control</a></li><li class="navelem"><a class="el" href="dir_118ff5efaebde8ab2c0e3042bd5744e3.html">mmwavelink</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mmwavelink.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*************************************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FileName    : mmwavelink.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Description : This file includes all the header files which needs to be included by application</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *************************************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (C) Copyright 2014, Texas Instruments Incorporated. - TI web address www.ti.com</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without modification, are permitted</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  provided that the following conditions are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright notice, this list of</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright notice, this list of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    conditions and the following disclaimer in the documentation and/or other materials provided</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of its contributors may be</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software without specific prior</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT  OWNER OR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT,  STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/*************************************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * FILE INCLUSION PROTECTION</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************************************</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef MMWAVELINK_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define MMWAVELINK_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*LDRA_NOANALYSIS*/</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/*LDRA_ANALYSIS*/</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; <span class="comment">/****************************************************************************************</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> * INCLUDE FILES</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> *****************************************************************************************</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/include/rl_datatypes.h&gt;</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/*****************************************************************************************</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> * MACRO DEFINITIONS</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> *****************************************************************************************</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* Export Macro for DLL */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#if defined(WIN32) || defined(WIN32_) || defined(_MSC_VER)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define MMWL_EXPORT __declspec(dllexport)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define MMWL_EXPORT</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define RL_MMWAVELINK_VERSION               &quot;2.2.3.2.4.2.22&quot;</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define RL_MMWAVELINK_VERSION_MAJOR          (2U)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define RL_MMWAVELINK_VERSION_MINOR          (2U)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define RL_MMWAVELINK_VERSION_BUILD          (3U)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define RL_MMWAVELINK_VERSION_DEBUG          (2U)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define RL_MMWAVELINK_VERSION_DAY            (4U)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define RL_MMWAVELINK_VERSION_MONTH          (2U)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define RL_MMWAVELINK_VERSION_YEAR           (22U)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define RL_RET_CODE_OK                      ((rlReturnVal_t)0) </span><span class="comment">/* no-error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PROTOCOL_ERROR          (-1)        </span><span class="comment">/* mmWaveLink Protocol error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVALID_INPUT           (-2)        </span><span class="comment">/* invalid input from the application */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SELF_ERROR              (-3)        </span><span class="comment">/* error in mmWaveLink itself */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RADAR_IF_ERROR          (-4)        </span><span class="comment">/* Radar HW/SW interface error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MALLOC_ERROR            (-5)        </span><span class="comment">/* memory allocation error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CRC_FAILED              (-6)        </span><span class="comment">/* CRC value mismatched wrt</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">                                                                received data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHKSUM_FAILED           (-7)        </span><span class="comment">/* Checksum value mismatched wrt to</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">                                                                received data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESP_TIMEOUT            (-8)        </span><span class="comment">/* device failed to send response</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">                                                                within time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FATAL_ERROR             (-9)        </span><span class="comment">/* Fatal error internal to</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">                                                                mmWaveLink APIs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RADAR_OSIF_ERROR        (-10)       </span><span class="comment">/* OS interface failure */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVALID_STATE_ERROR     (-11)       </span><span class="comment">/* Invalid state within mmWaveLink */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define RL_RET_CODE_API_NOT_SUPPORTED       (-12)       </span><span class="comment">/* API called is not supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MSGID_MISMATCHED        (-13)       </span><span class="comment">/* Message-ID mismatched in</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">                                                                response data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define RL_RET_CODE_NULL_PTR                (-14)       </span><span class="comment">/* Null pointer error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INTERFACE_CB_NULL       (-15)       </span><span class="comment">/* Interface callback passed as NULL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define RL_RET_CODE_NACK_ERROR              (-16)       </span><span class="comment">/* If device sends NACK message */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define RL_RET_CODE_HOSTIRQ_TIMEOUT         (-17)       </span><span class="comment">/* If post writing CNYS HostIRQ is not</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">                                                          down within time limit and re-writing</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">                                                          CNYS also has same result */</span><span class="preprocessor"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX_SEQ_NUM_NOT_MATCH    (-18)       </span><span class="comment">/* ACK sequence number is not matching with</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">                                                          CMD sequence number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_OPCODE                      (1U)    </span><span class="comment">/* Incorrect opcode/Msg ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_NUM_SB                      (2U)    </span><span class="comment">/* Incorrect no. of Sub-Block */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SB_ID                       (3U)    </span><span class="comment">/* Incorrect Sub-Block ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SB_LEN                      (4U)    </span><span class="comment">/* Incorrect Sub-Block Length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SB_INVL_DATA                      (5U)    </span><span class="comment">/* Incorrect Sub-Block Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SB_PROCESS_ERR                    (6U)    </span><span class="comment">/* Error in Sub Block processing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MISMATCH_FILE_CRC                 (7U)    </span><span class="comment">/* Mismatch in File CRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MISMATCH_FILE_TYPE                (8U)    </span><span class="comment">/* Mismatch in File Type */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_ALREADY_STARTED             (20U) </span><span class="comment">/* Frames are already started when the</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">                                                                FRAME_START command was issued */</span><span class="preprocessor"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_ALREADY_ENDED               (21U) </span><span class="comment">/* Frames are already stopped when the</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">                                                                FRAME_STOP command was issued */</span><span class="preprocessor"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_CFG_NOT_RECVD               (22U) </span><span class="comment">/* No valid frame configuration API was</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">                                                                issued and frames are started */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_TRIG_INVL_IN                (23U) </span><span class="comment">/* START_STOP_CMD parameter is out of</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">                                                                range*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CH_CFG_RX_INVAL_IN                (24U) </span><span class="comment">/* RX_CHAN_EN parameter is out of range</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">                                                                may vary based on device */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CH_CFG_TX_INVAL_IN                (25U) </span><span class="comment">/* TX_CHAN_EN parameter is out of range</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">                                                                may vary based on device */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CH_CFG_CASC_INVAL_IN              (26U) </span><span class="comment">/* CASCADING_CFG parameter is out of</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">                                                                range [0, 2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define RL_RET_CODE_ADC_BITS_INVAL_IN                 (27U) </span><span class="comment">/* NUM_ADC_BITS parameter is out of</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">                                                                range [0, 2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define RL_RET_CODE_ADC_FORM_INVAL_IN                 (28U) </span><span class="comment">/* ADC_OUT_FMT parameter is out of</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">                                                                range [0, 3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LP_ADC_INVAL_IN                   (29U) </span><span class="comment">/* LP_ADC_MODE parameter is out of</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">                                                                range [0, 1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DYN_PS_INVAL_IN                   (30U) </span><span class="comment">/* BLOCK_CFG parameter is out of</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">                                                                range [0, 7] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define RL_RET_CODE_HSI_DIV_INVAL_IN                  (31U) </span><span class="comment">/* HSI clock rate code[1:0] is 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED0                         (32U)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define RL_RET_CODE_HSI_DIV_INVAL_1IN                 (33U) </span><span class="comment">/* HSI clock rate code[3:2] is 3  &amp;</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">                                                                HSI clock rate code[1:0] is 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define RL_RET_CODE_HSI_DIV_INVAL_2IN                 (34U) </span><span class="comment">/* HSI clock rate code[3:2] is 3  &amp;</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">                                                                HSI clock rate code[1:0] is 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_IND_INVAL_IN                   (35U) </span><span class="comment">/* PF indx &gt;= 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_START_FREQ_INVAL_IN            (36U) </span><span class="comment">/* PF freq const is not</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">                                                                with[76GHz,81GHz] in limit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_IDLE_TIME_INVAL_IN             (37U) </span><span class="comment">/* PF idle time const &gt; 5.24ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_IDLE_TIME_1INVAL_IN            (38U) </span><span class="comment">/* Maximum DFE spill time (refer</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">                                                               rampgen calculator in mmWaveStudio </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">                                                               for more details) &gt; PF idle </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">                                                               time const */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_ADC_START_INVAL_IN             (39U) </span><span class="comment">/* PF ADC start time const &gt; 4095 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_RAMP_END_INVAL_IN              (40U) </span><span class="comment">/* PF ramp end time &gt; 524287 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_RAMP_END_1INVAL_IN             (41U) </span><span class="comment">/* PF ramp end time &lt; PF ADC start</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">                                                                time const + ADC sampling time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_TX0_INVAL_IN                   (42U) </span><span class="comment">/* PF_TX_OUTPUT_POWER_BACKOFF for</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">                                                                TX0 &gt; 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_TX1_INVAL_IN                   (43U) </span><span class="comment">/* PF_TX_OUTPUT_POWER_BACKOFF for</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">                                                                TX1 &gt; 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_TX2_INVAL_IN                   (44U) </span><span class="comment">/* PF_TX_OUTPUT_POWER_BACKOFF for</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">                                                                TX2 &gt; 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED1                         (45U)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_FREQ_SLOPE_1INVAL_IN           (46U) </span><span class="comment">/* Ramp end freq is not</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">                                                                with[76GHz,81GHz] in limits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_TX_START_INVAL_IN              (47U) </span><span class="comment">/* Absolute value of TX_START_TIME</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">                                                                is &gt; 38.45us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_NUM_ADC_SMAP_INVAL_IN          (48U) </span><span class="comment">/* Number of ADC samples is not</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">                                                                within [2,8192] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_DFE_SAMP_RATE_INVAL_IN         (49U) </span><span class="comment">/* Output sampling rate is not</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">                                                                within [2, 37.5]Msps */</span><span class="preprocessor"></span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_HPF1_CF_INVAL_IN               (50U) </span><span class="comment">/* HPF1 corner frequency &gt; 700 kHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_HPF2_CF_INVAL_IN               (51U) </span><span class="comment">/* HPF2 corner frequency &gt; 2.8 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PF_RX_GAIN_INVAL_IN               (52U) </span><span class="comment">/* PF_RX_GAIN is not within [24, 52] dB</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">                                                                orPF_RX_GAIN is an odd number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED2                         (53U)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED3                         (54U)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED4                         (55U)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED5                         (56U)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED6                         (57U)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED7                         (58U)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_START_INVAL_IN              (59U) </span><span class="comment">/* Chirp Start indx &gt;= 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_END_INVAL_IN                (60U) </span><span class="comment">/* Chirp End indx &gt;= 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_END_1INVAL_IN               (61U) </span><span class="comment">/* Chirp Start indx &gt; Chirp End indx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_PF_IND_INVAL_IN             (62U) </span><span class="comment">/* PF indx &gt;= 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_PF_IND_1INVAL_IN            (63U) </span><span class="comment">/* PF corresponding to PF indx is not</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">                                                                defined */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_START_FREQ_INVAL_IN         (64U) </span><span class="comment">/* Chirp freq start &gt; 8388607 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_SLOPE_INVAL_IN              (65U) </span><span class="comment">/* Chirp freq slope &gt; 63 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_SLOPE_1INVAL_IN             (66U) </span><span class="comment">/* Chirp start or end</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">                                                                freq[76GHz,81GHz] is outside */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_IDLE_TIME_INVAL_IN          (67U) </span><span class="comment">/* Chirp Idle time &gt; 4095 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_ADC_START_INVAL_IN          (68U) </span><span class="comment">/* Chirp ADC start time &gt; 4095 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_ADC_START_1INVAL_IN         (69U) </span><span class="comment">/* Ramp end time &lt; ADC start time +</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">                                                                ADC sampling time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_TX_ENA_INVAL_IN             (70U) </span><span class="comment">/* Chirp TX enable &gt; 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_TX_ENA_1INVAL_IN            (71U) </span><span class="comment">/* Chirp TX enable indicates to enable</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">                                                                a TX which is not enabled in</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">                                                                Channel config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_CHIRP_STR_INVAL_IN          (72U) </span><span class="comment">/* Chirp Start indx &gt;= 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_CHIRP_END_INVAL_IN          (73U) </span><span class="comment">/* Chirp End indx &gt;= 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_CHIRP_END_1INVAL_IN         (74U) </span><span class="comment">/* Chirp Start indx &gt; Chirp End indx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_CHIRP_END_2INVAL_IN         (75U) </span><span class="comment">/* Chirp used in frame is not</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">                                                                configured by Chirp config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_CHIRP_PF_INVAL_IN           (76U) </span><span class="comment">/* Profile used in frame is not</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">                                                                configured by PF config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_CHIRP_LOOPS_INVAL_IN        (77U) </span><span class="comment">/* No. of loops is outside[1,255] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED8                         (78U)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_PERIOD_INVAL_IN             (79U) </span><span class="comment">/* Frame periodicity is</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">                                                                outside[100us,1.342s] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_PERIOD_1INVAL_IN            (80U) </span><span class="comment">/* Frame ON time &gt; Frame periodicity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_TRIG_SEL_INVAL_IN           (81U) </span><span class="comment">/* Trigger select is outside[1,2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_TRIG_DELAY_INVAL_IN         (82U) </span><span class="comment">/* Frame Trigger delay &gt; 100us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_IS_ONGOING                  (83U) </span><span class="comment">/* API issued when frame is ongoing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_DUMMY_CHIRPS_INVAL_IN       (160U) </span><span class="comment">/* The Dummy chirps at end of frame</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">                                                                is not supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_NUM_SUBF_INVAL_IN          (84U) </span><span class="comment">/* No. Sub Frames is outside[1,4] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_FORCE_PF_INVAL_IN          (85U) </span><span class="comment">/* Force single Profile is</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">                                                                outside[1,4] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_PF_IND_INVAL_IN            (86U) </span><span class="comment">/* Force single Profile &gt;= 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_PF_IND_1INVAL_IN           (87U) </span><span class="comment">/* Profile defined by Force Single</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">                                                                Profile is not defined */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_CHIRP_STR_INVAL_IN         (88U) </span><span class="comment">/* Sub Frame Chirp Start indx &gt;= 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_NCHIRP_INVAL_IN            (89U) </span><span class="comment">/* Sub Frame NO. of unique chirps per</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">                                                                Burst is outside[1,512] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_NCHIRP_1INVAL_IN           (90U) </span><span class="comment">/* Chirp used in frame is not</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">                                                                configured by Chirp config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_CHIRP_PF_INVAL_IN          (91U) </span><span class="comment">/* Profie used in the frame is not</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">                                                                configured by profile config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_CHIRP_LOOPS_INVAL_IN       (92U) </span><span class="comment">/* Sub Frame No. of loops is</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">                                                                outside[1,225] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_BURST_PERIOD_INVAL_IN      (93U) </span><span class="comment">/* Sub Frame burst period is</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">                                                                outside[100us,1.342s] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_BURST_PER_1INVAL_IN        (94U) </span><span class="comment">/* Burst ON time &gt; Burst period */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_BURST_STIND_INVAL_IN       (95U) </span><span class="comment">/* Sub Frame Chirp start indx</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">                                                                offset &gt;= 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_BURST_SIND_1INVAL_IN       (96U) </span><span class="comment">/* Sub Frame Chirp start indx &gt;= 512</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">                                                                or (Sub Frame Chirp start indx +</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">                                                                Sub Frame No. unique Chirps per</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">                                                                burst - 1) &gt;= 512*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_NUM_BURSTS_INVAL_IN        (97U) </span><span class="comment">/* Sub Frame No. bursts is</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">                                                                outside[1,512] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_BURST_LOOPS_INVAL_IN       (98U) </span><span class="comment">/* Sub Frame No. outer loops is</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">                                                                outside[1,64] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_SF_PERIOD_INVAL_IN         (99U) </span><span class="comment">/* Sub Frame period is</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">                                                                outside[100us,1.342s] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_SF_PERIOD_1INVAL_IN        (100U) </span><span class="comment">/* Sub Frame ontime &gt; Sub Frame period</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">                                                                or when test source enabled, Sub</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">                                                                Frame idale time &lt; 150us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED9                         (101U)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_TRIG_SEL_INVAL_IN          (102U) </span><span class="comment">/* Trigger select is outside[1,2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_TRIG_DELAY_INVAL_IN        (103U) </span><span class="comment">/* Frame trigger delay is &gt; 100us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define RL_RET_CODE_AFRAME_IS_ONGOING                 (104U) </span><span class="comment">/* API issued when frame is ongoing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TS_POS_VECY_INVAL_IN              (105U) </span><span class="comment">/* position vector x[y] &lt; 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED10                        (106U)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TS_VEL_VECXYZ_INVAL_IN            (107U) </span><span class="comment">/* position vector x[x] &lt; 5000 or</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">                                                                position vector x[y] &lt; 5000 or</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">                                                                position vector x[x] &lt; 5000 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TS_SIG_LEVEL_INVAL_IN             (108U) </span><span class="comment">/* SIG_LEV_VECx &gt; 950 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TS_RX_ANT_POS_INVAL_IN            (109U) </span><span class="comment">/* RX_ANT_POS_XZ[Bytex] &gt; 120 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED11                        (110U)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PROG_FILT_STARTINDX_INVALID       (111U) </span><span class="comment">/* Prog. Filter coefficient start</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">                                                                 indx is odd number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PROG_FILT_PROFILE_INVALID         (112U) </span><span class="comment">/* Pro indx &gt;= 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PROG_FILT_UNSUPPORTED_DEV         (113U) </span><span class="comment">/* API issued for non AWR1642 device*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PERCHIRPPHSHIFT_UNSUPPORTED_DEV   (114U) </span><span class="comment">/* API issued for non AWR1243/AWR2243</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">                                                                device */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PERCHIRPPHSHIFT_STIND             (115U) </span><span class="comment">/* Chirp Start indx &gt;= 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PERCHIRPPHSHIFT_ENIND             (116U) </span><span class="comment">/* Chirp End indx &gt;= 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PERCHIRPPHSHIFT_WRONG_STIND       (117U) </span><span class="comment">/* Chirp Start indx &gt; End indx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RF_INIT_NOT_DONE                  (118U) </span><span class="comment">/* Boot time calibrations are not</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">                                                         done so cannot run runtime calibrations */</span><span class="preprocessor"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FORCE_TEMP_BIN_IDX_INVALID        (286U) </span><span class="comment">/* The forced temperature bin index</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">                                                                is invalid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FREQ_LIMIT_OUT_RANGE              (119U) </span><span class="comment">/* Freq. is outside[76GHz,81GHz] or</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">                                                                 Freq. low limit &gt; high limit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CAL_MON_TIME_INVALID              (120U) </span><span class="comment">/* CALIB_MON_TIME_UNIT &lt;= 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RUN_CAL_PERIOD_INVALID            (121U) </span><span class="comment">/* CALIBRATION_ PERIODICITY = 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CONT_STREAM_MODE_EN               (122U) </span><span class="comment">/* API is issued when continuous</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">                                                                streaming mode is on */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX_GAIN_BOOT_CAL_NOT_DONE         (123U) </span><span class="comment">/* RX gain run time calibration was</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">                                                                requested but boot time calibration</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">                                                                was not performed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LO_DIST_BOOT_CAL_NOT_DONE         (124U) </span><span class="comment">/* LO distribution run time</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">                                                            calibration was requested but boot time</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">                                                            calibration was not performed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TX_PWR_BOOT_CAL_NOT_DONE          (125U) </span><span class="comment">/* TX power run time calibration was</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">                                                                requested but boot time calibration</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">                                                                was not performed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PROG_FILTR_UNSUPPORTED_DFEMODE    (126U) </span><span class="comment">/* DFE mode is pseudo real */</span><span class="preprocessor"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define RL_RET_CODE_ADC_BITS_FULL_SCALE_REDUC_INVAL   (127U) </span><span class="comment">/* FULL_SCALE_REDUCTION_FACTOR is &gt; 0</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">                                                                for 16 bit ADC, or &gt; 2 for 14 bit</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">                                                             ADC mode or &gt; 4 for 12 bit ADC mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CAL_MON_NUM_CASC_DEV_INVALID      (128U) </span><span class="comment">/* NUM_OF_CASCADED_DEV &lt;= 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_TRIG_INVL_STOP_IN           (129U)</span><span class="comment">/* Frame stop option-4 cannot be used</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">                                                               in SW Triggered mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RF_FREQBAND_INVALID               (130U) </span><span class="comment">/* Minimum RF frequency is &lt; 200MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVAL_LOOPBACK_TYPE               (132U)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVAL_LOOPBACK_BURST_IND          (133U)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVAL_LOOPBACK_CONFIG             (134U)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DYN_CHIRP_INVAL_SEG               (135U)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DYN_PERCHIRP_PHSHFT_INVA_SEG      (136U)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVALID_CAL_CHUNK_ID              (137U)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVALID_CAL_CHUNK_DATA            (138U)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX02_RF_TURN_OFF_TIME_INVALID     (139U) </span><span class="comment">/* RX02_RF_TURN_OFF_TIME is not</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX13_RF_TURN_OFF_TIME_INVALID     (140U) </span><span class="comment">/* RX13_RF_TURN_OFF_TIME is not</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX02_BB_TURN_OFF_TIME_INVALID     (141U) </span><span class="comment">/* RX02_BB_TURN_OFF_TIME is not</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX13_BB_TURN_OFF_TIME_INVALID     (142U) </span><span class="comment">/* RX13_BB_TURN_OFF_TIME is not</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX02_RF_PREENABLE_TIME_INVALID    (143U) </span><span class="comment">/* RX02_RF_PREENABLE_TIME is not</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX13_RF_PREENABLE_TIME_INVALID    (144U) </span><span class="comment">/* RX13_RF_PREENABLE_TIME is not</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX02_BB_PREENABLE_TIME_INVALID    (145U) </span><span class="comment">/* RX02_BB_PREENABLE_TIME is not</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX13_BB_PREENABLE_TIME_INVALID    (146U) </span><span class="comment">/* RX13_BB_PREENABLE_TIME is not</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX02_RF_TURN_ON_TIME_INVALID      (147U) </span><span class="comment">/* RX02_RF_TURN_ON_TIME is not</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX13_RF_TURN_ON_TIME_INVALID      (148U) </span><span class="comment">/* RX13_RF_TURN_ON_TIME is not</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX02_BB_TURN_ON_TIME_INVALID      (149U) </span><span class="comment">/* RX02_BB_TURN_ON_TIME is not</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX13_BB_TURN_ON_TIME_INVALID      (150U) </span><span class="comment">/* RX13_BB_TURN_ON_TIME is not</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX_LO_TURN_OFF_TIME_INVALID       (151U) </span><span class="comment">/* RX_LO_TURN_OFF_TIME is not</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TX_LO_TURN_OFF_TIME_INVALID       (152U) </span><span class="comment">/* TX_LO_TURN_OFF_TIME is not</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX_LO_TURN_ON_TIME_INVALID        (153U) </span><span class="comment">/* RX_LO_TURN_ON_TIME is not</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TX_LO_TURN_ON_TIME_INVALID        (154U) </span><span class="comment">/* TX_LO_TURN_ON_TIME is not</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">                                                                within the range [-1024, 1023] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SUBFRAME_TRIGGER_INVALID          (155U) </span><span class="comment">/* Sub frame trigger option is not</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">                                                                enabled but sub frame trigger API</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">                                                                is issued or frame is configured</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">                                                                for software trigger mode and</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">                                                                sub-frame trigger API is issued */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define RL_RET_CODE_REGULAR_ADC_MODE_INVALID          (156U) </span><span class="comment">/* Regular ADC mode is issued on a</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">                                                                5 MHz part variant */</span><span class="preprocessor"></span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_ROW_SELECT_INVAL_IN         (159U) </span><span class="comment">/* Chirp row select is not with in</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">                                                                the range [0x00, 0x30] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DEVICE_NOT_ASILB_TYPE             (250U) </span><span class="comment">/* Device type is not ASILB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define RL_RET_CODE_FRAME_ONGOING                     (251U) </span><span class="comment">/* Fault injection API or Digital</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">                                                                 latent fault API is issued when</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">                                                                 frames are ongoing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_REPO_MODE                   (252U) </span><span class="comment">/* Invalid reporting mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_PROFILE_ID                  (253U) </span><span class="comment">/* Configured profile ID is not</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">                                                                 within [0,3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_PROFILE                     (254U) </span><span class="comment">/* Monitoring profile ID is not</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">                                                                 configured yet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_EXTSIG_SETLTIME             (255U) </span><span class="comment">/* Settling time is configured is</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">                                                                 more than 12us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_NO_RX_ENABLED               (256U) </span><span class="comment">/* None of the RXs are enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_TX0_NOT_ENABLED             (257U) </span><span class="comment">/* TX0 is not enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_TX1_NOT_ENABLED             (258U) </span><span class="comment">/* TX1 is not enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_TX2_NOT_ENABLED             (259U) </span><span class="comment">/* TX2 is not enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MON_INVALID_RF_BIT_MASK           (260U) </span><span class="comment">/* Invalid RF bit mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED12                        (261U)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESERVED13                        (262U)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MON_TX_EN_CHK_FAIL                (263U) </span><span class="comment">/* Monitored TX is not enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MON_RX_CH_EN_CHK_FAIL             (264U) </span><span class="comment">/* Monitored RX is not enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MON_TX_CH_PS_LB                   (265U) </span><span class="comment">/* TX selected for RX gain phase</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">                                                                 monitor is TX2 (Only TX0 or TX1 is</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">                                                                 allowed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SAT_MON_SEL                 (266U) </span><span class="comment">/* SAT_MON_SEL is not in [0, 3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SAT_MON_PRI_SLICE_DUR       (267U) </span><span class="comment">/* SAT_MON_PRIMARY_TIME_SLICE_DURATION</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">                                                                 is less than 0.64us or greater</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">                                                                 than ADC sampling time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SAT_MON_NUM_SLICES          (268U) </span><span class="comment">/* SAT_MON_NUM_SLICES is 0 or</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">                                                                 greater than 127 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SIG_IMG_SLICENUM            (269U) </span><span class="comment">/* SIG_IMG_MON_NUM_SLICES is 0 or</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">                                                                 greater than 127 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SIG_IMG_NUMSAMPPERSLICE     (270U) </span><span class="comment">/* NUM_SAMPLES_ PER_PRIMARY_TIME_SLICE</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">                                                            is odd, or less than 4 in Complex1x</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">                                                            mode or less than 8 in non-Complex1x</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">                                                            modes or greater than NUM_ADC_SAMPLES*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SYNTH_L1_LIN                (271U)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SYNTH_L2_LIN                (272U)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SYNTH_N_LIN                 (273U)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SYNTH_MON_START_TIME        (274U) </span><span class="comment">/* MONITOR_START_TIME is outside the </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">                                                                specified range. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SYNTH_MON_LIN_RAM_ADDR      (275U)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LDO_BYPASSED                      (279U) </span><span class="comment">/* LDO fault inject is requested but</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">                                                                  LDOs are bypassed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_SIG_IMG_BAND_MONTR          (280U) </span><span class="comment">/* Signal and image band monitor is</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">                                                                not supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define RL_RET_CODE_ANALOG_MONITOR_NOT_SUPPORTED      (281U)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define RL_RET_CODE_ISSUE_TO_ENABLE_CASCASE_MODE      (282U) </span><span class="comment">/* Device variant does not allow</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">                                                                cascading but API is issued to</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">                                                                enable cascading mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX_SAT_MON_NOT_SUPPORTED          (283U)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define RL_API_NRESP_ANA_MON_MODE_NOT_API_BASED       (284U) </span><span class="comment">/* Monitoring trigger API is not </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">                                                                supported in autonomous mode </span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">                                                                of operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define RL_API_NRESP_ANA_MON_TRIG_TYPE_INVALID        (285U) </span><span class="comment">/* Monitoring trigger bit masks </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">                                                                are all zeros in</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">                                                                AWR_MONITOR_TYPE_TRIG_CONF_SB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_FAIL                        (290U) </span><span class="comment">/* Monitoring chirp error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PD_PWR_LVL                        (291U) </span><span class="comment">/* Loopback power measured by PD</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">                                                                is below -40 dBm */</span><span class="preprocessor"></span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define RL_RET_CODE_ADC_PWR_LVL                       (292U) </span><span class="comment">/* ADC power is higher than 7 dBm */</span><span class="preprocessor"></span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define RL_RET_CODE_NOISE_FIG_LOW                     (293U) </span><span class="comment">/* Noise figure is less than 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PD_CDS_ON_FAIL                    (294U) </span><span class="comment">/* PD measurement with RF on is less</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">                                                                than with RF off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PGA_GAIN_FAIL                     (295U) </span><span class="comment">/* Incorrect PGA gain for monitoring*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define RL_RET_CODE_20G_MONITOR_NOT_SUPPORTED         (296U) </span><span class="comment">/* The 20G monitor is not supported </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">                                                                in single chip configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MONITOR_CONFIG_MODE_INVALID       (297U) </span><span class="comment">/* MONITOR_CONFIG_MODE is invalid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LIVE_NONLIVE_TOGETHER_INVALID     (298U) </span><span class="comment">/* Both Live and Non-live synth </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">                                                                frequency monitors are cannot be </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">                                                                enabled together. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">/* Advanced Chirp config API */</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHIRP_PARAM_IND_INVALID           (300U) </span><span class="comment">/* Invalid CHIRP_PARAM_INDEX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RESET_MODE_INVALID                (301U) </span><span class="comment">/* Invalid GLOBAL_RESET_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DEL_LUT_PAR_UPT_PER_INVALID       (303U) </span><span class="comment">/* Invalid update period </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">                                                                DELTA_PARAM_UPDATE_PERIOD or </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">                                                                LUT_PARAM_UPDATE_PERIOD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF_CHIRP_PAR_DEL_INVALID          (304U) </span><span class="comment">/* Invalid fixed delta parameter </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">                                                                SFn_CHIRP_PARAM_DELTA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DEL_LUT_RESET_PERIOD_INVALID      (305U) </span><span class="comment">/* Invalid reset period </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">                                                                DELTA_RESET_PERIOD or </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">                                                                LUT_RESET_PERIOD*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LUT_PAT_ADD_OFF_INVALID           (306U) </span><span class="comment">/* Invalid LUT address </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">                                                                LUT_PATTERN_ADDRESS_OFFSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LUT_NUM_PATTERNS_INVALID          (307U) </span><span class="comment">/* Invalid number of patterns in </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">                                                                LUT NUM_OF_PATTERNS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LUT_SF_BURST_IND_OFF_INVALID      (308U) </span><span class="comment">/* Invalid LUT index offset value </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">                                                                BURST_LUT_INDEX_OFFSET or </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">                                                                SF_LUT_INDEX_OFFSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LUT_CHIRP_PAR_SCALE_SIZE_INVALID  (309U) </span><span class="comment">/* Invalid LUT_CHIRP_PARAM_SIZE and </span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">                                                                LUT_CHIRP_PARAM_SCALE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LEGACY_API_INPUTS_INVALID         (310U) </span><span class="comment">/* Invalid legacy APIs are issued </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">                                                                when advance chirp config API is </span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">                                                                enabled or vice-versa */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define RL_RET_CODE_ALL_CHIRP_PARAMS_NOT_DEFINED      (311U) </span><span class="comment">/* All chirp parameters are not </span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">                                                                defined in advance chirp API */</span><span class="preprocessor"></span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TX_PHASE_SHIF_INT_INVALID         (312U) </span><span class="comment">/* Invalid TX phase shifter dither </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">                                                                value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define RL_RET_CODE_NUM_PATTERNS_PROGRAM_INVALID      (313U) </span><span class="comment">/* Insufficient number of </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">                                                                NUM_OF_PATTERNS programmed compared</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">                                                                to actual programmed chirps </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">                                                                (array out of bound error) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define RL_RET_CODE_NUM_CHIRPS_PROGRAM_INVALID        (315U) </span><span class="comment">/* Invalid num of chirps programmed </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">                                                                in frame config API */</span><span class="preprocessor"></span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TX_PH_SHIFT_PHASE_MASK_INVALID    (316U) </span><span class="comment">/* Invalid phase mask or at least one </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">                                                                of the phase should be enabled for </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">                                                                monitoring */</span><span class="preprocessor"></span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TX_PH_SHIFT_RX_MASK_INVALID       (317U) </span><span class="comment">/* Invalid RX mask or the RX mask is </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">                                                                not enabled in channel</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">                                                                configuration API */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/* Advanced Chirp Generic LUT Load API */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define RL_RET_CODE_NUM_BYTES_PROGRAM_INVALID         (314U) </span><span class="comment">/* Invalid num of bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TX_IND_PH_SHIFT_RESTORE_INVALID   (318U) </span><span class="comment">/* Invalid TX index in phase shifter</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">                                                                restore API */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define RL_RET_CODE_INVLD_MON_START_FREQ              (319U) </span><span class="comment">/* Invalid monitoring start </span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">                                                                frequency */</span><span class="preprocessor"></span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define RL_RET_CODE_VCO3_MONITOR_UNSUPPORTED_DEV      (320U) </span><span class="comment">/* Synth VCO3 not suppported for the</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">                                                                device issued */</span><span class="preprocessor"></span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/* ADC Config API */</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define RL_RET_CODE_RX_CHAN_EN_OOR                    (1001U)  </span><span class="comment">/* numADCBits out of Range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define RL_RET_CODE_NUM_ADC_BITS_OOR                  (1002U)  </span><span class="comment">/* rxChannelEn out of Range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define RL_RET_CODE_ADC_OUT_FMT_OOR                   (1003U)  </span><span class="comment">/* adcOutFormat out of Range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define RL_RET_CODE_IQ_SWAP_SEL_OOR                   (1004U)  </span><span class="comment">/* sampleInterleave out of</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">                                                                      Range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CHAN_INTERLEAVE_OOR               (1005U)  </span><span class="comment">/* channelInterleave out of</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">                                                                      Range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/* Data Path Config API */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DATA_INTF_SEL_OOR                 (1006U)  </span><span class="comment">/* dataIntfSel out of Range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DATA_FMT_PKT0_INVALID             (1007U)  </span><span class="comment">/* dataTransPkt0Format</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">                                                                      Unsupporetd */</span><span class="preprocessor"></span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DATA_FMT_PKT1_INVALID             (1008U)  </span><span class="comment">/* dataTransPkt1Format</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">                                                                      Unsupporetd */</span><span class="preprocessor"></span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/* Lane Enable config API */</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE_ENABLE_OOR                   (1009U)  </span><span class="comment">/* laneEnable is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE_ENABLE_INVALID               (1010U)  </span><span class="comment">/* laneEnable is not supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/* Lane Clock config API */</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE_CLK_CFG_OOR                  (1011U)  </span><span class="comment">/* laneClkCfg is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE_CLK_CFG_INVALID              (1012U)  </span><span class="comment">/* laneClkCfg is not supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define RL_RET_CODE_DATA_RATE_OOR                     (1013U)  </span><span class="comment">/* dataRate is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* LVDS config API */</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE_FMT_MAP_OOR                  (1014U)  </span><span class="comment">/* laneFmtMap is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE_PARAM_CFG_OOR                (1015U)  </span><span class="comment">/* laneParamCfg is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/* Continuous Streaming Mode API */</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CONT_STREAM_MODE_OOR              (1016U)  </span><span class="comment">/* contStreamMode is out of</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CONT_STREAM_MODE_INVALID          (1017U)  </span><span class="comment">/* contStreamMode is already</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">                                                                      in requested mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">/* CSI2 Lane Config API */</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE0_POS_POL_OOR                 (1018U)  </span><span class="comment">/* lane0 pos is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE1_POS_POL_OOR                 (1019U)  </span><span class="comment">/* lane1 pos is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE2_POS_POL_OOR                 (1020U)  </span><span class="comment">/* lane2 pos is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LANE3_POS_POL_OOR                 (1021U)  </span><span class="comment">/* lane3 pos is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define RL_RET_CODE_CLOCK_POS_OOR                     (1022U)  </span><span class="comment">/* ClockPos is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/* Frame Config Apply API */</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define RL_RET_CODE_HALF_WORDS_PER_CHIRP_OOR          (1023U)  </span><span class="comment">/* adcOutSize is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/* Advanced Frame Config API */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define RL_RET_CODE_NUM_SUBFRAMES_OOR                 (1024U)  </span><span class="comment">/* numSubFrames is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF1_TOT_NUM_CHIRPS_OOR            (1025U)  </span><span class="comment">/* totNumChirps is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF1_NUM_ADC_SAMP_OOR              (1026U)  </span><span class="comment">/* numADCSamplesInPkt is out</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">                                                                      of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF1_NUM_CHIRPS_OOR                (1027U)  </span><span class="comment">/* numChirpsInPkt is out of</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF2_TOT_NUM_CHIRPS_OOR            (1028U)  </span><span class="comment">/* totNumChirps is out of</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF2_NUM_ADC_SAMP_OOR              (1029U)  </span><span class="comment">/* numADCSamplesInPkt is out</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">                                                                      of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF2_NUM_CHIRPS_OOR                (1030U)  </span><span class="comment">/* numChirpsInPkt is out of</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF3_TOT_NUM_CHIRPS_OOR            (1031U)  </span><span class="comment">/* totNumChirps is out of</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF3_NUM_ADC_SAMP_OOR              (1032U)  </span><span class="comment">/* numADCSamplesInPkt is out of</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF3_NUM_CHIRPS_OOR                (1033U)  </span><span class="comment">/* numChirpsInPkt is out of</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF4_TOT_NUM_CHIRPS_OOR            (1034U)  </span><span class="comment">/* totNumChirps is out of</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF4_NUM_ADC_SAMP_OOR              (1035U)  </span><span class="comment">/* numADCSamplesInPkt is out of</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">                                                                      range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define RL_RET_CODE_SF4_NUM_CHIRPS_OOR                (1036U)  </span><span class="comment">/* numChirpsInPkt is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MCUCLOCK_CTRL_OOR                 (1040U)  </span><span class="comment">/* mcuClkOutEn is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define RL_RET_CODE_MCUCLOCK_SRC_OOR                  (1041U)  </span><span class="comment">/* mcuClkOutSrc is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PMICCLOCK_CTRL_OOR                (1042U)  </span><span class="comment">/* pmicClkOutEn is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PMICCLOCK_SRC_OOR                 (1043U)  </span><span class="comment">/* pmicClkOutSrc is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PMICMODE_SELECT_OOR               (1044U)  </span><span class="comment">/* modeSel is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PMICFREQ_SLOPE_OOR                (1045U)  </span><span class="comment">/* freqSlope is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define RL_RET_CODE_PMICCLK_DITHER_EN_OOR             (1046U)  </span><span class="comment">/* clkDitherEn is out of range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define RL_RET_CODE_TESTPATTERN_EN_OOR                (1047U)  </span><span class="comment">/* testPatternGenEn is out of</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">                                                                    range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define RL_RET_CODE_LFAULTTEST_UNSUPPORTED_OOR        (1048U)  </span><span class="comment">/* Data interface selected in</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">                                                                  RL_DEV_RX_DATA_PATH_CONF_SET_SB</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">                                                                  is SPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define RL_API_NRESP_LFAULTTEST_UNSUPPORTED_OOR       (1051U)  </span><span class="comment">/* Unsupported Latent Fault test</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">                                                                  selected in</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">                                                                 RL_DEV_LATENTFAULT_TEST_CONF_SB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define RL_API_NRESP_DATACONFIG_NOTDONE               (1052U)  </span><span class="comment">/* Invoking </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">                                                                 AWR_DEV_ADV_FRAME_CONFIG_APPLY_SB </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">                                                                 message without configuring </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">                                                                 data path */</span><span class="preprocessor"></span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define RL_API_NRESP_POWER_SAVE_MODE_CFG_INVALID      (1053U)  </span><span class="comment">/* Unsupported Power save mode</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">                                                                  command/trigger mode selected in</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">                                                                AWR_DEV_POWERSAVE_MODE_CONFIG_SB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define RL_DISABLE_LOGGING                    1</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* mmwavelink MACROs for Error Checks */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define RL_OSI_RET_CODE_OK                  (0)</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define RL_IF_RET_CODE_OK                   (0)</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#ifdef RL_EXTENDED_MESSAGE </span><span class="comment">/* build time MACRO to change message size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/* if mmWaveLink instance is running inside xWR1443/1642 device then Max size of packet can</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">        be (2048 -4) bytes, where 4 bytes are reserved for mailbox header */</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define RL_MAX_SIZE_MSG                     (2044U)  </span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define RL_MAX_SIZE_MSG                     (256U)  </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_NATIVE                        (0U) </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_CASCADED_1                    (1U) </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_CASCADED_2                    (2U) </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_CASCADED_3                    (4U) </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_CASCADED_4                    (8U) </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="comment">/* AWR2243/xWR6243 Device Map - Max Cascading */</span><span class="preprocessor"></span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_CASCADED_ALL                  (RL_DEVICE_MAP_CASCADED_1 |\</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">                                                     RL_DEVICE_MAP_CASCADED_2 |\</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">                                                     RL_DEVICE_MAP_CASCADED_3 |\</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">                                                     RL_DEVICE_MAP_CASCADED_4)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/* Device Index for SubSystem */</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define RL_DEVICE_INDEX_INTERNAL_BSS                (0U)    </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define RL_DEVICE_INDEX_INTERNAL_DSS_MSS            (1U)    </span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define RL_DEVICE_INDEX_INTERNAL_HOST               (2U)    </span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_INTERNAL_BSS       (RL_DEVICE_MAP_CASCADED_1) </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_INTERNAL_DSS_MSS   (RL_DEVICE_MAP_CASCADED_2) </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define RL_DEVICE_MAP_INTERNAL_HOST      (RL_DEVICE_MAP_CASCADED_3) </span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define RL_DEVICE_CONNECTED_MAX                     (4U)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#ifndef RL_CASCADE_NUM_DEVICES</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define RL_CASCADE_NUM_DEVICES               (1U)</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define RL_CRC_TYPE_16BIT_CCITT             (0U)        </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define RL_CRC_TYPE_32BIT                   (1U)        </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define RL_CRC_TYPE_64BIT_ISO               (2U)        </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define RL_CRC_TYPE_NO_CRC                  (3U)        </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define RL_PLATFORM_HOST                     (0x0U)     </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define RL_PLATFORM_MSS                      (0x1U)     </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define RL_PLATFORM_DSS                      (0x2U)     </span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define RL_AR_DEVICETYPE_12XX                (0x0U)     </span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define RL_AR_DEVICETYPE_14XX                (0x1U)     </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define RL_AR_DEVICETYPE_16XX                (0x2U)     </span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define RL_AR_DEVICETYPE_18XX                (0x3U)     </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define RL_AR_DEVICETYPE_68XX                (0x4U)     </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define RL_AR_DEVICETYPE_22XX                (0x5U)     </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define RL_DBG_LEVEL_NONE                    ((rlUInt8_t)0U)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define RL_DBG_LEVEL_DATABYTE                ((rlUInt8_t)1U)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define RL_DBG_LEVEL_ERROR                   ((rlUInt8_t)2U)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define RL_DBG_LEVEL_WARNING                 ((rlUInt8_t)3U)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define RL_DBG_LEVEL_INFO                    ((rlUInt8_t)4U)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define RL_DBG_LEVEL_DEBUG                   ((rlUInt8_t)5U)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define RL_DBG_LEVEL_VERBOSE                 ((rlUInt8_t)6U)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define RL_SENSOR_ANALOGTEST_ONE                (0U)</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define RL_SENSOR_ANALOGTEST_TWO                (1U)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define RL_SENSOR_ANALOGTEST_THREE              (2U)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define RL_SENSOR_ANALOGTEST_FOUR               (3U)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define RL_SENSOR_ANAMUX                        (4U)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define RL_SENSOR_VSENSE                        (5U)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define RL_MAX_GPADC_SENSORS                    (6U)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define RL_SWAP_32(x) (((x) &amp; 0x0000FFFFU)&lt;&lt;16U)|(((x) &amp; 0xFFFF0000U)&gt;&gt;16U);</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"> * TYPE-DEFINE STRUCT/ENUM/UNION DEFINITIONS</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">/* DesignId : MMWL_DesignId_001 */</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">/* Requirements : AUTORADAR_REQ-697, AUTORADAR_REQ-698, AUTORADAR_REQ-699, AUTORADAR_REQ-700,</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">                  AUTORADAR_REQ-701, AUTORADAR_REQ-702, AUTORADAR_REQ-703, AUTORADAR_REQ-704,</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">                  AUTORADAR_REQ-705, AUTORADAR_REQ-706, AUTORADAR_REQ-830, AUTORADAR_REQ-831,</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">                  AUTORADAR_REQ-832, AUTORADAR_REQ-888, AUTORADAR_REQ-889, AUTORADAR_REQ-890</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="keyword">typedef</span> rlInt32_t   rlReturnVal_t;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="keyword">typedef</span> rlUInt8_t   rlCrcType_t;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/* Function pointers for spawn task function and event handlers*/</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="keyword">typedef</span> void (*RL_P_OSI_SPAWN_ENTRY)(<span class="keyword">const</span> <span class="keywordtype">void</span>* pValue);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="keyword">typedef</span> void (*RL_P_EVENT_HANDLER)(rlUInt8_t deviceIndex, <span class="keywordtype">void</span>* pValue);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlComIfCbs</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;{</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-785 */</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    rlComIfHdl_t (*rlComIfOpen)(rlUInt8_t deviceIndex, rlUInt32_t flags);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-785 */</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    rlInt32_t (*rlComIfRead)(rlComIfHdl_t fd, rlUInt8_t *pBuff, rlUInt16_t len);</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="comment">/* DesignId :  */</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-785 */</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    rlInt32_t (*rlComIfWrite)(rlComIfHdl_t fd, rlUInt8_t *pBuff, rlUInt16_t len);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-785 */</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    rlInt32_t (*rlComIfClose)(rlComIfHdl_t fd);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;}<a class="code" href="structrl_com_if_cbs__t.html">rlComIfCbs_t</a>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlOsiMutexCbs</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;{</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    rlInt32_t (*rlOsiMutexCreate)(rlOsiMutexHdl_t* mutexHdl, rlInt8_t* name);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    rlInt32_t (*rlOsiMutexLock)(rlOsiMutexHdl_t* mutexHdl, rlOsiTime_t timeout);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    rlInt32_t (*rlOsiMutexUnLock)(rlOsiMutexHdl_t* mutexHdl);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    rlInt32_t (*rlOsiMutexDelete)(rlOsiMutexHdl_t* mutexHdl);</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;}<a class="code" href="structrl_osi_mutex_cbs__t.html">rlOsiMutexCbs_t</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlOsiSemCbs</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;{</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    rlInt32_t (*rlOsiSemCreate)(rlOsiSemHdl_t* semHdl, rlInt8_t* name);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    rlInt32_t (*rlOsiSemWait)(rlOsiSemHdl_t* semHdl, rlOsiTime_t timeout);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    rlInt32_t (*rlOsiSemSignal)(rlOsiSemHdl_t* semHdl);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    rlInt32_t (*rlOsiSemDelete)(rlOsiSemHdl_t* semHdl);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;}<a class="code" href="structrl_osi_sem_cbs__t.html">rlOsiSemCbs_t</a>;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlOsiMsgQCbs</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;{</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-784 */</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    rlInt32_t (*rlOsiSpawn)(RL_P_OSI_SPAWN_ENTRY pEntry, <span class="keyword">const</span> <span class="keywordtype">void</span>* pValue, rlUInt32_t flags);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;}<a class="code" href="structrl_osi_msg_q_cbs__t.html">rlOsiMsgQCbs_t</a>;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlOsiCbs</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;{</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <a class="code" href="structrl_osi_mutex_cbs__t.html">rlOsiMutexCbs_t</a> mutex;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <a class="code" href="structrl_osi_sem_cbs__t.html">rlOsiSemCbs_t</a> sem;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <a class="code" href="structrl_osi_msg_q_cbs__t.html">rlOsiMsgQCbs_t</a> queue;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;}<a class="code" href="structrl_osi_cbs__t.html">rlOsiCbs_t</a>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlEventCbs</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;{</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-783 */</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    void (*rlAsyncEvent)(rlUInt8_t devIndex, rlUInt16_t subId, rlUInt16_t subLen,</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                                                                rlUInt8_t *payload);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;}<a class="code" href="structrl_event_cbs__t.html">rlEventCbs_t</a>;</div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="structrl_event_cbs__t.html#a94b8aad8e982719bb18be979028f8a2d"> 1339</a></span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTimerCbs</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;{</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    rlInt32_t (*rlDelay)(rlUInt32_t delay);</div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="structrl_timer_cbs__t.html"> 1346</a></span>&#160;}<a class="code" href="structrl_timer_cbs__t.html">rlTimerCbs_t</a>;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlCmdParserCbs</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;{</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    rlInt32_t (*rlCmdParser)(rlUInt8_t rxMsgClass, rlInt32_t inVal);</div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="structrl_cmd_parser_cbs__t.html"> 1354</a></span>&#160;    rlInt32_t (*rlPostCnysStep)(rlUInt8_t devIndex);</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;}<a class="code" href="structrl_cmd_parser_cbs__t.html">rlCmdParserCbs_t</a>;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlCrcCbs</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;{</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="comment">/* DesignId :  */</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="comment">/* Requirements :  */</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    rlInt32_t (*rlComputeCRC)(rlUInt8_t* data, rlUInt32_t dataLen, rlUInt8_t crcType,</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                              rlUInt8_t* crc);</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;}<a class="code" href="structrl_crc_cbs__t.html">rlCrcCbs_t</a>;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDeviceCtrlCbs</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;{</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-786 */</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    rlInt32_t (*rlDeviceEnable)(rlUInt8_t deviceIndex);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-786 */</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    rlInt32_t (*rlDeviceDisable)(rlUInt8_t deviceIndex);</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-787 */</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    void (*rlDeviceMaskHostIrq)(rlComIfHdl_t fd);</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-787 */</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    void (*rlDeviceUnMaskHostIrq)(rlComIfHdl_t fd);</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="comment">/* DesignId :MMWL_DesignId_004  */</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-787 */</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    rlInt32_t (*rlDeviceWaitIrqStatus)(rlComIfHdl_t fd, rlUInt8_t highLow);</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_004 */</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-787 */</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    rlUInt16_t (*rlCommIfAssertIrq)(rlUInt8_t highLow);</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="comment">/* DesignId : MMWL_DesignId_026 */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <span class="comment">/* Requirements : AUTORADAR_REQ-777 */</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    rlInt32_t (*rlRegisterInterruptHandler)(rlUInt8_t deviceIndex,</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;                                            RL_P_EVENT_HANDLER pHandler, <span class="keywordtype">void</span>* pValue);</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;}<a class="code" href="structrl_device_ctrl_cbs__t.html">rlDeviceCtrlCbs_t</a>;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="keyword">typedef</span> rlInt32_t (*rlPrintFptr)(<span class="keyword">const</span> rlInt8_t* format, ...);</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDbgCb</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;{</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <span class="comment">/* DesignId :  */</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="comment">/* Requirements :  */</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    rlPrintFptr rlPrint;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    rlUInt8_t   dbgLevel;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;}<a class="code" href="structrl_dbg_cb__t.html">rlDbgCb_t</a>;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlClientCbs</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;{</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    <a class="code" href="structrl_com_if_cbs__t.html">rlComIfCbs_t</a>       comIfCb;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    <a class="code" href="structrl_osi_cbs__t.html">rlOsiCbs_t</a>         osiCb;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <a class="code" href="structrl_event_cbs__t.html">rlEventCbs_t</a>       eventCb;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <a class="code" href="structrl_device_ctrl_cbs__t.html">rlDeviceCtrlCbs_t</a>  devCtrlCb;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <a class="code" href="structrl_timer_cbs__t.html">rlTimerCbs_t</a>       timerCb;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <a class="code" href="structrl_cmd_parser_cbs__t.html">rlCmdParserCbs_t</a>   cmdParserCb;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <a class="code" href="structrl_crc_cbs__t.html">rlCrcCbs_t</a>         crcCb;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    rlCrcType_t        crcType;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    rlUInt32_t         ackTimeout;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    rlUInt8_t          platform;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    rlUInt8_t          arDevType;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    <a class="code" href="structrl_dbg_cb__t.html">rlDbgCb_t</a>          dbgCb;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;}<a class="code" href="structrl_client_cbs__t.html">rlClientCbs_t</a>;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">/* Sub block ID: 0x5000, ICD API: AWR_AE_DEV_MSSPOWERUPDONE_SB */</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlInitComplete</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;{</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    rlUInt32_t powerUpTime;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    rlUInt32_t powerUpStatus1;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    rlUInt32_t powerUpStatus2;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    rlUInt32_t bootTestStatus1;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    rlUInt32_t bootTestStatus2;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;}<a class="code" href="structrl_init_complete__t.html">rlInitComplete_t</a>;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160; <span class="comment">/* Sub block ID: 0x5001, ICD API: AWR_AE_DEV_RFPOWERUPDONE_SB */</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlStartComplete</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;{</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    rlUInt32_t status;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    rlUInt32_t powerUpTime;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    rlUInt32_t reserved0;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    rlUInt32_t reserved1;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}<a class="code" href="structrl_start_complete__t.html">rlStartComplete_t</a>;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="structrl_start_complete__t.html#aa5d377d44f76a434eda48ffd675daadd"> 1765</a></span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160; <span class="comment">/* Sub block ID: 0x5003, ICD API: AWR_AE_MSS_ESMFAULT_STATUS_SB */</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMssEsmFault</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;{</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    rlUInt32_t esmGrp1Err;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    rlUInt32_t esmGrp2Err;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    rlUInt32_t reserved0;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    rlUInt32_t reserved1;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;}<a class="code" href="structrl_mss_esm_fault__t.html">rlMssEsmFault_t</a>;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160; <span class="comment">/* Sub block ID: 0x5005, ICD API: AWR_AE_MSS_BOOTERRORSTATUS_SB */</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMssBootErrStatus</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;{</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;    rlUInt32_t powerUpTime;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    rlUInt32_t powerUpStatus1;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    rlUInt32_t powerUpStatus2;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    rlUInt32_t bootTestStatus1;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    rlUInt32_t bootTestStatus2;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;}<a class="code" href="structrl_mss_boot_err_status__t.html">rlMssBootErrStatus_t</a>;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160; <span class="comment">/* Sub block ID: 0x5006, ICD API: AWR_AE_MSS_LATENTFAULT_TESTREPORT_SB */</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMssLatentFaultReport</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;{</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    rlUInt32_t testStatusFlg1;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    rlUInt32_t testStatusFlg2;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    rlUInt32_t reserved;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;}<a class="code" href="structrl_mss_latent_fault_report__t.html">rlMssLatentFaultReport_t</a>;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="structrl_mss_latent_fault_report__t.html#a19a08adaf60238106d4738bf15e13863"> 2041</a></span>&#160;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160; <span class="comment">/* Sub block ID: 0x5007, ICD API: AWR_AE_MSS_PERIODICTEST_STATUS_SB */</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMssPeriodicTestStatus</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;{</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    rlUInt32_t testStatusFlg;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;    rlUInt32_t reserved;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;}<a class="code" href="structrl_mss_periodic_test_status__t.html">rlMssPeriodicTestStatus_t</a>;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="structrl_mss_periodic_test_status__t.html#a31a854c12000a15d8ff2b5320196fe83"> 2063</a></span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160; <span class="comment">/* Sub block ID: 0x5008, ICD API: AWR_AE_MSS_RFERROR_STATUS_SB */</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMssRfErrStatus</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;{</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    rlUInt32_t errStatusFlg;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    rlUInt32_t reserved;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;}<a class="code" href="structrl_mss_rf_err_status__t.html">rlMssRfErrStatus_t</a>;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160; <span class="comment">/* Sub block ID: 0x1003, ICD API: AWR_AE_RF_ESMFAULT_SB */</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlBssEsmFault</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;{</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    rlUInt32_t esmGrp1Err;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    rlUInt32_t esmGrp2Err;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;}<a class="code" href="structrl_bss_esm_fault__t.html">rlBssEsmFault_t</a>;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">/* Sub block ID: 0x1004, ICD API: AWR_AE_RF_INITCALIBSTATUS_SB */</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfInitComplete</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;{</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    rlUInt32_t calibStatus;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    rlUInt32_t calibUpdate;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;    rlUInt16_t temperature;</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    rlUInt16_t reserved0;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    rlUInt32_t reserved1;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;}<a class="code" href="structrl_rf_init_complete__t.html">rlRfInitComplete_t</a>;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160; <span class="comment">/* Sub block ID: 0x1012, ICD API: AWR_RUN_TIME_CALIB_SUMMARY_REPORT_AE_SB */</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfRunTimeCalibReport</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;{</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    rlUInt32_t calibErrorFlag;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    rlUInt32_t calibUpdateStatus;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;    rlInt16_t  temperature;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;    rlUInt16_t reserved0;</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    rlUInt32_t reserved1;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;}<a class="code" href="structrl_rf_run_time_calib_report__t.html">rlRfRunTimeCalibReport_t</a>;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">/* Sub block ID: 0x100A, ICD API: AWR_AE_RF_MONITOR_TYPE_TRIGGER_DONE_SB */</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonTypeTrigDoneStatus</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;{</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="structrl_mon_type_trig_done_status__t.html"> 2289</a></span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    rlUInt8_t monTrigTypeDone;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    rlUInt8_t monTrigTypeDone;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    rlUInt32_t reserved2;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;}<a class="code" href="structrl_mon_type_trig_done_status__t.html">rlMonTypeTrigDoneStatus_t</a>;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfApllCalDone</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;{</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    rlUInt16_t  apllClCalStatus;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;    rlUInt16_t  cccTolerance;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    rlUInt16_t  cccCount0;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    rlUInt16_t  measFreqCount;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    rlUInt32_t  cccCount1;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;}<a class="code" href="structrl_rf_apll_cal_done__t.html">rlRfApllCalDone_t</a>;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160; <span class="comment">/* Sub block ID: 0x1002, ICD API: AWR_AE_RF_CPUFAULT_SB */</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160; <span class="comment">/* Sub block ID: 0x5002, ICD API: AWR_AE_MSS_CPUFAULT_SB */</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlCpuFault</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;{</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="structrl_cpu_fault__t.html"> 2369</a></span>&#160;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    rlUInt8_t faultType;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;    rlUInt8_t errorCode;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    rlUInt8_t errorCode;</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    rlUInt8_t faultType;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    rlUInt16_t lineNum;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;    rlUInt32_t faultLR;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    rlUInt32_t faultPrevLR;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;    rlUInt32_t faultSpsr;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    rlUInt32_t faultSp;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    rlUInt32_t faultAddr;</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    rlUInt16_t faultErrStatus;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    rlUInt8_t faultErrSrc;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    rlUInt8_t faultAxiErrType;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    rlUInt8_t faultAccType;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    rlUInt8_t faultRecovType;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    rlUInt8_t faultAxiErrType;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    rlUInt8_t faultErrSrc;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;    rlUInt8_t faultRecovType;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;    rlUInt8_t faultAccType;</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;}<a class="code" href="structrl_cpu_fault__t.html">rlCpuFault_t</a>;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlFwVersionParam</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;{</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="structrl_fw_version_param__t.html"> 2548</a></span>&#160;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;    rlUInt8_t hwVarient;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    rlUInt8_t hwMajor;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    rlUInt8_t hwMinor;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    rlUInt8_t fwMajor;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;    rlUInt8_t fwMinor;</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;    rlUInt8_t fwBuild;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    rlUInt8_t fwDebug;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    rlUInt8_t fwYear;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;    rlUInt8_t fwMonth;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    rlUInt8_t fwDay;</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;    rlUInt8_t patchMajor;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    rlUInt8_t patchMinor;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    rlUInt8_t patchYear;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    rlUInt8_t patchMonth;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;    rlUInt8_t patchDay;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;    rlUInt8_t patchBuildDebug;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    rlUInt8_t hwMajor;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;    rlUInt8_t hwVarient;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    rlUInt8_t fwMajor;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;    rlUInt8_t hwMinor;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    rlUInt8_t fwBuild;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;    rlUInt8_t fwMinor;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    rlUInt8_t fwYear;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;    rlUInt8_t fwDebug;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;    rlUInt8_t fwDay;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    rlUInt8_t fwMonth;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    rlUInt8_t patchMinor;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    rlUInt8_t patchMajor;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    rlUInt8_t patchMonth;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;    rlUInt8_t patchYear;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    rlUInt8_t patchBuildDebug;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;    rlUInt8_t patchDay;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;}<a class="code" href="structrl_fw_version_param__t.html">rlFwVersionParam_t</a>;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlSwVersionParam</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;{</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="structrl_sw_version_param__t.html"> 2690</a></span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    rlUInt8_t major;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;    rlUInt8_t minor;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;    rlUInt8_t build;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    rlUInt8_t debug;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;    rlUInt8_t year;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    rlUInt8_t month;</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    rlUInt8_t day;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    rlUInt8_t reserved;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    rlUInt8_t minor;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;    rlUInt8_t major;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    rlUInt8_t debug;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    rlUInt8_t build;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    rlUInt8_t month;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    rlUInt8_t year;</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    rlUInt8_t reserved;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    rlUInt8_t day;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;}<a class="code" href="structrl_sw_version_param__t.html">rlSwVersionParam_t</a>;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlVersion</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;{</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    <a class="code" href="structrl_fw_version_param__t.html">rlFwVersionParam_t</a> master;</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;    <a class="code" href="structrl_fw_version_param__t.html">rlFwVersionParam_t</a> rf;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;    <a class="code" href="structrl_sw_version_param__t.html">rlSwVersionParam_t</a> mmWaveLink;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;}<a class="code" href="structrl_version__t.html">rlVersion_t</a>;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlGpAdcData</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;{</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    rlUInt16_t min;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    rlUInt16_t max;</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    rlUInt16_t avg;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;} <a class="code" href="structrl_gp_adc_data__t.html">rlGpAdcData_t</a>;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">/* Sub block ID: 0x100C, ICD API: AWR_AE_RF_GPADC_RESULT_DATA_SB */</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRecvdGpAdcData</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;{</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <a class="code" href="structrl_gp_adc_data__t.html">rlGpAdcData_t</a> sensor[RL_MAX_GPADC_SENSORS];</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    rlUInt16_t   reserved0[4U];</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;    rlUInt32_t   reserved1[7U];</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;} <a class="code" href="structrl_recvd_gp_adc_data__t.html">rlRecvdGpAdcData_t</a>;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">/* Sub block ID: 0x1010, ICD API: AWR_ANALOGFAULT_AE_SB */</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAnalogFaultReportData</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;{</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="structrl_analog_fault_report_data__t.html"> 2823</a></span>&#160;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;    rlUInt8_t   faultType;</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    rlUInt8_t   reserved0;</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;    rlUInt8_t   reserved0;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;    rlUInt8_t   faultType;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;    rlUInt16_t  reserved1;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    rlUInt32_t  faultSig;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;    rlUInt32_t  reserved2;</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;} <a class="code" href="structrl_analog_fault_report_data__t.html">rlAnalogFaultReportData_t</a>;</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">/* Sub block ID: 0x1011, ICD API: AWR_CAL_MON_TIMING_FAIL_REPORT_AE_SB */</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlCalMonTimingErrorReportData</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;{</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    rlUInt16_t timingFailCode;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    rlUInt16_t reserved;</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;}<a class="code" href="structrl_cal_mon_timing_error_report_data__t.html">rlCalMonTimingErrorReportData_t</a>;</div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="structrl_cal_mon_timing_error_report_data__t.html#adfa2e7d95558190108e390eae93665e4"> 2892</a></span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">/* Sub block ID: 0x1013, ICD API: AWR_MONITOR_RF_DIG_LATENTFAULT_REPORT_AE_SB */</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDigLatentFaultReportData</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;{</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;    rlUInt32_t digMonLatentFault;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;}<a class="code" href="structrl_dig_latent_fault_report_data__t.html">rlDigLatentFaultReportData_t</a>;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment">/* Sub block ID: 0x1015, ICD API: AWR_MONITOR_REPORT_HEADER_AE_SB */</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonReportHdrData</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;{</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;    rlUInt32_t fttiCount;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;    rlUInt16_t avgTemp;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;    rlUInt16_t reserved0;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;    rlUInt32_t reserved1;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;}<a class="code" href="structrl_mon_report_hdr_data__t.html">rlMonReportHdrData_t</a>;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">/* Sub block ID: 0x1016, ICD API: AWR_MONITOR_RF_DIG_PERIODIC_REPORT_AE_SB */</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDigPeriodicReportData</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;{</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    rlUInt32_t digMonPeriodicStatus;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;}<a class="code" href="structrl_dig_periodic_report_data__t.html">rlDigPeriodicReportData_t</a>;</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">/* Sub block ID: 0x1017, ICD API: AWR_MONITOR_TEMPERATURE_REPORT_AE_SB */</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonTempReportData</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;{</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    rlInt16_t tempValues[10U];</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;    rlUInt32_t reserved;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;}<a class="code" href="structrl_mon_temp_report_data__t.html">rlMonTempReportData_t</a>;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">/* Sub block ID: 0x1018, ICD API: AWR_MONITOR_RX_GAIN_PHASE_REPORT_AE_SB */</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonRxGainPhRep</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;{</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    rlUInt8_t loopbackPowerRF1;</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    rlUInt8_t loopbackPowerRF2;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;    rlUInt8_t loopbackPowerRF3;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    rlUInt8_t loopbackPowerRF1;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;    rlUInt8_t loopbackPowerRF3;</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;    rlUInt8_t loopbackPowerRF2;</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;    rlUInt16_t rxGainVal[12U];</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;    rlUInt16_t rxPhaseVal[12U];</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    rlUInt32_t rxNoisePower1;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    rlUInt32_t rxNoisePower2;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;}<a class="code" href="structrl_mon_rx_gain_ph_rep__t.html">rlMonRxGainPhRep_t</a>;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">/* Sub block ID: 0x1019, ICD API: AWR_MONITOR_RX_NOISE_FIGURE_REPORT_AE_SB */</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonRxNoiseFigRep</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;{</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;    rlUInt16_t rxNoiseFigVal[12U];</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;    rlUInt32_t reserved2;</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;    rlUInt32_t reserved3;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;    rlUInt32_t reserved4;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;}<a class="code" href="structrl_mon_rx_noise_fig_rep__t.html">rlMonRxNoiseFigRep_t</a>;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="comment">/* Sub block ID: 0x101A, ICD API: AWR_MONITOR_RX_IFSTAGE_REPORT_AE_SB */</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonRxIfStageRep</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;{</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;    rlInt16_t lpfCutOffBandEdgeDroopValRx0;</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;    rlInt8_t hpfCutOffFreqEr[8U];</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;    rlInt8_t lpfCutOffStopBandAtten[8U];</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;    rlInt8_t rxIfaGainErVal[8U];</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;    rlInt8_t ifGainExp;</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;    rlUInt8_t reserved2;</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;    rlInt8_t lpfCutOffBandEdgeDroopValRx[6U];</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;    rlInt8_t hpfCutOffFreqEr[8U];</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;    rlInt8_t lpfCutOffStopBandAtten[8U];</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;    rlInt8_t rxIfaGainErVal[8U];</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;    rlUInt8_t reserved2;</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;    rlInt8_t ifGainExp;</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;    rlInt8_t lpfCutOffBandEdgeDroopValRx[6U];</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;}<a class="code" href="structrl_mon_rx_if_stage_rep__t.html">rlMonRxIfStageRep_t</a>;</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">/* Sub block ID: 0x101B, ICD API: AWR_MONITOR_TX0_POWER_REPORT_AE_SB */</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">/* Sub block ID: 0x101C, ICD API: AWR_MONITOR_TX1_POWER_REPORT_AE_SB */</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment">/* Sub block ID: 0x101D, ICD API: AWR_MONITOR_TX2_POWER_REPORT_AE_SB */</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonTxPowRep</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;{</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;    rlInt16_t txPowVal[3U];</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;    rlUInt16_t reserved2;</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;}<a class="code" href="structrl_mon_tx_pow_rep__t.html">rlMonTxPowRep_t</a>;</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/* Sub block ID: 0x101E, ICD API: AWR_MONITOR_TX0_BALLBREAK_REPORT_AE_SB */</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment">/* Sub block ID: 0x101F, ICD API: AWR_MONITOR_TX1_BALLBREAK_REPORT_AE_SB */</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">/* Sub block ID: 0x1020, ICD API: AWR_MONITOR_TX2_BALLBREAK_REPORT_AE_SB */</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonTxBallBreakRep</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;{</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;    rlInt16_t txReflCoefVal;</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;    rlUInt16_t reserved0;</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;    rlUInt32_t reserved1;</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;}<a class="code" href="structrl_mon_tx_ball_break_rep__t.html">rlMonTxBallBreakRep_t</a>;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="comment">/* Sub block ID: 0x1021, ICD API: AWR_MONITOR_TX_GAIN_PHASE_MISMATCH_REPORT_AE_SB */</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonTxGainPhaMisRep</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;{</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;    rlUInt8_t noisePower00;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;    rlUInt8_t noisePower01;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;    rlUInt8_t noisePower02;</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;    rlUInt8_t noisePower00;</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;    rlUInt8_t noisePower02;</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;    rlUInt8_t noisePower01;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;    rlInt16_t txGainVal[9U];</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;    rlUInt16_t txPhaVal[9U];</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;    rlUInt8_t noisePower10;</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;    rlUInt8_t noisePower11;</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;    rlUInt8_t noisePower12;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;    rlUInt8_t noisePower20;</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    rlUInt8_t noisePower21;</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;    rlUInt8_t noisePower22;</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;    rlUInt8_t reserved1;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;    rlUInt8_t noisePower11;</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;    rlUInt8_t noisePower10;</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;    rlUInt8_t noisePower20;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;    rlUInt8_t noisePower12;</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;    rlUInt8_t noisePower22;</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;    rlUInt8_t noisePower21;</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;    rlUInt8_t reserved1;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;}<a class="code" href="structrl_mon_tx_gain_pha_mis_rep__t.html">rlMonTxGainPhaMisRep_t</a>;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="comment">/* Sub block ID: 0x1022, ICD API: AWR_MONITOR_TX0_PHASE_SHIFTER_REPORT_AE_SB */</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment">/* Sub block ID: 0x1023, ICD API: AWR_MONITOR_TX1_PHASE_SHIFTER_REPORT_AE_SB */</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="comment">/* Sub block ID: 0x1024, ICD API: AWR_MONITOR_TX2_PHASE_SHIFTER_REPORT_AE_SB */</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonTxPhShiftRep</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;{</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;    rlUInt16_t phaseShifterMonVal1;</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;    rlUInt16_t phaseShifterMonVal2;</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;    rlUInt16_t phaseShifterMonVal3;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;    rlUInt16_t phaseShifterMonVal4;</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;    rlInt16_t txPsAmplitudeVal1;</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;    rlInt16_t txPsAmplitudeVal2;</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;    rlInt16_t txPsAmplitudeVal3;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;    rlInt16_t txPsAmplitudeVal4;</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;    rlInt8_t txPsNoiseVal1;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;    rlInt8_t txPsNoiseVal2;</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;    rlInt8_t txPsNoiseVal3;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;    rlInt8_t txPsNoiseVal4;</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;    rlInt8_t txPsNoiseVal2;</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;    rlInt8_t txPsNoiseVal1;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;    rlInt8_t txPsNoiseVal4;</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;    rlInt8_t txPsNoiseVal3;</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;    rlUInt32_t reserved2;</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;    rlUInt32_t reserved3;</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;}<a class="code" href="structrl_mon_tx_ph_shift_rep__t.html">rlMonTxPhShiftRep_t</a>;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="comment">/* Sub block ID: 0x1025, ICD API: AWR_MONITOR_SYNTHESIZER_FREQUENCY_REPORT_AE_SB */</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonSynthFreqRep</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;{</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;    rlInt32_t maxFreqErVal;</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;    rlUInt32_t freqFailCnt;</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;    rlUInt32_t reserved2;</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;    rlUInt32_t reserved3;</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;}<a class="code" href="structrl_mon_synth_freq_rep__t.html">rlMonSynthFreqRep_t</a>;</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="comment">/* Sub block ID: 0x1026, ICD API: AWR_MONITOR_EXTERNAL_ANALOG_SIGNALS_REPORT_AE_SB */</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonExtAnaSigRep</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;{</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;    rlInt16_t extAnaSigVal[6U];</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;    rlUInt32_t reserved;</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;}<a class="code" href="structrl_mon_ext_ana_sig_rep__t.html">rlMonExtAnaSigRep_t</a>;</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment">/* Sub block ID: 0x1027, ICD API: AWR_MONITOR_TX0_INTERNAL_ANALOG_SIGNALS_REPORT_AE_SB */</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="comment">/* Sub block ID: 0x1028, ICD API: AWR_MONITOR_TX1_INTERNAL_ANALOG_SIGNALS_REPORT_AE_SB */</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">/* Sub block ID: 0x1029, ICD API: AWR_MONITOR_TX2_INTERNAL_ANALOG_SIGNALS_REPORT_AE_SB */</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonTxIntAnaSigRep</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;{</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;    rlUInt8_t phShiftDacIdeltaMin;</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;     rlUInt8_t phShiftDacQdeltaMin;</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;     rlUInt8_t phShiftDacQdeltaMin;</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;    rlUInt8_t phShiftDacIdeltaMin;</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;}<a class="code" href="structrl_mon_tx_int_ana_sig_rep__t.html">rlMonTxIntAnaSigRep_t</a>;</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;</div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">/* Sub block ID: 0x102A, ICD API: AWR_MONITOR_RX_INTERNAL_ANALOG_SIGNALS_REPORT_AE_SB */</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonRxIntAnaSigRep</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;{</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;}<a class="code" href="structrl_mon_rx_int_ana_sig_rep__t.html">rlMonRxIntAnaSigRep_t</a>;</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">/* Sub block ID: 0x102B, ICD API: AWR_MONITOR_PMCLKLO_INTERNAL_ANALOG_SIGNALS_REPORT_AE_SB */</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonPmclkloIntAnaSigRep</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;{</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;    rlInt8_t sync20GPower;</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;    rlInt8_t sync20GPower;</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;    rlUInt16_t reserved;</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;}<a class="code" href="structrl_mon_pmclklo_int_ana_sig_rep__t.html">rlMonPmclkloIntAnaSigRep_t</a>;</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/* Sub block ID: 0x102C, ICD API: AWR_MONITOR_GPADC_INTERNAL_ANALOG_SIGNALS_REPORT_AE_SB */</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonGpadcIntAnaSigRep</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;{</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;    rlInt16_t gpadcRef1Val;</div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;    rlUInt16_t gpadcRef2Val;</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;    rlUInt32_t reserved;</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;}<a class="code" href="structrl_mon_gpadc_int_ana_sig_rep__t.html">rlMonGpadcIntAnaSigRep_t</a>;</div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment">/* Sub block ID: 0x102D, ICD API: AWR_MONITOR_PLL_CONTROL_VOLTAGE_REPORT_AE_SB */</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonPllConVoltRep</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;{</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;    rlInt16_t pllContVoltVal[8U];</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;    rlInt16_t pllContVoltVal2[2U];</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;}<a class="code" href="structrl_mon_pll_con_volt_rep__t.html">rlMonPllConVoltRep_t</a>;</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;</div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="comment">/* Sub block ID: 0x102E, ICD API: AWR_MONITOR_DUAL_CLOCK_COMP_REPORT_AE_SB */</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonDccClkFreqRep</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;{</div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;    rlUInt16_t freqMeasVal[8U];</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;    rlUInt32_t reserved;</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;}<a class="code" href="structrl_mon_dcc_clk_freq_rep__t.html">rlMonDccClkFreqRep_t</a>;</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="structrl_mon_dcc_clk_freq_rep__t.html#ade39d274c595838dd5da89787bb704cf"> 4519</a></span>&#160;</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="comment">/* Sub block ID: 0x1031, ICD API: AWR_MONITOR_RX_MIXER_IN_POWER_REPORT_AE_SB */</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonRxMixrInPwrRep</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;{</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="structrl_mon_rx_mixr_in_pwr_rep__t.html#ab38b533f0ceb036c1598ebf1b888c764"> 4547</a></span>&#160;</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;    rlUInt8_t profIndex;</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;     rlUInt32_t rxMixInVolt;</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;    rlUInt32_t reserved2;</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;}<a class="code" href="structrl_mon_rx_mixr_in_pwr_rep__t.html">rlMonRxMixrInPwrRep_t</a>;</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">/* Sub block ID: 0x1033, ICD API: AWR_MONITOR_SYNTHESIZER_FREQUENCY_NONLIVE_REPORT_AE_SB */</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonSynthFreqNonLiveRep</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;{</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;    rlUInt16_t statusFlags;</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;    rlUInt16_t errorCode;</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="structrl_mon_synth_freq_non_live_rep__t.html#aae5a8a7a1cba0ce71535c5a3ba5c143b"> 4619</a></span>&#160;</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;    rlUInt8_t profIndex0;</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;    rlUInt8_t profIndex0;</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;    rlUInt16_t reserved1;</div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;    rlInt32_t maxFreqErVal0;</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;    rlUInt32_t freqFailCnt0;</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;    rlUInt32_t maxFreqFailTime0;</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;    rlUInt32_t reserved2;</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;    </div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="structrl_mon_synth_freq_non_live_rep__t.html#a2e3ae731f51ff4d1b64eb35e046edaae"> 4671</a></span>&#160;</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;    rlUInt8_t profIndex1;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;    rlUInt8_t reserved3;</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;    rlUInt8_t reserved3;</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;    rlUInt8_t profIndex1;</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;    rlUInt16_t reserved4;</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;    rlInt32_t maxFreqErVal1;</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;    rlUInt32_t freqFailCnt1;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;    rlUInt32_t maxFreqFailTime1;</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;    rlUInt32_t reserved5;</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;    </div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;    rlUInt32_t timeStamp;</div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;}<a class="code" href="structrl_mon_synth_freq_non_live_rep__t.html">rlMonSynthFreqNonLiveRep_t</a>;</div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160; <span class="comment">/* Sub block ID: 0x500C, ICD API: AWR_AE_MSS_POWER_SAVE_TRANSITION_DONE_SB */</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMssPwrSaveTransitionDone</div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;{</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;    rlUInt32_t reserved[4U];</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;}<a class="code" href="structrl_mss_pwr_save_transition_done__t.html">rlMssPwrSaveTransitionDone_t</a>;</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMmwlErrorStatus</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;{</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;    rlInt32_t errorVal;</div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="structrl_mmwl_error_status__t.html"> 4755</a></span>&#160;}<a class="code" href="structrl_mmwl_error_status__t.html">rlMmwlErrorStatus_t</a>;</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/include/rl_device.h&gt;</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/include/rl_sensor.h&gt;</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/include/rl_monitoring.h&gt;</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/include/rl_protocol.h&gt;</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/include/rl_messages.h&gt;</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;</div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment"> * FUNCTION PROTOTYPES</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;}</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment"> * END OF MMWAVELINK_H</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;</div><div class="ttc" id="structrl_mon_dcc_clk_freq_rep__t_html"><div class="ttname"><a href="structrl_mon_dcc_clk_freq_rep__t.html">rlMonDccClkFreqRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing information about the relat...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04477">mmwavelink.h:4477</a></div></div>
<div class="ttc" id="structrl_rf_run_time_calib_report__t_html"><div class="ttname"><a href="structrl_rf_run_time_calib_report__t.html">rlRfRunTimeCalibReport_t</a></div><div class="ttdoc">mmWaveLink RF Run time calibration report for event RL_RF_AE_RUN_TIME_CALIB_REPORT_SB</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02226">mmwavelink.h:2226</a></div></div>
<div class="ttc" id="structrl_dig_periodic_report_data__t_html"><div class="ttname"><a href="structrl_dig_periodic_report_data__t.html">rlDigPeriodicReportData_t</a></div><div class="ttdoc">This async event is sent periodically to indicate the status of periodic digital monitoring tests....</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02967">mmwavelink.h:2967</a></div></div>
<div class="ttc" id="structrl_client_cbs__t_html"><div class="ttname"><a href="structrl_client_cbs__t.html">rlClientCbs_t</a></div><div class="ttdoc">mmWaveLink client callback structure</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01530">mmwavelink.h:1530</a></div></div>
<div class="ttc" id="structrl_mon_rx_noise_fig_rep__t_html"><div class="ttname"><a href="structrl_mon_rx_noise_fig_rep__t.html">rlMonRxNoiseFigRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing the measured RX noise figur...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l03262">mmwavelink.h:3262</a></div></div>
<div class="ttc" id="structrl_rf_init_complete__t_html"><div class="ttname"><a href="structrl_rf_init_complete__t.html">rlRfInitComplete_t</a></div><div class="ttdoc">mmWaveLink RF Init Complete data structure for event RL_RF_AE_INITCALIBSTATUS_SB</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02171">mmwavelink.h:2171</a></div></div>
<div class="ttc" id="structrl_recvd_gp_adc_data__t_html"><div class="ttname"><a href="structrl_recvd_gp_adc_data__t.html">rlRecvdGpAdcData_t</a></div><div class="ttdoc">Sensors GPADC measurement data for event RL_RF_AE_GPADC_MEAS_DATA_SB.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02803">mmwavelink.h:2803</a></div></div>
<div class="ttc" id="structrl_bss_esm_fault__t_html"><div class="ttname"><a href="structrl_bss_esm_fault__t.html">rlBssEsmFault_t</a></div><div class="ttdoc">Structure to hold the BSS ESM Fault data strucutre for event RL_RF_AE_ESMFAULT_SB.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02099">mmwavelink.h:2099</a></div></div>
<div class="ttc" id="structrl_fw_version_param__t_html"><div class="ttname"><a href="structrl_fw_version_param__t.html">rlFwVersionParam_t</a></div><div class="ttdoc">mmWaveLink firmware version structure</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02548">mmwavelink.h:2548</a></div></div>
<div class="ttc" id="structrl_mss_latent_fault_report__t_html"><div class="ttname"><a href="structrl_mss_latent_fault_report__t.html">rlMssLatentFaultReport_t</a></div><div class="ttdoc">Structure to hold the test status report of the latent fault tests data strucutre for event RL_DEV_AE...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01988">mmwavelink.h:1988</a></div></div>
<div class="ttc" id="structrl_mon_type_trig_done_status__t_html"><div class="ttname"><a href="structrl_mon_type_trig_done_status__t.html">rlMonTypeTrigDoneStatus_t</a></div><div class="ttdoc">mmWaveLink Report for event RL_RF_AE_MONITOR_TYPE_TRIGGER_DONE_SB. The triggered monitor types are do...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02289">mmwavelink.h:2289</a></div></div>
<div class="ttc" id="structrl_com_if_cbs__t_html"><div class="ttname"><a href="structrl_com_if_cbs__t.html">rlComIfCbs_t</a></div><div class="ttdoc">Communication interface(SPI, MailBox, UART etc) callback functions.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01081">mmwavelink.h:1081</a></div></div>
<div class="ttc" id="structrl_crc_cbs__t_html"><div class="ttname"><a href="structrl_crc_cbs__t.html">rlCrcCbs_t</a></div><div class="ttdoc">mmWaveLink CRC callback function</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01366">mmwavelink.h:1366</a></div></div>
<div class="ttc" id="structrl_cal_mon_timing_error_report_data__t_html"><div class="ttname"><a href="structrl_cal_mon_timing_error_report_data__t.html">rlCalMonTimingErrorReportData_t</a></div><div class="ttdoc">Calibration monitoring timing error data for event RL_RF_AE_MON_TIMING_FAIL_REPORT_SB.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02877">mmwavelink.h:2877</a></div></div>
<div class="ttc" id="structrl_mon_temp_report_data__t_html"><div class="ttname"><a href="structrl_mon_temp_report_data__t.html">rlMonTempReportData_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing the measured temperature ne...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02994">mmwavelink.h:2994</a></div></div>
<div class="ttc" id="structrl_init_complete__t_html"><div class="ttname"><a href="structrl_init_complete__t.html">rlInitComplete_t</a></div><div class="ttdoc">mmWaveLink Init Complete data structure for event RL_DEV_AE_MSSPOWERUPDONE_SB</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01596">mmwavelink.h:1596</a></div></div>
<div class="ttc" id="structrl_mon_pmclklo_int_ana_sig_rep__t_html"><div class="ttname"><a href="structrl_mon_pmclklo_int_ana_sig_rep__t.html">rlMonPmclkloIntAnaSigRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing information about Internal ...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04283">mmwavelink.h:4283</a></div></div>
<div class="ttc" id="structrl_mon_rx_gain_ph_rep__t_html"><div class="ttname"><a href="structrl_mon_rx_gain_ph_rep__t.html">rlMonRxGainPhRep_t</a></div><div class="ttdoc">This API is a Monitoring report which RadarSS sends to the host, containing the measured RX gain and ...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l03051">mmwavelink.h:3051</a></div></div>
<div class="ttc" id="structrl_mmwl_error_status__t_html"><div class="ttname"><a href="structrl_mmwl_error_status__t.html">rlMmwlErrorStatus_t</a></div><div class="ttdoc">This is an error status report internally generated from mmWaveLink when it finds any issue with the ...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04755">mmwavelink.h:4755</a></div></div>
<div class="ttc" id="structrl_mon_tx_ball_break_rep__t_html"><div class="ttname"><a href="structrl_mon_tx_ball_break_rep__t.html">rlMonTxBallBreakRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing the measured TX reflection ...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l03616">mmwavelink.h:3616</a></div></div>
<div class="ttc" id="structrl_mon_gpadc_int_ana_sig_rep__t_html"><div class="ttname"><a href="structrl_mon_gpadc_int_ana_sig_rep__t.html">rlMonGpadcIntAnaSigRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing information about the measu...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04359">mmwavelink.h:4359</a></div></div>
<div class="ttc" id="structrl_mon_tx_ph_shift_rep__t_html"><div class="ttname"><a href="structrl_mon_tx_ph_shift_rep__t.html">rlMonTxPhShiftRep_t</a></div><div class="ttdoc">This is the Monitoring report which the AWR device sends to the host, containing the measured TX phas...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l03859">mmwavelink.h:3859</a></div></div>
<div class="ttc" id="structrl_osi_sem_cbs__t_html"><div class="ttname"><a href="structrl_osi_sem_cbs__t.html">rlOsiSemCbs_t</a></div><div class="ttdoc">OS semaphore callback functions.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01217">mmwavelink.h:1217</a></div></div>
<div class="ttc" id="structrl_device_ctrl_cbs__t_html"><div class="ttname"><a href="structrl_device_ctrl_cbs__t.html">rlDeviceCtrlCbs_t</a></div><div class="ttdoc">mmWaveLink Device Control, Interrupt callback functions</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01391">mmwavelink.h:1391</a></div></div>
<div class="ttc" id="structrl_mon_synth_freq_rep__t_html"><div class="ttname"><a href="structrl_mon_synth_freq_rep__t.html">rlMonSynthFreqRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing information related to meas...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04020">mmwavelink.h:4020</a></div></div>
<div class="ttc" id="structrl_timer_cbs__t_html"><div class="ttname"><a href="structrl_timer_cbs__t.html">rlTimerCbs_t</a></div><div class="ttdoc">mmWaveLink Timer callback functions</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01346">mmwavelink.h:1346</a></div></div>
<div class="ttc" id="structrl_dbg_cb__t_html"><div class="ttname"><a href="structrl_dbg_cb__t.html">rlDbgCb_t</a></div><div class="ttdoc">mmWaveLink debug callback structure</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01505">mmwavelink.h:1505</a></div></div>
<div class="ttc" id="structrl_analog_fault_report_data__t_html"><div class="ttname"><a href="structrl_analog_fault_report_data__t.html">rlAnalogFaultReportData_t</a></div><div class="ttdoc">Analog fault strucure for event RL_RF_AE_ANALOG_FAULT_SB.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02823">mmwavelink.h:2823</a></div></div>
<div class="ttc" id="structrl_mon_tx_gain_pha_mis_rep__t_html"><div class="ttname"><a href="structrl_mon_tx_gain_pha_mis_rep__t.html">rlMonTxGainPhaMisRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing the measured Tx gain and ph...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l03659">mmwavelink.h:3659</a></div></div>
<div class="ttc" id="structrl_rf_apll_cal_done__t_html"><div class="ttname"><a href="structrl_rf_apll_cal_done__t.html">rlRfApllCalDone_t</a></div><div class="ttdoc">API APLL closed loop cal Status Get Sub block structure.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02338">mmwavelink.h:2338</a></div></div>
<div class="ttc" id="structrl_mon_tx_int_ana_sig_rep__t_html"><div class="ttname"><a href="structrl_mon_tx_int_ana_sig_rep__t.html">rlMonTxIntAnaSigRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing information about Internal ...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04152">mmwavelink.h:4152</a></div></div>
<div class="ttc" id="structrl_mon_rx_int_ana_sig_rep__t_html"><div class="ttname"><a href="structrl_mon_rx_int_ana_sig_rep__t.html">rlMonRxIntAnaSigRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing information about Internal ...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04222">mmwavelink.h:4222</a></div></div>
<div class="ttc" id="structrl_mss_rf_err_status__t_html"><div class="ttname"><a href="structrl_mss_rf_err_status__t.html">rlMssRfErrStatus_t</a></div><div class="ttdoc">Structure to hold data strucutre for RF-error status send by MSS for event RL_DEV_AE_MSS_RF_ERROR_STA...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02072">mmwavelink.h:2072</a></div></div>
<div class="ttc" id="structrl_dig_latent_fault_report_data__t_html"><div class="ttname"><a href="structrl_dig_latent_fault_report_data__t.html">rlDigLatentFaultReportData_t</a></div><div class="ttdoc">Latent fault digital monitoring status data for event RL_RF_AE_DIG_LATENTFAULT_REPORT_AE_SB.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02900">mmwavelink.h:2900</a></div></div>
<div class="ttc" id="structrl_mon_pll_con_volt_rep__t_html"><div class="ttname"><a href="structrl_mon_pll_con_volt_rep__t.html">rlMonPllConVoltRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing the measured PLL control vo...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04406">mmwavelink.h:4406</a></div></div>
<div class="ttc" id="structrl_gp_adc_data__t_html"><div class="ttname"><a href="structrl_gp_adc_data__t.html">rlGpAdcData_t</a></div><div class="ttdoc">GPADC measurement data for sensors.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02783">mmwavelink.h:2783</a></div></div>
<div class="ttc" id="structrl_mon_synth_freq_non_live_rep__t_html"><div class="ttname"><a href="structrl_mon_synth_freq_non_live_rep__t.html">rlMonSynthFreqNonLiveRep_t</a></div><div class="ttdoc">This is a Non live Monitoring report which device sends to the host, containing information related t...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04604">mmwavelink.h:4604</a></div></div>
<div class="ttc" id="structrl_mon_rx_mixr_in_pwr_rep__t_html"><div class="ttname"><a href="structrl_mon_rx_mixr_in_pwr_rep__t.html">rlMonRxMixrInPwrRep_t</a></div><div class="ttdoc">This is the Monitoring report which the xWR device sends to the host, containing the measured RX mixe...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04530">mmwavelink.h:4530</a></div></div>
<div class="ttc" id="structrl_mss_boot_err_status__t_html"><div class="ttname"><a href="structrl_mss_boot_err_status__t.html">rlMssBootErrStatus_t</a></div><div class="ttdoc">Structure to hold the MSS Boot error status data strucutre when booted over SPI for event RL_DEV_AE_M...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01866">mmwavelink.h:1866</a></div></div>
<div class="ttc" id="structrl_mss_esm_fault__t_html"><div class="ttname"><a href="structrl_mss_esm_fault__t.html">rlMssEsmFault_t</a></div><div class="ttdoc">Structure to hold the MSS ESM Fault data structure for event RL_DEV_AE_MSS_ESMFAULT_SB.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01775">mmwavelink.h:1775</a></div></div>
<div class="ttc" id="structrl_mon_report_hdr_data__t_html"><div class="ttname"><a href="structrl_mon_report_hdr_data__t.html">rlMonReportHdrData_t</a></div><div class="ttdoc">The report header includes common information across all enabled monitors like current FTTI number an...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02941">mmwavelink.h:2941</a></div></div>
<div class="ttc" id="structrl_sw_version_param__t_html"><div class="ttname"><a href="structrl_sw_version_param__t.html">rlSwVersionParam_t</a></div><div class="ttdoc">mmwavelink software version structure</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02690">mmwavelink.h:2690</a></div></div>
<div class="ttc" id="structrl_cmd_parser_cbs__t_html"><div class="ttname"><a href="structrl_cmd_parser_cbs__t.html">rlCmdParserCbs_t</a></div><div class="ttdoc">mmWaveLink callback functions for Command parser</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01354">mmwavelink.h:1354</a></div></div>
<div class="ttc" id="structrl_osi_mutex_cbs__t_html"><div class="ttname"><a href="structrl_osi_mutex_cbs__t.html">rlOsiMutexCbs_t</a></div><div class="ttdoc">OS mutex callback functions.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01144">mmwavelink.h:1144</a></div></div>
<div class="ttc" id="structrl_mon_ext_ana_sig_rep__t_html"><div class="ttname"><a href="structrl_mon_ext_ana_sig_rep__t.html">rlMonExtAnaSigRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing the external signal voltage...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04099">mmwavelink.h:4099</a></div></div>
<div class="ttc" id="structrl_cpu_fault__t_html"><div class="ttname"><a href="structrl_cpu_fault__t.html">rlCpuFault_t</a></div><div class="ttdoc">Structure to hold the MSS/radarSS CPU Fault data strucutre for event RL_DEV_AE_MSS_CPUFAULT_SB and RL...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02369">mmwavelink.h:2369</a></div></div>
<div class="ttc" id="structrl_version__t_html"><div class="ttname"><a href="structrl_version__t.html">rlVersion_t</a></div><div class="ttdoc">mmwavelink version structure</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02764">mmwavelink.h:2764</a></div></div>
<div class="ttc" id="structrl_mss_periodic_test_status__t_html"><div class="ttname"><a href="structrl_mss_periodic_test_status__t.html">rlMssPeriodicTestStatus_t</a></div><div class="ttdoc">Structure to hold data strucutre for test status of the periodic tests for event RL_DEV_AE_MSS_PERIOD...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l02050">mmwavelink.h:2050</a></div></div>
<div class="ttc" id="structrl_start_complete__t_html"><div class="ttname"><a href="structrl_start_complete__t.html">rlStartComplete_t</a></div><div class="ttdoc">mmWaveLink RF Start Complete data structure for event RL_DEV_AE_RFPOWERUPDONE_SB</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01719">mmwavelink.h:1719</a></div></div>
<div class="ttc" id="structrl_event_cbs__t_html"><div class="ttname"><a href="structrl_event_cbs__t.html">rlEventCbs_t</a></div><div class="ttdoc">mmWaveLink Asynchronous event callback function</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01322">mmwavelink.h:1322</a></div></div>
<div class="ttc" id="structrl_mss_pwr_save_transition_done__t_html"><div class="ttname"><a href="structrl_mss_pwr_save_transition_done__t.html">rlMssPwrSaveTransitionDone_t</a></div><div class="ttdoc">Structure to hold data strucutre for power save state transition done event sent by MSS Event: RL_DEV...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l04738">mmwavelink.h:4738</a></div></div>
<div class="ttc" id="structrl_mon_rx_if_stage_rep__t_html"><div class="ttname"><a href="structrl_mon_rx_if_stage_rep__t.html">rlMonRxIfStageRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing the measured RX IF filter a...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l03341">mmwavelink.h:3341</a></div></div>
<div class="ttc" id="structrl_osi_msg_q_cbs__t_html"><div class="ttname"><a href="structrl_osi_msg_q_cbs__t.html">rlOsiMsgQCbs_t</a></div><div class="ttdoc">OS message queue/Spawn callback functions.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01277">mmwavelink.h:1277</a></div></div>
<div class="ttc" id="structrl_mon_tx_pow_rep__t_html"><div class="ttname"><a href="structrl_mon_tx_pow_rep__t.html">rlMonTxPowRep_t</a></div><div class="ttdoc">This is the Monitoring report which RadarSS sends to the host, containing the measured TX power value...</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l03542">mmwavelink.h:3542</a></div></div>
<div class="ttc" id="structrl_osi_cbs__t_html"><div class="ttname"><a href="structrl_osi_cbs__t.html">rlOsiCbs_t</a></div><div class="ttdoc">OS services callback functions.</div><div class="ttdef"><b>Definition:</b> <a href="mmwavelink_8h_source.html#l01303">mmwavelink.h:1303</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2022, Texas Instruments Incorporated</small>
</body>
</html>
