Id	Mneumonico	Acao	Instrucao	Tempo	PCLD	PCCNT_e	PCCOUT_e	NXT_I	RInst_E	DIRECTAddr_e	ADDRRAM_e	ACC_E	ALU_RSLT_e	ALU_OUT_e	RAM_e	IO_e	ALU_SUB	ALU_INV	ALU_CYIN	WR/~RD
				Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x	LDA A ← @mem	 A ← @mem	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
x			1	1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
x			1	2	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0
x			1	3	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
x			1	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			1	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			1	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			1	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																				
x	LDI A ← <VL>	A ← <VLRI>	2	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
x			2	1	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
x			2	2	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0
x			2	3	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
x			2	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			2	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			2	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			2	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																				
x	LDI	@mem ← <VLRI>	3	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
x			3	1	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0
x			3	2	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
x			3	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			3	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			3	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			3	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			3	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																				
x	LDM	(@mem) ← <VLRI>	4	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
x			4	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			4	2	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	1
x			4	3	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
x			4	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			4	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			4	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x			4	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
