

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Dec 18 07:58:40 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  9.000 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|      603|  0.270 us|  6.030 us|   28|  604|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_hls_fptosi_double_i32_fu_410  |p_hls_fptosi_double_i32  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_p_hls_fptosi_double_i32_fu_415  |p_hls_fptosi_double_i32  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       26|      602|  13 ~ 301|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     169|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   30|     890|    3888|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|    1668|    -|
|Register         |        -|    -|    1591|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   30|    2481|    5725|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    4|      ~0|       4|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U3   |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   788|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U4    |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|     0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U5    |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U7   |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|     0|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U2   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   788|    0|
    |mul_32s_32s_32_1_1_U8               |mul_32s_32s_32_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U9               |mul_32s_32s_32_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U10              |mul_32s_32s_32_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U11              |mul_32s_32s_32_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U12              |mul_32s_32s_32_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U13              |mul_32s_32s_32_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U14              |mul_32s_32s_32_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U15              |mul_32s_32s_32_1_1              |        0|   3|    0|    21|    0|
    |grp_p_hls_fptosi_double_i32_fu_410  |p_hls_fptosi_double_i32         |        0|   0|    0|  1072|    0|
    |grp_p_hls_fptosi_double_i32_fu_415  |p_hls_fptosi_double_i32         |        0|   0|    0|  1072|    0|
    |sitodp_32ns_64_5_no_dsp_1_U6        |sitodp_32ns_64_5_no_dsp_1       |        0|   0|    0|     0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                               |                                |        0|  30|  890|  3888|    0|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln6_fu_658_p2   |         +|   0|  0|  13|           4|           3|
    |temp_D_1_fu_564_p2  |         -|   0|  0|  39|          32|          32|
    |temp_D_2_fu_601_p2  |         -|   0|  0|  39|          32|          32|
    |temp_D_3_fu_638_p2  |         -|   0|  0|  39|          32|          32|
    |temp_D_fu_527_p2    |         -|   0|  0|  39|          32|          32|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 169|         132|         131|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+------+-----------+-----+-----------+
    |      Name     |  LUT | Input Size| Bits| Total Bits|
    +---------------+------+-----------+-----+-----------+
    |ap_NS_fsm      |  1606|        303|    1|        303|
    |grp_fu_436_p0  |    53|         13|   32|        416|
    |i_fu_94        |     9|          2|    4|          8|
    +---------------+------+-----------+-----+-----------+
    |Total          |  1668|        318|   37|        727|
    +---------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |ap_CS_fsm           |  302|   0|  302|          0|
    |i_fu_94             |    4|   0|    4|          0|
    |mul_ln11_1_reg_736  |   32|   0|   32|          0|
    |mul_ln11_2_reg_790  |   32|   0|   32|          0|
    |mul_ln11_3_reg_795  |   32|   0|   32|          0|
    |mul_ln11_4_reg_849  |   32|   0|   32|          0|
    |mul_ln11_5_reg_854  |   32|   0|   32|          0|
    |mul_ln11_6_reg_908  |   32|   0|   32|          0|
    |mul_ln11_7_reg_913  |   32|   0|   32|          0|
    |mul_ln11_reg_731    |   32|   0|   32|          0|
    |reg_444             |   64|   0|   64|          0|
    |reg_453             |   64|   0|   64|          0|
    |reg_459             |   64|   0|   64|          0|
    |reg_464             |   64|   0|   64|          0|
    |reg_469             |   64|   0|   64|          0|
    |reg_474             |   64|   0|   64|          0|
    |temp_A_1_reg_785    |   32|   0|   32|          0|
    |temp_A_2_reg_844    |   32|   0|   32|          0|
    |temp_A_3_reg_903    |   32|   0|   32|          0|
    |temp_A_reg_726      |   32|   0|   32|          0|
    |temp_B_1_reg_780    |   32|   0|   32|          0|
    |temp_B_2_reg_839    |   32|   0|   32|          0|
    |temp_B_3_reg_898    |   32|   0|   32|          0|
    |temp_B_reg_721      |   32|   0|   32|          0|
    |temp_D_1_reg_800    |   32|   0|   32|          0|
    |temp_D_2_reg_859    |   32|   0|   32|          0|
    |temp_D_3_reg_918    |   32|   0|   32|          0|
    |temp_D_reg_741      |   32|   0|   32|          0|
    |tmp_10_reg_932      |   32|   0|   32|          0|
    |tmp_11_reg_937      |   32|   0|   32|          0|
    |tmp_13_reg_746      |    1|   0|    1|          0|
    |tmp_14_reg_805      |    1|   0|    1|          0|
    |tmp_15_reg_864      |    1|   0|    1|          0|
    |tmp_16_reg_923      |    1|   0|    1|          0|
    |tmp_2_reg_755       |   32|   0|   32|          0|
    |tmp_3_reg_760       |   32|   0|   32|          0|
    |tmp_5_reg_873       |   32|   0|   32|          0|
    |tmp_8_reg_814       |   32|   0|   32|          0|
    |tmp_9_reg_819       |   32|   0|   32|          0|
    |tmp_s_reg_878       |   32|   0|   32|          0|
    |zext_ln7_reg_681    |    1|   0|   64|         63|
    +--------------------+-----+----+-----+-----------+
    |Total               | 1591|   0| 1654|         63|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_0_address0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_ce0            |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0             |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0             |   in|   32|   ap_memory|           A_1|         array|
|A_2_address0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_ce0            |  out|    1|   ap_memory|           A_2|         array|
|A_2_q0             |   in|   32|   ap_memory|           A_2|         array|
|A_3_address0       |  out|    1|   ap_memory|           A_3|         array|
|A_3_ce0            |  out|    1|   ap_memory|           A_3|         array|
|A_3_q0             |   in|   32|   ap_memory|           A_3|         array|
|B_0_address0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_ce0            |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0             |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0             |   in|   32|   ap_memory|           B_1|         array|
|B_2_address0       |  out|    1|   ap_memory|           B_2|         array|
|B_2_ce0            |  out|    1|   ap_memory|           B_2|         array|
|B_2_q0             |   in|   32|   ap_memory|           B_2|         array|
|B_3_address0       |  out|    1|   ap_memory|           B_3|         array|
|B_3_ce0            |  out|    1|   ap_memory|           B_3|         array|
|B_3_q0             |   in|   32|   ap_memory|           B_3|         array|
|C_0_address0       |  out|    1|   ap_memory|           C_0|         array|
|C_0_ce0            |  out|    1|   ap_memory|           C_0|         array|
|C_0_q0             |   in|   32|   ap_memory|           C_0|         array|
|C_1_address0       |  out|    1|   ap_memory|           C_1|         array|
|C_1_ce0            |  out|    1|   ap_memory|           C_1|         array|
|C_1_q0             |   in|   32|   ap_memory|           C_1|         array|
|C_2_address0       |  out|    1|   ap_memory|           C_2|         array|
|C_2_ce0            |  out|    1|   ap_memory|           C_2|         array|
|C_2_q0             |   in|   32|   ap_memory|           C_2|         array|
|C_3_address0       |  out|    1|   ap_memory|           C_3|         array|
|C_3_ce0            |  out|    1|   ap_memory|           C_3|         array|
|C_3_q0             |   in|   32|   ap_memory|           C_3|         array|
|X1_0_address0      |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_ce0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_we0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_d0            |  out|   32|   ap_memory|          X1_0|         array|
|X1_1_address0      |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_ce0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_we0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_d0            |  out|   32|   ap_memory|          X1_1|         array|
|X1_2_address0      |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_ce0           |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_we0           |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_d0            |  out|   32|   ap_memory|          X1_2|         array|
|X1_3_address0      |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_ce0           |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_we0           |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_d0            |  out|   32|   ap_memory|          X1_3|         array|
|X2_0_address0      |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_ce0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_we0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_d0            |  out|   32|   ap_memory|          X2_0|         array|
|X2_1_address0      |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_ce0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_we0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_d0            |  out|   32|   ap_memory|          X2_1|         array|
|X2_2_address0      |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_ce0           |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_we0           |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_d0            |  out|   32|   ap_memory|          X2_2|         array|
|X2_3_address0      |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_ce0           |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_we0           |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_d0            |  out|   32|   ap_memory|          X2_3|         array|
|D_0_address0       |  out|    1|   ap_memory|           D_0|         array|
|D_0_ce0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_we0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_d0             |  out|   32|   ap_memory|           D_0|         array|
|D_1_address0       |  out|    1|   ap_memory|           D_1|         array|
|D_1_ce0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_we0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_d0             |  out|   32|   ap_memory|           D_1|         array|
|D_2_address0       |  out|    1|   ap_memory|           D_2|         array|
|D_2_ce0            |  out|    1|   ap_memory|           D_2|         array|
|D_2_we0            |  out|    1|   ap_memory|           D_2|         array|
|D_2_d0             |  out|   32|   ap_memory|           D_2|         array|
|D_3_address0       |  out|    1|   ap_memory|           D_3|         array|
|D_3_ce0            |  out|    1|   ap_memory|           D_3|         array|
|D_3_we0            |  out|    1|   ap_memory|           D_3|         array|
|D_3_d0             |  out|   32|   ap_memory|           D_3|         array|
+-------------------+-----+-----+------------+--------------+--------------+

