Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: AudioProcessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AudioProcessor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AudioProcessor"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : AudioProcessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\ipcore_dir\FIFO.v" into library work
Parsing module <FIFO>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\FrameSizeDecoder.v" into library work
Parsing module <FrameSizeDecoder>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\ipcore_dir\PrgmMemory.v" into library work
Parsing module <PrgmMemory>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\ipcore_dir\FFT.v" into library work
Parsing module <FFT>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\ipcore_dir\DataMemory.v" into library work
Parsing module <DataMemory>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\IFFTDataOutputHandler.v" into library work
Parsing module <IFFTDataOutputHandler>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\IFFTDataInputHandler.v" into library work
Parsing module <IFFTDataInputHandler>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\IFFTConfigDriver.v" into library work
Parsing module <IFFTConfigDriver>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\FFTDataOutputHandler.v" into library work
Parsing module <FFTDataOutputHandler>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\FFTConfigDriver.v" into library work
Parsing module <FFTConfigDriver>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\DataInputHandler.v" into library work
Parsing module <DataInputHandler>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\DataArbitrationUnit.v" into library work
Parsing module <DataArbitrationUnit>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\DAC.v" into library work
Parsing module <DAC>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\Core.v" into library work
Parsing module <Core>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\ControlSystem.v" into library work
Parsing module <ControlSystem>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\ADC.v" into library work
Parsing module <ADC>.
Analyzing Verilog file "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" into library work
Parsing module <AudioProcessor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 175: Port CLK is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 234: Port CLK is not connected to this instance

Elaborating module <AudioProcessor>.

Elaborating module <FFT>.

Elaborating module <DAC>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\DAC.v" Line 21: Empty module <DAC> remains a black box.

Elaborating module <DataInputHandler>.

Elaborating module <FIFO>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\ipcore_dir\FIFO.v" Line 39: Empty module <FIFO> remains a black box.
WARNING:HDLCompiler:1127 - "E:\OneDrive\Documents\ComputerDesign1\DataInputHandler.v" Line 43: Assignment to full ignored, since the identifier is never used

Elaborating module <FrameSizeDecoder>.
WARNING:HDLCompiler:413 - "E:\OneDrive\Documents\ComputerDesign1\FrameSizeDecoder.v" Line 33: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <ADC>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\ADC.v" Line 21: Empty module <ADC> remains a black box.

Elaborating module <FFTDataOutputHandler>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\FFTDataOutputHandler.v" Line 21: Empty module <FFTDataOutputHandler> remains a black box.

Elaborating module <FFTConfigDriver>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\FFTConfigDriver.v" Line 21: Empty module <FFTConfigDriver> remains a black box.

Elaborating module <IFFTDataOutputHandler>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\IFFTDataOutputHandler.v" Line 21: Empty module <IFFTDataOutputHandler> remains a black box.

Elaborating module <IFFTDataInputHandler>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\IFFTDataInputHandler.v" Line 21: Empty module <IFFTDataInputHandler> remains a black box.

Elaborating module <IFFTConfigDriver>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\IFFTConfigDriver.v" Line 21: Empty module <IFFTConfigDriver> remains a black box.

Elaborating module <DataMemory>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\ipcore_dir\DataMemory.v" Line 39: Empty module <DataMemory> remains a black box.

Elaborating module <PrgmMemory>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\ipcore_dir\PrgmMemory.v" Line 39: Empty module <PrgmMemory> remains a black box.

Elaborating module <DataArbitrationUnit>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\DataArbitrationUnit.v" Line 21: Empty module <DataArbitrationUnit> remains a black box.

Elaborating module <ControlSystem>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\ControlSystem.v" Line 21: Empty module <ControlSystem> remains a black box.

Elaborating module <Core>.
WARNING:HDLCompiler:1499 - "E:\OneDrive\Documents\ComputerDesign1\Core.v" Line 53: Empty module <Core> remains a black box.
WARNING:HDLCompiler:634 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 55: Net <XLXN_29[15]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 71: Net <XLXN_194> does not have a driver.
WARNING:HDLCompiler:634 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 72: Net <XLXN_195> does not have a driver.
WARNING:HDLCompiler:552 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 175: Input port CLK is not connected on this instance
WARNING:HDLCompiler:552 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 179: Input port addra[11] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 189: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" Line 234: Input port CLK is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <AudioProcessor>.
    Related source file is "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf".
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 94: Output port <event_frame_started> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 94: Output port <event_tlast_unexpected> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 94: Output port <event_tlast_missing> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 94: Output port <event_status_channel_halt> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 94: Output port <event_data_in_channel_halt> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 94: Output port <event_data_out_channel_halt> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 117: Output port <event_frame_started> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 117: Output port <event_tlast_unexpected> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 117: Output port <event_tlast_missing> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 117: Output port <event_status_channel_halt> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 117: Output port <event_data_in_channel_halt> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 117: Output port <event_data_out_channel_halt> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 194: Output port <blkAddrA> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 194: Output port <blkAddrB> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\AudioProcessor.vf" line 194: Output port <iFFFTDataReady> of the instance <XLXI_26> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXN_29> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_194> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_195> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <AudioProcessor> synthesized.

Synthesizing Unit <DataInputHandler>.
    Related source file is "E:\OneDrive\Documents\ComputerDesign1\DataInputHandler.v".
INFO:Xst:3210 - "E:\OneDrive\Documents\ComputerDesign1\DataInputHandler.v" line 43: Output port <full> of the instance <buffer> is unconnected or connected to loadless signal.
    Register <readLastClock> equivalent to <readEnable> has been removed
    Found 1-bit register for signal <writeEnable>.
    Found 1-bit register for signal <readEnable>.
    Found 1-bit register for signal <readDoubleClock>.
    Found 11-bit register for signal <frameCounter>.
    Found 1-bit register for signal <tLast>.
    Found 16-bit register for signal <lastVal>.
    Found 11-bit subtractor for signal <dFrameSize[10]_GND_4_o_sub_5_OUT> created at line 85.
    Found 11-bit adder for signal <frameCounter[10]_GND_4_o_add_6_OUT> created at line 90.
    Found 16-bit comparator equal for signal <n0002> created at line 58
    Found 11-bit comparator equal for signal <frameCounter[10]_dFrameSize[10]_equal_6_o> created at line 85
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DataInputHandler> synthesized.

Synthesizing Unit <FrameSizeDecoder>.
    Related source file is "E:\OneDrive\Documents\ComputerDesign1\FrameSizeDecoder.v".
    Summary:
	no macro.
Unit <FrameSizeDecoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
# Registers                                            : 6
 1-bit register                                        : 4
 11-bit register                                       : 1
 16-bit register                                       : 1
# Comparators                                          : 2
 11-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/FFT.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/DataMemory.ngc>.
Reading core <ipcore_dir/PrgmMemory.ngc>.
Reading core <ipcore_dir/FIFO.ngc>.
Loading core <FFT> for timing and area information for instance <XLXI_1>.
Loading core <FFT> for timing and area information for instance <XLXI_8>.
Loading core <DataMemory> for timing and area information for instance <XLXI_24>.
Loading core <PrgmMemory> for timing and area information for instance <XLXI_25>.
Loading core <FIFO> for timing and area information for instance <buffer>.

Synthesizing (advanced) Unit <DataInputHandler>.
The following registers are absorbed into counter <frameCounter>: 1 register on signal <frameCounter>.
Unit <DataInputHandler> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit subtractor                                     : 1
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 2
 11-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <AudioProcessor> ...

Optimizing unit <DataInputHandler> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <ADC_MOSI> driven by black box <ADC>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADC_SCK> driven by black box <ADC>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DAC_MOSI> driven by black box <DAC>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DAC_SCK> driven by black box <DAC>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AudioProcessor, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <XLXI_9/buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <XLXI_9/buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <XLXI_9/buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <XLXI_9/buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <XLXI_9/buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <XLXI_9/buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : AudioProcessor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7540
#      GND                         : 95
#      INV                         : 321
#      LUT1                        : 304
#      LUT2                        : 650
#      LUT3                        : 1302
#      LUT4                        : 213
#      LUT5                        : 149
#      LUT6                        : 1355
#      MULT_AND                    : 160
#      MUXCY                       : 1437
#      MUXF7                       : 40
#      VCC                         : 61
#      XORCY                       : 1453
# FlipFlops/Latches                : 5840
#      FD                          : 287
#      FDC                         : 1
#      FDCE                        : 14
#      FDE                         : 3176
#      FDP                         : 12
#      FDR                         : 14
#      FDRE                        : 2262
#      FDS                         : 34
#      FDSE                        : 40
# RAMS                             : 23
#      RAMB16BWER                  : 16
#      RAMB8BWER                   : 7
# Shift Registers                  : 1148
#      SRL16E                      : 468
#      SRLC16E                     : 600
#      SRLC32E                     : 80
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 7
#      IBUF                        : 3
#      OBUF                        : 4
# DSPs                             : 18
#      DSP48A1                     : 18
# Others                           : 10
#      ADC                         : 1
#      ControlSystem               : 1
#      Core                        : 1
#      DAC                         : 1
#      DataArbitrationUnit         : 1
#      FFTConfigDriver             : 1
#      FFTDataOutputHandler        : 1
#      IFFTConfigDriver            : 1
#      IFFTDataInputHandler        : 1
#      IFFTDataOutputHandler       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5840  out of  18224    32%  
 Number of Slice LUTs:                 5442  out of   9112    59%  
    Number used as Logic:              4294  out of   9112    47%  
    Number used as Memory:             1148  out of   2176    52%  
       Number used as SRL:             1148

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8091
   Number with an unused Flip Flop:    2251  out of   8091    27%  
   Number with an unused LUT:          2649  out of   8091    32%  
   Number of fully used LUT-FF pairs:  3191  out of   8091    39%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of     32    62%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     18  out of     32    56%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                            | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
CLK                                | IBUF+BUFG                                                                                                                        | 7029  |
XLXI_25/N1                         | NONE(XLXI_25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 4     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.619ns (Maximum Frequency: 177.967MHz)
   Minimum input arrival time before clock: 4.942ns
   Maximum output required time after clock: 1.850ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.619ns (frequency: 177.967MHz)
  Total number of paths / destination ports: 67231 / 16533
-------------------------------------------------------------------------
Delay:               5.619ns (Levels of Logic = 3)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out         3031   0.447   2.695  sec_inst (sec_net)
     SEC:in->out         128   0.205   1.950  sec_inst (sec_net)
     SEC:in                    0.322          sec_inst
    ----------------------------------------
    Total                      5.619ns (0.974ns logic, 4.645ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 725 / 290
-------------------------------------------------------------------------
Offset:              4.942ns (Levels of Logic = 3)
  Source:            CLK (PAD)
  Destination:       XLXI_9/frameCounter_10 (FF)
  Destination Clock: CLK rising

  Data Path: CLK to XLXI_9/frameCounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  CLK_IBUF (CLK_IBUF)
     LUT3:I0->O           13   0.205   1.180  XLXI_9/_n003721 (XLXI_9/_n00372)
     LUT6:I2->O           10   0.203   0.856  XLXI_9/_n00378 (XLXI_9/_n0037)
     FDRE:R                    0.430          XLXI_9/frameCounter_1
    ----------------------------------------
    Total                      4.942ns (2.060ns logic, 2.882ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 119 / 119
-------------------------------------------------------------------------
Offset:              1.850ns (Levels of Logic = 1)
  Source:            XLXI_24/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:       XLXI_26:blkDataA<15> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_24/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to XLXI_26:blkDataA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA3    0   1.850   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (douta<15>)
     end scope: 'XLXI_24:douta<15>'
    DataArbitrationUnit:blkDataA<15>        0.000          XLXI_26
    ----------------------------------------
    Total                      1.850ns (1.850ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 186 / 186
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            XLXI_10:MOSI (PAD)
  Destination:       ADC_MOSI (PAD)

  Data Path: XLXI_10:MOSI to ADC_MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ADC:MOSI               1   0.000   0.579  XLXI_10 (ADC_MOSI_OBUF)
     OBUF:I->O                 2.571          ADC_MOSI_OBUF (ADC_MOSI)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.619|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 72.00 secs
Total CPU time to Xst completion: 71.97 secs
 
--> 

Total memory usage is 368316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   23 (   0 filtered)

