# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sim_1/imports/new/TB_CLASSIFIER_w_VOTING.vhd" \

# Do not sort compile order
nosort
