INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Uni_adder_with_Overflow_check/Uni_adder_with_Overflow_check.srcs/sources_1/new/Uni_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Uni_adder_with_Overflow_check/Uni_adder_with_Overflow_check.srcs/sim_1/new/UNi_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_adder_tb
