
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.349722                       # Number of seconds simulated
sim_ticks                                349721774154                       # Number of ticks simulated
final_tick                               682788427434                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 307550                       # Simulator instruction rate (inst/s)
host_op_rate                                   307550                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35852356                       # Simulator tick rate (ticks/s)
host_mem_usage                                2352964                       # Number of bytes of host memory used
host_seconds                                  9754.50                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      9203072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9236416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        69696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           69696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       143798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              144319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1089                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        95344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     26315410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26410755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        95344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            95344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          199290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               199290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          199290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        95344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     26315410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26610045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      144319                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1089                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    144319                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1089                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    9236416                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   69696                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              9236416                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                69696                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               10011                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                9877                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                7210                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               10158                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                6909                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                7506                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               10655                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                9747                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                9535                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                8580                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               6401                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               8730                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               8606                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               9936                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               5821                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              14633                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  74                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                  84                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                 108                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                 108                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  70                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                  47                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  52                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                  35                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  61                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  67                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 67                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 60                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 45                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 75                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 50                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 86                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  349396618968                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                144319                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1089                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  121574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    572.542352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.253374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1114.891694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-67         4419     27.22%     27.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-131         2609     16.07%     43.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-195         4703     28.97%     72.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-259          447      2.75%     75.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-323          305      1.88%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-387          267      1.64%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-451          183      1.13%     79.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-515          148      0.91%     80.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-579          188      1.16%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-643          181      1.12%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-707          150      0.92%     83.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-771          147      0.91%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-835           73      0.45%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-899           55      0.34%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-963          143      0.88%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1027           49      0.30%     86.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1091           72      0.44%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1155           76      0.47%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1219           40      0.25%     87.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1283           43      0.26%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1347           27      0.17%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1411           33      0.20%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1475           35      0.22%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1539           17      0.10%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1603           26      0.16%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1667           32      0.20%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1731           20      0.12%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1795           34      0.21%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1859           20      0.12%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1923           22      0.14%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1987           21      0.13%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2051           19      0.12%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2115           63      0.39%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2179           24      0.15%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2243           36      0.22%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2307           38      0.23%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2371           37      0.23%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2435           35      0.22%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2499           45      0.28%     91.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2563           73      0.45%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2627           16      0.10%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2691           22      0.14%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2755           28      0.17%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2819           33      0.20%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2883           27      0.17%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2947           47      0.29%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3011           51      0.31%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3075           48      0.30%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3139           49      0.30%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3203           60      0.37%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3267           61      0.38%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3331           57      0.35%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3395           48      0.30%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3459           21      0.13%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3523           38      0.23%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3587           37      0.23%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3651           50      0.31%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3715           78      0.48%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3779           43      0.26%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3843           27      0.17%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3907           34      0.21%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3971           28      0.17%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4035           26      0.16%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4099           71      0.44%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4163           16      0.10%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4227           53      0.33%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4291           50      0.31%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4355            4      0.02%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4419            7      0.04%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4483            3      0.02%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4547            1      0.01%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4611            5      0.03%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4675            2      0.01%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4803            4      0.02%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4867            2      0.01%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4931            5      0.03%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4995            5      0.03%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5059            4      0.02%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5123            2      0.01%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5187            1      0.01%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5251            1      0.01%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5315            1      0.01%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5379            4      0.02%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5443            1      0.01%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5507            3      0.02%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5571            3      0.02%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5635            3      0.02%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5763            2      0.01%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5827            3      0.02%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5891            4      0.02%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5955            1      0.01%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6083            2      0.01%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6147            4      0.02%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6211            2      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6275            2      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6339            1      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6467            1      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6595            1      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6723            1      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6851            3      0.02%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6915            1      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6979            1      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7171            1      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7235            2      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7299            3      0.02%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7363            4      0.02%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7427            3      0.02%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7491            2      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7619            4      0.02%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7683            2      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7875            1      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7939            1      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8067            1      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8131            1      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8195           32      0.20%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8384-8387            1      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8448-8451            1      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8512-8515            1      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8640-8643            1      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8704-8707            3      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8768-8771            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8896-8899            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::10176-10179            1      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::21440-21443            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16233                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    533124306                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3448896806                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  721575000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                2194197500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      3694.17                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15204.22                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                23898.39                       # Average memory access latency
system.mem_ctrls.avgRdBW                        26.41                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.20                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                26.41                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.20                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.22                       # Average write queue length over time
system.mem_ctrls.readRowHits                   128820                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     343                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2402870.67                       # Average gap between requests
system.membus.throughput                     26610045                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               88996                       # Transaction distribution
system.membus.trans_dist::ReadResp              88996                       # Transaction distribution
system.membus.trans_dist::Writeback              1089                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55323                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       289727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 289727                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      9306112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             9306112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                9306112                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            51321960                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          458361462                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       191343806                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    136285266                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4821340                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    133768308                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       125522634                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.835854                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        21702296                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        26529                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            622828838                       # DTB read hits
system.switch_cpus.dtb.read_misses             617578                       # DTB read misses
system.switch_cpus.dtb.read_acv                   322                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        623446416                       # DTB read accesses
system.switch_cpus.dtb.write_hits           159384265                       # DTB write hits
system.switch_cpus.dtb.write_misses            116106                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       159500371                       # DTB write accesses
system.switch_cpus.dtb.data_hits            782213103                       # DTB hits
system.switch_cpus.dtb.data_misses             733684                       # DTB misses
system.switch_cpus.dtb.data_acv                   322                       # DTB access violations
system.switch_cpus.dtb.data_accesses        782946787                       # DTB accesses
system.switch_cpus.itb.fetch_hits           245100879                       # ITB hits
system.switch_cpus.itb.fetch_misses              3119                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       245103998                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles               1050215539                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    491020786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2187203890                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           191343806                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    147224930                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             375785138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        17915367                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      168207035                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         1266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        21920                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          267                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         245100879                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2341728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1047589919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.087844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.194916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        671804781     64.13%     64.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         35639413      3.40%     67.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         33782609      3.22%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         21365350      2.04%     72.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         35104074      3.35%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16550071      1.58%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18761202      1.79%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32490006      3.10%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        182092413     17.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1047589919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.182195                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.082624                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        503404649                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     158411840                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         370489196                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2906498                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12377735                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     22990235                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        180361                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2173157184                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        237374                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12377735                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        516836161                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        12176162                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    101930870                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         359907066                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      44361924                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2160997241                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1665                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          96996                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      28171395                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1779495163                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3035345371                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2989327451                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46017920                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         95724496                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8243737                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          561                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         127030944                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    630608152                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    164133110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     22747059                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     15211596                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2088322847                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1075                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2055657184                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       884798                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     86793706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     62862753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1047589919                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.962273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.881024                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    308044199     29.41%     29.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    210946248     20.14%     49.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    170915816     16.32%     65.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    134895309     12.88%     78.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     93905595      8.96%     87.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     72586682      6.93%     94.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     36293582      3.46%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     18143809      1.73%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1858679      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1047589919                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3842939     23.68%     23.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1435      0.01%     23.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           812      0.01%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             5      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           198      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult           61      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            25      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          412      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9234936     56.90%     80.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3150574     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1235277473     60.09%     60.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9357613      0.46%     60.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12006070      0.58%     61.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       376900      0.02%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6510024      0.32%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       189941      0.01%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2060794      0.10%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          406      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    625976081     30.45%     92.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    159787437      7.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2055657184                       # Type of FU issued
system.switch_cpus.iq.rate                   1.957367                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            16231397                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007896                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5106170497                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2139313679                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2007196504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     69849985                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     35981001                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34746067                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2032806446                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        34967690                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     20744083                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     22961432                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        25740                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       178770                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7122577                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3950                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        60046                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12377735                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6769826                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        177920                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2130370034                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5085532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     630608152                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    164133110                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          553                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         144763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         21478                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       178770                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3345358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1594209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4939567                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2049316616                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     623454401                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6340568                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42046112                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            782954818                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        179341536                       # Number of branches executed
system.switch_cpus.iew.exec_stores          159500417                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.951330                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2043893492                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2041942571                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1273588435                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1524648159                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.944308                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.835333                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     80046327                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4645568                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1035212184                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.970374                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.484723                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    421529896     40.72%     40.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    206678752     19.96%     60.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     92944829      8.98%     69.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     85039298      8.21%     77.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60019806      5.80%     83.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     39004970      3.77%     87.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28148967      2.72%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26694427      2.58%     92.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     75151239      7.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1035212184                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      75151239                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3074908612                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4251996067                       # The number of ROB writes
system.switch_cpus.timesIdled                   12582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2625620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.525108                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.525108                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.904371                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.904371                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2904922574                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1694661463                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25108300                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23474419                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4348889                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             47580                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.363007                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  465323048                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  569329347                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         513084.995738                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         463680.000010                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          976764.995747                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  60                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  60                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 7755384.133333                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 9488822.450000                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.449739                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.550261                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            6912.696565                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        69720                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        69720                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1       2078236                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2        2091769                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      5716364                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      5702831                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1241                       # number of replacements
system.l2.tags.tagsinuse                 70300.348875                       # Cycle average of tags in use
system.l2.tags.total_refs                     2044645                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     78124                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.171791                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    65333.345206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   242.415565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   931.444874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2812.970503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        980.172727                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.498454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.007106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.021461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.536349                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           59                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       892292                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  892351                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1198692                       # number of Writeback hits
system.l2.Writeback_hits::total               1198692                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       722924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                722924                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1615216                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1615275                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           59                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1615216                       # number of overall hits
system.l2.overall_hits::total                 1615275                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          521                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        88475                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 88996                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        55323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55323                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          521                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       143798                       # number of demand (read+write) misses
system.l2.demand_misses::total                 144319                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          521                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       143798                       # number of overall misses
system.l2.overall_misses::total                144319                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     33945616                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   4504000446                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4537946062                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3290736701                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3290736701                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     33945616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   7794737147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7828682763                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     33945616                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   7794737147                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7828682763                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          580                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       980767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              981347                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1198692                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1198692                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       778247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            778247                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          580                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1759014                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1759594                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          580                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1759014                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1759594                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.898276                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.090210                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.090688                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.071087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.071087                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.898276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.081749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082018                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.898276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.081749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082018                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 65154.733205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 50907.040927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 50990.449706                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 59482.253330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59482.253330                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 65154.733205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 54206.158271                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54245.683264                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 65154.733205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 54206.158271                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54245.683264                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1089                       # number of writebacks
system.l2.writebacks::total                      1089                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        88475                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            88996                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        55323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55323                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       143798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            144319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       143798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           144319                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     30001706                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3820099122                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3850100828                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2869626103                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2869626103                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     30001706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   6689725225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6719726931                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     30001706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   6689725225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6719726931                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.898276                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.090210                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.090688                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.071087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.071087                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.898276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.081749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082018                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.898276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.081749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082018                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57584.848369                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 43177.158768                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 43261.504202                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 51870.399346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51870.399346                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 57584.848369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 46521.684759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46561.623424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 57584.848369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 46521.684759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46561.623424                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   541373898                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             981347                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            981347                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1198692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           778247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          778246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4716719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4717879                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    189293120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          189330240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             189330240                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1783438110                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            689911                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1779321733                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2050415698                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 14936446.965751                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  14936446.965751                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               219                       # number of replacements
system.cpu.icache.tags.tagsinuse          3517.911983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1244843981                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          328108.587507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   452.057730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3065.854253                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.110366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.748500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858865                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    245100092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       245100092                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    245100092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        245100092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    245100092                       # number of overall hits
system.cpu.icache.overall_hits::total       245100092                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          778                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           778                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          778                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            778                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          778                       # number of overall misses
system.cpu.icache.overall_misses::total           778                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     44779861                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44779861                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     44779861                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44779861                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     44779861                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44779861                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    245100870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    245100870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    245100870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    245100870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    245100870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    245100870                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57557.661954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57557.661954                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57557.661954                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57557.661954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57557.661954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57557.661954                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1930                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    83.913043                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          198                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          198                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          198                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          580                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          580                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          580                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          580                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          580                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     34694003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34694003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     34694003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34694003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     34694003                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34694003                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59817.246552                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59817.246552                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 59817.246552                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59817.246552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 59817.246552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59817.246552                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          897117713                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          152990959                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 34018860.345526                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 5447703.994621                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  39466564.340147                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          579                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          579                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1549426.101900                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 264233.089810                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.854309                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.145691                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     235.122627                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        17370                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        17370                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       195775                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       493814                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       689589                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1664625                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1664625                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   338.126079                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1505399                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2958.322125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           779128187                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1508274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            516.569395                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2930.821307                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    27.500817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.715533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.006714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.722247                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    599777959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       599777959                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    154659575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      154659575                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          490                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    754437534                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        754437534                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    754437534                       # number of overall hits
system.cpu.dcache.overall_hits::total       754437534                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2253042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2253042                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2350467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2350467                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4603509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4603509                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4603509                       # number of overall misses
system.cpu.dcache.overall_misses::total       4603509                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  35093896260                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  35093896260                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  27551033382                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27551033382                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        10323                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        10323                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  62644929642                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62644929642                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  62644929642                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62644929642                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602031001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602031001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759041043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759041043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759041043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759041043                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003742                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014970                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006065                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15576.228166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15576.228166                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11721.514653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11721.514653                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5161.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5161.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 13608.082365                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13608.082365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 13608.082365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13608.082365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       343272                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        26359                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24509                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             152                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.005957                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   173.414474                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1198692                       # number of writebacks
system.cpu.dcache.writebacks::total           1198692                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1272211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1272211                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1572285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1572285                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2844496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2844496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2844496                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2844496                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       980831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       980831                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       778182                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       778182                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1759013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1759013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1759013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1759013                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   8095182341                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8095182341                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   6159941126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6159941126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data         3663                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total         3663                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  14255123467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14255123467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  14255123467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14255123467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.002033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002317                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002317                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8253.391605                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8253.391605                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  7915.810345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7915.810345                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  8104.046682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8104.046682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  8104.046682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8104.046682                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
