Timing Analyzer report for openMSP430_fpga
Mon Mar 18 03:20:54 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'
 41. Fast 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Mon Mar 18 03:20:49 2019 ;
+-----------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+
; FPGA_CLK1_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                                     ; { FPGA_CLK1_50 }                                      ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 62.500 ; 16.0 MHz  ; 0.000 ; 31.250 ; 50.00      ; 25        ; 8           ;       ;        ;           ;            ; false    ; FPGA_CLK1_50 ; pll_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 31.250 ; 32.0 MHz  ; 0.000 ; 15.625 ; 50.00      ; 25        ; 16          ;       ;        ;           ;            ; false    ; FPGA_CLK1_50 ; pll_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_0|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 38.38 MHz ; 38.38 MHz       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 46.75 MHz ; 46.75 MHz       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -0.470 ; -1.553        ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.474 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; -1.352 ; -2.686        ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 17.712 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 58.547 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.889 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.747  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.373 ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.985 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.470 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.532     ; 13.461     ;
; -0.456 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.532     ; 13.447     ;
; -0.342 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.529     ; 13.336     ;
; -0.328 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.529     ; 13.322     ;
; -0.322 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.220     ; 13.625     ;
; -0.308 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.220     ; 13.611     ;
; -0.289 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.528     ; 13.284     ;
; -0.234 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.531     ; 13.226     ;
; -0.195 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.524     ; 13.194     ;
; -0.194 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.540     ; 13.177     ;
; -0.185 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.536     ; 13.172     ;
; -0.181 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.524     ; 13.180     ;
; -0.180 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.540     ; 13.163     ;
; -0.161 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.525     ; 13.159     ;
; -0.141 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.216     ; 13.448     ;
; -0.134 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.546     ; 13.111     ;
; -0.125 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg    ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.527     ; 13.121     ;
; -0.120 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.546     ; 13.097     ;
; -0.111 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg    ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.527     ; 13.107     ;
; -0.106 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.528     ; 13.101     ;
; -0.104 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.528     ; 13.099     ;
; -0.086 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.219     ; 13.390     ;
; -0.067 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.223     ; 13.367     ;
; -0.053 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.223     ; 13.353     ;
; -0.036 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.539     ; 13.020     ;
; -0.031 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.220     ; 13.334     ;
; -0.022 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.539     ; 13.006     ;
; -0.017 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.220     ; 13.320     ;
; -0.014 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.520     ; 13.017     ;
; -0.004 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.539     ; 12.988     ;
; 0.024  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.525     ; 12.974     ;
; 0.027  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.532     ; 12.964     ;
; 0.028  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.549     ; 12.946     ;
; 0.041  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.523     ; 12.959     ;
; 0.042  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.549     ; 12.932     ;
; 0.044  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.216     ; 13.263     ;
; 0.047  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.542     ; 12.934     ;
; 0.053  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[7]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.529     ; 12.941     ;
; 0.055  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.524     ; 12.925     ;
; 0.055  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_9  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.524     ; 12.925     ;
; 0.056  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg    ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.523     ; 12.944     ;
; 0.060  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_2  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.524     ; 12.920     ;
; 0.060  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_3  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.524     ; 12.920     ;
; 0.060  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_10 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.524     ; 12.920     ;
; 0.062  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.534     ; 12.927     ;
; 0.063  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg    ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.541     ; 12.919     ;
; 0.071  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.530     ; 12.922     ;
; 0.073  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.223     ; 13.227     ;
; 0.076  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.554     ; 12.893     ;
; 0.076  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.534     ; 12.913     ;
; 0.077  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg    ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.541     ; 12.905     ;
; 0.084  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_5  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.522     ; 12.898     ;
; 0.085  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.550     ; 12.888     ;
; 0.087  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_4  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.523     ; 12.894     ;
; 0.087  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_7  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.523     ; 12.894     ;
; 0.087  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.223     ; 13.213     ;
; 0.090  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a11~porta_we_reg ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.540     ; 12.893     ;
; 0.090  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.554     ; 12.879     ;
; 0.096  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.536     ; 12.891     ;
; 0.099  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a11~porta_we_reg ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.536     ; 12.888     ;
; 0.101  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_1  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.521     ; 12.882     ;
; 0.102  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.545     ; 12.876     ;
; 0.104  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a11~porta_we_reg ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.540     ; 12.879     ;
; 0.105  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a4~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.549     ; 12.869     ;
; 0.105  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.532     ; 12.886     ;
; 0.106  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|sram_dout[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.520     ; 12.897     ;
; 0.110  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[2]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.531     ; 12.882     ;
; 0.110  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.536     ; 12.877     ;
; 0.111  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg    ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.526     ; 12.886     ;
; 0.114  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.219     ; 13.190     ;
; 0.117  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.532     ; 12.874     ;
; 0.118  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.525     ; 12.880     ;
; 0.119  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a4~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.549     ; 12.855     ;
; 0.126  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.528     ; 12.869     ;
; 0.126  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.536     ; 12.861     ;
; 0.126  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.548     ; 12.849     ;
; 0.127  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.521     ; 12.875     ;
; 0.131  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.532     ; 12.860     ;
; 0.131  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.540     ; 12.852     ;
; 0.132  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.525     ; 12.866     ;
; 0.137  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.523     ; 12.863     ;
; 0.140  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.548     ; 12.835     ;
; 0.145  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.535     ; 12.843     ;
; 0.150  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.216     ; 13.157     ;
; 0.151  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.523     ; 12.849     ;
; 0.152  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.223     ; 13.148     ;
; 0.155  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.529     ; 12.839     ;
; 0.157  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[7]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.537     ; 12.829     ;
; 0.159  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_14 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.524     ; 12.821     ;
; 0.166  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.223     ; 13.134     ;
; 0.169  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.222     ; 13.132     ;
; 0.171  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.520     ; 12.832     ;
; 0.174  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.223     ; 13.126     ;
; 0.175  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.220     ; 13.128     ;
; 0.181  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[7]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.526     ; 12.816     ;
; 0.183  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|sram_dout[14]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.523     ; 12.817     ;
; 0.183  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|rnw               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.521     ; 12.800     ;
; 0.183  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|rnw~_Duplicate_9  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.521     ; 12.800     ;
; 0.187  ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a8~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.552     ; 12.784     ;
; 0.188  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.223     ; 13.112     ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 10.474 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.760      ; 22.564     ;
; 10.525 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.762      ; 22.515     ;
; 10.526 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.736      ; 22.488     ;
; 10.531 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.752      ; 22.499     ;
; 10.561 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.750      ; 22.467     ;
; 10.577 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 22.439     ;
; 10.583 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.728      ; 22.423     ;
; 10.613 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.726      ; 22.391     ;
; 10.636 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.736      ; 22.378     ;
; 10.666 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.754      ; 22.366     ;
; 10.687 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 22.329     ;
; 10.693 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.728      ; 22.313     ;
; 10.698 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.754      ; 22.334     ;
; 10.714 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.763      ; 22.327     ;
; 10.718 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.730      ; 22.290     ;
; 10.720 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.760      ; 22.318     ;
; 10.723 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.726      ; 22.281     ;
; 10.750 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.730      ; 22.258     ;
; 10.766 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.739      ; 22.251     ;
; 10.771 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.762      ; 22.269     ;
; 10.777 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.752      ; 22.253     ;
; 10.807 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.750      ; 22.221     ;
; 10.814 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.748      ; 22.212     ;
; 10.828 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.730      ; 22.180     ;
; 10.829 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.744      ; 22.193     ;
; 10.845 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.747      ; 22.180     ;
; 10.848 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.763      ; 22.193     ;
; 10.857 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.747      ; 22.168     ;
; 10.860 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.730      ; 22.148     ;
; 10.866 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.724      ; 22.136     ;
; 10.876 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.739      ; 22.141     ;
; 10.878 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.764      ; 22.164     ;
; 10.881 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.720      ; 22.117     ;
; 10.886 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.765      ; 22.157     ;
; 10.887 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.766      ; 22.157     ;
; 10.897 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.723      ; 22.104     ;
; 10.900 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.739      ; 22.117     ;
; 10.909 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.723      ; 22.092     ;
; 10.910 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.736      ; 22.104     ;
; 10.912 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.754      ; 22.120     ;
; 10.920 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.748      ; 22.106     ;
; 10.930 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.740      ; 22.088     ;
; 10.938 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.741      ; 22.081     ;
; 10.939 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.742      ; 22.081     ;
; 10.944 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.754      ; 22.088     ;
; 10.960 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.763      ; 22.081     ;
; 10.961 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 22.055     ;
; 10.967 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.728      ; 22.039     ;
; 10.972 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.724      ; 22.030     ;
; 10.976 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.724      ; 22.026     ;
; 10.991 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.720      ; 22.007     ;
; 10.997 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.726      ; 22.007     ;
; 11.007 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.723      ; 21.994     ;
; 11.010 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.739      ; 22.007     ;
; 11.019 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.723      ; 21.982     ;
; 11.030 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 21.986     ;
; 11.040 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.740      ; 21.978     ;
; 11.048 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.741      ; 21.971     ;
; 11.049 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.742      ; 21.971     ;
; 11.050 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 21.966     ;
; 11.060 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.748      ; 21.966     ;
; 11.061 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.762      ; 21.979     ;
; 11.071 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.736      ; 21.943     ;
; 11.075 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.744      ; 21.947     ;
; 11.082 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.724      ; 21.920     ;
; 11.082 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.714      ; 21.910     ;
; 11.091 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.747      ; 21.934     ;
; 11.094 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.763      ; 21.947     ;
; 11.102 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.730      ; 21.906     ;
; 11.102 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.714      ; 21.890     ;
; 11.103 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.747      ; 21.922     ;
; 11.113 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 21.903     ;
; 11.123 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.712      ; 21.867     ;
; 11.124 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.764      ; 21.918     ;
; 11.132 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.765      ; 21.911     ;
; 11.133 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.766      ; 21.911     ;
; 11.134 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.730      ; 21.874     ;
; 11.150 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.739      ; 21.867     ;
; 11.159 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.736      ; 21.855     ;
; 11.160 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.740      ; 21.858     ;
; 11.166 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.748      ; 21.860     ;
; 11.192 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.714      ; 21.800     ;
; 11.210 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 21.806     ;
; 11.212 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.714      ; 21.780     ;
; 11.212 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.716      ; 21.782     ;
; 11.216 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.728      ; 21.790     ;
; 11.223 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 21.793     ;
; 11.233 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.712      ; 21.757     ;
; 11.246 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.726      ; 21.758     ;
; 11.250 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.724      ; 21.752     ;
; 11.265 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.720      ; 21.733     ;
; 11.276 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 21.740     ;
; 11.281 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.723      ; 21.720     ;
; 11.282 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.754      ; 21.750     ;
; 11.284 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.739      ; 21.733     ;
; 11.293 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.723      ; 21.708     ;
; 11.296 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.738      ; 21.720     ;
; 11.307 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.762      ; 21.733     ;
; 11.314 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.740      ; 21.704     ;
; 11.317 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.736      ; 21.697     ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.352 ; ext_de0_sram:ram|ram_dout[12]                                                                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.206      ; 1.031      ;
; -1.334 ; ext_de0_sram:ram|ram_dout[14]                                                                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.206      ; 1.049      ;
; 0.357  ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361  ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361  ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373  ; omsp_timerA:timerA_0|tacctl1[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.377  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.377  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.378  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.598      ;
; 0.379  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.380  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380  ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.598      ;
; 0.385  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.386  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.391  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.392  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.392  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.413  ; omsp_timerA:timerA_0|tacctl0[4]                                                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.632      ;
; 0.414  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.633      ;
; 0.433  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.653      ;
; 0.478  ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479  ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.480  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.699      ;
; 0.486  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                                              ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.704      ;
; 0.487  ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[8]                                                              ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[8]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.706      ;
; 0.487  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.706      ;
; 0.489  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.708      ;
; 0.493  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.712      ;
; 0.495  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.714      ;
; 0.498  ; omsp_timerA:timerA_0|tar[14]                                                                                             ; omsp_timerA:timerA_0|taccr1[14]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.717      ;
; 0.500  ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[4]                                                               ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.720      ;
; 0.510  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.729      ;
; 0.514  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.733      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 17.712 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[15]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 2.404      ;
; 17.712 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[1]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 2.404      ;
; 17.712 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[9]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 2.404      ;
; 17.999 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[10]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 2.691      ;
; 17.999 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[2]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 2.691      ;
; 18.015 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.389      ; 2.956      ;
; 18.070 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[11]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.116      ; 2.738      ;
; 18.070 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[13]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.116      ; 2.738      ;
; 18.070 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[5]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.116      ; 2.738      ;
; 18.070 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[3]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.116      ; 2.738      ;
; 18.179 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[6]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.251     ; 2.480      ;
; 18.179 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[14]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.251     ; 2.480      ;
; 18.204 ; ext_de0_sram:ram|ram_dout[14]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.390      ; 3.146      ;
; 18.275 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[8]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.132      ; 2.959      ;
; 18.275 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[0]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.132      ; 2.959      ;
; 18.433 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[12]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.250     ; 2.735      ;
; 18.433 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[4]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.250     ; 2.735      ;
; 18.522 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.389      ; 3.463      ;
; 18.542 ; ext_de0_sram:ram|ram_dout[6]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.390      ; 3.484      ;
; 18.565 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[7]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.142      ; 3.259      ;
; 18.611 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[15]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 3.303      ;
; 18.611 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[1]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 3.303      ;
; 18.611 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[9]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 3.303      ;
; 18.711 ; ext_de0_sram:ram|ram_dout[14]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.390      ; 3.653      ;
; 18.898 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[10]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 3.590      ;
; 18.898 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[2]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.140      ; 3.590      ;
; 18.963 ; ext_de0_sram:ram|ram_dout[10]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.015      ; 3.530      ;
; 18.969 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[11]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.116      ; 3.637      ;
; 18.969 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[13]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.116      ; 3.637      ;
; 18.969 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[5]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.116      ; 3.637      ;
; 18.969 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[3]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.116      ; 3.637      ;
; 19.049 ; ext_de0_sram:ram|ram_dout[6]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.390      ; 3.991      ;
; 19.078 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[6]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.251     ; 3.379      ;
; 19.078 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[14]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.251     ; 3.379      ;
; 19.096 ; ext_de0_sram:ram|ram_dout[11]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.037      ; 3.685      ;
; 19.147 ; ext_de0_sram:ram|ram_dout[8]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.054      ; 3.753      ;
; 19.157 ; ext_de0_sram:ram|ram_dout[4]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.389      ; 4.098      ;
; 19.174 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[8]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.132      ; 3.858      ;
; 19.174 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[0]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.132      ; 3.858      ;
; 19.332 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[12]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.250     ; 3.634      ;
; 19.332 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[4]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.250     ; 3.634      ;
; 19.356 ; ext_de0_sram:ram|ram_dout[13]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.037      ; 3.945      ;
; 19.364 ; ext_de0_sram:ram|ram_dout[0]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.054      ; 3.970      ;
; 19.451 ; ext_de0_sram:ram|ram_dout[7]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.013      ; 4.016      ;
; 19.464 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[7]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.142      ; 4.158      ;
; 19.470 ; ext_de0_sram:ram|ram_dout[9]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.014      ; 4.036      ;
; 19.470 ; ext_de0_sram:ram|ram_dout[10]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.015      ; 4.037      ;
; 19.503 ; ext_de0_sram:ram|ram_dout[15]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.014      ; 4.069      ;
; 19.603 ; ext_de0_sram:ram|ram_dout[11]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.037      ; 4.192      ;
; 19.616 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.486     ; 2.682      ;
; 19.654 ; ext_de0_sram:ram|ram_dout[8]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.054      ; 4.260      ;
; 19.662 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.479     ; 2.735      ;
; 19.664 ; ext_de0_sram:ram|ram_dout[4]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.389      ; 4.605      ;
; 19.709 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                    ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.477     ; 2.784      ;
; 19.734 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 2.795      ;
; 19.737 ; ext_de0_sram:ram|ram_dout[15]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.014      ; 4.303      ;
; 19.740 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 2.801      ;
; 19.746 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                   ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.489     ; 2.809      ;
; 19.778 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 2.839      ;
; 19.786 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.478     ; 2.860      ;
; 19.791 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 2.852      ;
; 19.797 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 2.858      ;
; 19.801 ; ext_de0_sram:ram|ram_dout[1]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.014      ; 4.367      ;
; 19.802 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                          ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 2.863      ;
; 19.829 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.489     ; 2.892      ;
; 19.850 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.486     ; 2.916      ;
; 19.863 ; ext_de0_sram:ram|ram_dout[13]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.037      ; 4.452      ;
; 19.871 ; ext_de0_sram:ram|ram_dout[0]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.054      ; 4.477      ;
; 19.896 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.479     ; 2.969      ;
; 19.903 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                    ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.477     ; 2.978      ;
; 19.929 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.479     ; 3.002      ;
; 19.930 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.478     ; 3.004      ;
; 19.939 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.479     ; 3.012      ;
; 19.957 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.490     ; 3.019      ;
; 19.958 ; ext_de0_sram:ram|ram_dout[7]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.013      ; 4.523      ;
; 19.977 ; ext_de0_sram:ram|ram_dout[9]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.014      ; 4.543      ;
; 19.978 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 3.039      ;
; 19.984 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 3.045      ;
; 19.996 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.490     ; 3.058      ;
; 19.997 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.490     ; 3.059      ;
; 20.012 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15] ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 3.073      ;
; 20.014 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                           ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.479     ; 3.087      ;
; 20.017 ; ext_de0_sram:ram|ram_dout[2]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.015      ; 4.584      ;
; 20.020 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]              ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.478     ; 3.094      ;
; 20.024 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[13] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.481     ; 3.095      ;
; 20.025 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|SRAM_ADDR[11]     ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.004      ; 4.525      ;
; 20.045 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.490     ; 3.107      ;
; 20.070 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.491     ; 3.131      ;
; 20.095 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.489     ; 3.158      ;
; 20.096 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                         ; ext_de0_sram:ram|SRAM_ADDR[10]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.898     ; 2.694      ;
; 20.110 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[9]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.480     ; 3.182      ;
; 20.115 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                   ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.489     ; 3.178      ;
; 20.147 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.479     ; 3.220      ;
; 20.174 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.476     ; 3.250      ;
; 20.179 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                 ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.476     ; 3.255      ;
; 20.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.487     ; 3.251      ;
; 20.189 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|SRAM_CE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.007      ; 4.692      ;
; 20.193 ; ext_de0_sram:ram|ram_dout[3]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.037      ; 4.782      ;
; 20.201 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                 ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.476     ; 3.277      ;
; 20.203 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.473     ; 3.282      ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.100     ; 3.838      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.100     ; 3.838      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.100     ; 3.838      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.100     ; 3.838      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 3.844      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.841      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.089     ; 3.848      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.089     ; 3.848      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.089     ; 3.848      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.849      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.849      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.849      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.849      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.849      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.849      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.849      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.849      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.097     ; 3.840      ;
; 58.548 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.100     ; 3.837      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.563 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.073     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.564 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 3.849      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.568 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.841      ;
; 58.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.077     ; 3.839      ;
; 58.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.077     ; 3.839      ;
; 58.574 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.064     ; 3.847      ;
; 58.574 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.064     ; 3.847      ;
; 58.574 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.064     ; 3.847      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.889 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.108      ;
; 0.889 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.108      ;
; 0.889 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.108      ;
; 0.889 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.108      ;
; 1.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.531      ;
; 1.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.531      ;
; 1.788 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.006      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 1.799 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.045      ;
; 2.062 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.288      ;
; 2.062 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.288      ;
; 2.230 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.455      ;
; 2.230 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.455      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 3.451      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 3.451      ;
; 2.826 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 3.454      ;
; 2.853 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[14]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.458      ;
; 2.853 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[12]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.458      ;
; 2.853 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[15]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.458      ;
; 2.866 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.454      ;
; 2.866 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.454      ;
; 2.872 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.442      ;
; 2.872 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.442      ;
; 2.872 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.442      ;
; 2.872 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.442      ;
; 2.872 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.442      ;
; 2.877 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 3.452      ;
; 2.877 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 3.452      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[9]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[16] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[17] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.465      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[14]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[11]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[11]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[10]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[10]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[7]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[4]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[3]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[2]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.451      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.448      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.448      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.448      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.448      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.448      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.448      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.464      ;
; 3.203 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_DONE                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.448      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.453      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[14]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.453      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[6]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.453      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[4]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.453      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[3]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.453      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[2]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.453      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.449      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[2]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.455      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[10]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[5]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.448      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[5]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.448      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[12]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[4]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.438      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[6]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.448      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[6]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.448      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.455      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[14]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[7]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.448      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[7]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.448      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[6]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.438      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[3]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.448      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[11]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[11]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[1]                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.452      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.449      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[1]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.450      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[1]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.458      ;
; 3.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.459      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 119.007 ns




+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 42.81 MHz ; 42.81 MHz       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 52.33 MHz ; 52.33 MHz       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 1.157  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 12.633 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; -1.197 ; -2.384        ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 17.472 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 58.988 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.800 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.709  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.368 ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.965 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.157 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.260     ; 12.111     ;
; 1.171 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.260     ; 12.097     ;
; 1.314 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.982     ; 12.232     ;
; 1.321 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.257     ; 11.950     ;
; 1.328 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.982     ; 12.218     ;
; 1.333 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.256     ; 11.939     ;
; 1.335 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.257     ; 11.936     ;
; 1.368 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.259     ; 11.901     ;
; 1.450 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.253     ; 11.825     ;
; 1.459 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.271     ; 11.798     ;
; 1.460 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.268     ; 11.800     ;
; 1.464 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.253     ; 11.811     ;
; 1.473 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.271     ; 11.784     ;
; 1.474 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.268     ; 11.786     ;
; 1.490 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.978     ; 12.060     ;
; 1.496 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.264     ; 11.768     ;
; 1.497 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.253     ; 11.778     ;
; 1.508 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg    ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.257     ; 11.763     ;
; 1.512 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.257     ; 11.759     ;
; 1.522 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg    ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.257     ; 11.749     ;
; 1.525 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.981     ; 12.022     ;
; 1.532 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.256     ; 11.740     ;
; 1.572 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.982     ; 11.974     ;
; 1.574 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.983     ; 11.971     ;
; 1.586 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.982     ; 11.960     ;
; 1.588 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.983     ; 11.957     ;
; 1.596 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.265     ; 11.667     ;
; 1.610 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.265     ; 11.653     ;
; 1.626 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.249     ; 11.653     ;
; 1.628 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[7]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.257     ; 11.643     ;
; 1.629 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.983     ; 11.916     ;
; 1.632 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.274     ; 11.622     ;
; 1.633 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.260     ; 11.635     ;
; 1.634 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.253     ; 11.620     ;
; 1.634 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_9  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.253     ; 11.620     ;
; 1.635 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.267     ; 11.626     ;
; 1.640 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_2  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.615     ;
; 1.640 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_3  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.615     ;
; 1.640 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_10 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.615     ;
; 1.643 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.983     ; 11.902     ;
; 1.646 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.274     ; 11.608     ;
; 1.647 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.267     ; 11.614     ;
; 1.653 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_5  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.251     ; 11.603     ;
; 1.661 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.615     ;
; 1.665 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_1  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.250     ; 11.592     ;
; 1.666 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_4  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.589     ;
; 1.666 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_7  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.589     ;
; 1.669 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.979     ; 11.880     ;
; 1.670 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.270     ; 11.588     ;
; 1.676 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.254     ; 11.598     ;
; 1.681 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg    ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.266     ; 11.581     ;
; 1.684 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg    ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.253     ; 11.591     ;
; 1.691 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.254     ; 11.583     ;
; 1.693 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[2]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.260     ; 11.575     ;
; 1.695 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg    ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.266     ; 11.567     ;
; 1.700 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.273     ; 11.555     ;
; 1.704 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a4~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.274     ; 11.550     ;
; 1.704 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.262     ; 11.562     ;
; 1.705 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.254     ; 11.569     ;
; 1.706 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|sram_dout[14]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.251     ; 11.571     ;
; 1.711 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.250     ; 11.567     ;
; 1.712 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.280     ; 11.536     ;
; 1.714 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.273     ; 11.541     ;
; 1.715 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|sram_dout[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.249     ; 11.564     ;
; 1.718 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a4~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.274     ; 11.536     ;
; 1.718 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.262     ; 11.548     ;
; 1.719 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg    ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.256     ; 11.553     ;
; 1.724 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.258     ; 11.546     ;
; 1.726 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a11~porta_we_reg ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.268     ; 11.534     ;
; 1.726 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.280     ; 11.522     ;
; 1.731 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_14 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.524     ;
; 1.737 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.260     ; 11.531     ;
; 1.740 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a11~porta_we_reg ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.268     ; 11.520     ;
; 1.740 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.265     ; 11.523     ;
; 1.743 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_we_reg   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.533     ;
; 1.748 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.978     ; 11.802     ;
; 1.748 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.276     ; 11.504     ;
; 1.750 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.979     ; 11.799     ;
; 1.751 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.260     ; 11.517     ;
; 1.754 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.265     ; 11.509     ;
; 1.757 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_we_reg   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.252     ; 11.519     ;
; 1.762 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a11~porta_we_reg ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.264     ; 11.502     ;
; 1.762 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.256     ; 11.510     ;
; 1.766 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.983     ; 11.779     ;
; 1.769 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[5]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.260     ; 11.499     ;
; 1.772 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.261     ; 11.495     ;
; 1.772 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.982     ; 11.774     ;
; 1.774 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_8  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.249     ; 11.484     ;
; 1.774 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg   ; ext_de0_sram:ram|rnw~_Duplicate_11 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.249     ; 11.484     ;
; 1.776 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg   ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.261     ; 11.491     ;
; 1.780 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.983     ; 11.765     ;
; 1.783 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.981     ; 11.764     ;
; 1.785 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                   ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.982     ; 11.761     ;
; 1.785 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_ADDR[7]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.979     ; 11.764     ;
; 1.786 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                   ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.982     ; 11.760     ;
; 1.787 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a8~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.279     ; 11.462     ;
; 1.789 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                   ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.983     ; 11.756     ;
; 1.790 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.982     ; 11.756     ;
; 1.791 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a6~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -2.268     ; 11.469     ;
; 1.791 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                   ; ext_de0_sram:ram|rnw               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.975     ; 11.741     ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 12.633 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.558      ; 20.195     ;
; 12.673 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.564      ; 20.161     ;
; 12.699 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.553      ; 20.124     ;
; 12.711 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.535      ; 20.094     ;
; 12.725 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.552      ; 20.097     ;
; 12.751 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.541      ; 20.060     ;
; 12.777 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.530      ; 20.023     ;
; 12.803 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.529      ; 19.996     ;
; 12.813 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.535      ; 19.992     ;
; 12.818 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.555      ; 20.007     ;
; 12.838 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.561      ; 19.993     ;
; 12.844 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.555      ; 19.981     ;
; 12.853 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.541      ; 19.958     ;
; 12.857 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.564      ; 19.977     ;
; 12.861 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.558      ; 19.967     ;
; 12.863 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.563      ; 19.970     ;
; 12.864 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.563      ; 19.969     ;
; 12.875 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.562      ; 19.957     ;
; 12.879 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.530      ; 19.921     ;
; 12.896 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.532      ; 19.906     ;
; 12.901 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.564      ; 19.933     ;
; 12.905 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.529      ; 19.894     ;
; 12.916 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.538      ; 19.892     ;
; 12.922 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.532      ; 19.880     ;
; 12.927 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.553      ; 19.896     ;
; 12.935 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.541      ; 19.876     ;
; 12.941 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.869     ;
; 12.942 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.868     ;
; 12.948 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.550      ; 19.872     ;
; 12.953 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.552      ; 19.869     ;
; 12.953 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.539      ; 19.856     ;
; 12.959 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.544      ; 19.855     ;
; 12.974 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.548      ; 19.844     ;
; 12.985 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.548      ; 19.833     ;
; 12.998 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.532      ; 19.804     ;
; 13.018 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.538      ; 19.790     ;
; 13.024 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.532      ; 19.778     ;
; 13.026 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.527      ; 19.771     ;
; 13.036 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.535      ; 19.769     ;
; 13.037 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.541      ; 19.774     ;
; 13.037 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.521      ; 19.754     ;
; 13.040 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.550      ; 19.780     ;
; 13.043 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.767     ;
; 13.044 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.766     ;
; 13.046 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.555      ; 19.779     ;
; 13.052 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.525      ; 19.743     ;
; 13.055 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.539      ; 19.754     ;
; 13.063 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.525      ; 19.732     ;
; 13.066 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.561      ; 19.765     ;
; 13.072 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.555      ; 19.753     ;
; 13.076 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.541      ; 19.735     ;
; 13.085 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.564      ; 19.749     ;
; 13.091 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.563      ; 19.742     ;
; 13.092 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.563      ; 19.741     ;
; 13.102 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.530      ; 19.698     ;
; 13.103 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.562      ; 19.729     ;
; 13.118 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.692     ;
; 13.118 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.527      ; 19.679     ;
; 13.128 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.529      ; 19.671     ;
; 13.128 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.527      ; 19.669     ;
; 13.131 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.679     ;
; 13.139 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.521      ; 19.652     ;
; 13.140 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.560      ; 19.690     ;
; 13.144 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.536      ; 19.662     ;
; 13.154 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.525      ; 19.641     ;
; 13.165 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.525      ; 19.630     ;
; 13.176 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.550      ; 19.644     ;
; 13.182 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.542      ; 19.630     ;
; 13.187 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.544      ; 19.627     ;
; 13.196 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.517      ; 19.591     ;
; 13.202 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.548      ; 19.616     ;
; 13.209 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.517      ; 19.578     ;
; 13.213 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.548      ; 19.605     ;
; 13.218 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.537      ; 19.589     ;
; 13.220 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.527      ; 19.577     ;
; 13.221 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.532      ; 19.581     ;
; 13.222 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.513      ; 19.561     ;
; 13.241 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.538      ; 19.567     ;
; 13.247 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.532      ; 19.555     ;
; 13.256 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.535      ; 19.549     ;
; 13.260 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.541      ; 19.551     ;
; 13.260 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.519      ; 19.529     ;
; 13.266 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.544     ;
; 13.267 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.543     ;
; 13.268 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.550      ; 19.552     ;
; 13.270 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.556      ; 19.556     ;
; 13.278 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.539      ; 19.531     ;
; 13.296 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.541      ; 19.515     ;
; 13.298 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.517      ; 19.489     ;
; 13.311 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.517      ; 19.476     ;
; 13.320 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.537      ; 19.487     ;
; 13.322 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.530      ; 19.478     ;
; 13.324 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.513      ; 19.459     ;
; 13.346 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.464     ;
; 13.348 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.529      ; 19.451     ;
; 13.348 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.533      ; 19.455     ;
; 13.351 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.527      ; 19.446     ;
; 13.359 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.540      ; 19.451     ;
; 13.362 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.521      ; 19.429     ;
; 13.362 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.519      ; 19.427     ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.197 ; ext_de0_sram:ram|ram_dout[12]                                                                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.964      ; 0.931      ;
; -1.187 ; ext_de0_sram:ram|ram_dout[14]                                                                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.965      ; 0.942      ;
; 0.311  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312  ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320  ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321  ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.335  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.535      ;
; 0.336  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.336  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.336  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.336  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.337  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338  ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339  ; omsp_timerA:timerA_0|tacctl1[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340  ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.343  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.543      ;
; 0.344  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.344  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.348  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.350  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.548      ;
; 0.376  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.575      ;
; 0.377  ; omsp_timerA:timerA_0|tacctl0[4]                                                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.575      ;
; 0.386  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.585      ;
; 0.431  ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.432  ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.433  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.438  ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[8]                                                              ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[8]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.637      ;
; 0.438  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                                              ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.636      ;
; 0.438  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.637      ;
; 0.440  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.638      ;
; 0.440  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.639      ;
; 0.444  ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[4]                                                               ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.643      ;
; 0.449  ; omsp_timerA:timerA_0|tar[14]                                                                                             ; omsp_timerA:timerA_0|taccr1[14]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.648      ;
; 0.451  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.650      ;
; 0.456  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.654      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 17.472 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[15]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 2.152      ;
; 17.472 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[1]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 2.152      ;
; 17.472 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[9]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 2.152      ;
; 17.751 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[10]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 2.431      ;
; 17.751 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[2]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 2.431      ;
; 17.812 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.331      ; 2.682      ;
; 17.843 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[11]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.118      ; 2.500      ;
; 17.843 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[13]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.118      ; 2.500      ;
; 17.843 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[5]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.118      ; 2.500      ;
; 17.843 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[3]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.118      ; 2.500      ;
; 17.911 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[6]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.210     ; 2.240      ;
; 17.911 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[14]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.210     ; 2.240      ;
; 17.992 ; ext_de0_sram:ram|ram_dout[14]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.333      ; 2.864      ;
; 18.022 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[8]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.132      ; 2.693      ;
; 18.022 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[0]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.132      ; 2.693      ;
; 18.152 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[12]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.208     ; 2.483      ;
; 18.152 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[4]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.208     ; 2.483      ;
; 18.248 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[7]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.143      ; 2.930      ;
; 18.267 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.331      ; 3.137      ;
; 18.271 ; ext_de0_sram:ram|ram_dout[6]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.333      ; 3.143      ;
; 18.303 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[15]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 2.983      ;
; 18.303 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[1]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 2.983      ;
; 18.303 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[9]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 2.983      ;
; 18.451 ; ext_de0_sram:ram|ram_dout[14]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.333      ; 3.323      ;
; 18.582 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[10]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 3.262      ;
; 18.582 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[2]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.141      ; 3.262      ;
; 18.663 ; ext_de0_sram:ram|ram_dout[10]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.004     ; 3.198      ;
; 18.674 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[11]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.118      ; 3.331      ;
; 18.674 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[13]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.118      ; 3.331      ;
; 18.674 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[5]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.118      ; 3.331      ;
; 18.674 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[3]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.118      ; 3.331      ;
; 18.726 ; ext_de0_sram:ram|ram_dout[6]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.333      ; 3.598      ;
; 18.742 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[6]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.210     ; 3.071      ;
; 18.742 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[14]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.210     ; 3.071      ;
; 18.787 ; ext_de0_sram:ram|ram_dout[11]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.018      ; 3.344      ;
; 18.825 ; ext_de0_sram:ram|ram_dout[4]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.331      ; 3.695      ;
; 18.842 ; ext_de0_sram:ram|ram_dout[8]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.032      ; 3.413      ;
; 18.853 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[8]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.132      ; 3.524      ;
; 18.853 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[0]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.132      ; 3.524      ;
; 18.983 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[12]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.208     ; 3.314      ;
; 18.983 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[4]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.208     ; 3.314      ;
; 19.002 ; ext_de0_sram:ram|ram_dout[0]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.032      ; 3.573      ;
; 19.022 ; ext_de0_sram:ram|ram_dout[13]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.018      ; 3.579      ;
; 19.079 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[7]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.143      ; 3.761      ;
; 19.099 ; ext_de0_sram:ram|ram_dout[7]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.006     ; 3.632      ;
; 19.116 ; ext_de0_sram:ram|ram_dout[9]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.004     ; 3.651      ;
; 19.118 ; ext_de0_sram:ram|ram_dout[10]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.004     ; 3.653      ;
; 19.171 ; ext_de0_sram:ram|ram_dout[15]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.004     ; 3.706      ;
; 19.228 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.336     ; 2.431      ;
; 19.242 ; ext_de0_sram:ram|ram_dout[11]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.018      ; 3.799      ;
; 19.267 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.475      ;
; 19.280 ; ext_de0_sram:ram|ram_dout[4]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.331      ; 4.150      ;
; 19.297 ; ext_de0_sram:ram|ram_dout[8]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.032      ; 3.868      ;
; 19.304 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                    ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.330     ; 2.513      ;
; 19.314 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                   ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.338     ; 2.515      ;
; 19.321 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.342     ; 2.518      ;
; 19.332 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.342     ; 2.529      ;
; 19.374 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.341     ; 2.572      ;
; 19.377 ; ext_de0_sram:ram|ram_dout[15]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.004     ; 3.912      ;
; 19.389 ; ext_de0_sram:ram|ram_dout[1]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.004     ; 3.924      ;
; 19.392 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.600      ;
; 19.396 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                          ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.342     ; 2.593      ;
; 19.408 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.342     ; 2.605      ;
; 19.418 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.338     ; 2.619      ;
; 19.425 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.342     ; 2.622      ;
; 19.434 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.336     ; 2.637      ;
; 19.457 ; ext_de0_sram:ram|ram_dout[0]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.032      ; 4.028      ;
; 19.459 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.667      ;
; 19.477 ; ext_de0_sram:ram|ram_dout[13]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.018      ; 4.034      ;
; 19.497 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                    ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.330     ; 2.706      ;
; 19.528 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.736      ;
; 19.529 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.342     ; 2.726      ;
; 19.530 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.738      ;
; 19.531 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.739      ;
; 19.546 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.342     ; 2.743      ;
; 19.552 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.339     ; 2.752      ;
; 19.554 ; ext_de0_sram:ram|ram_dout[7]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.006     ; 4.087      ;
; 19.557 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.341     ; 2.755      ;
; 19.560 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.340     ; 2.759      ;
; 19.563 ; ext_de0_sram:ram|ram_dout[9]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.004     ; 4.098      ;
; 19.580 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15] ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.341     ; 2.778      ;
; 19.593 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                           ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.801      ;
; 19.596 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[13] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.332     ; 2.803      ;
; 19.598 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]              ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.806      ;
; 19.603 ; ext_de0_sram:ram|ram_dout[2]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.004     ; 4.138      ;
; 19.617 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.340     ; 2.816      ;
; 19.641 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.341     ; 2.839      ;
; 19.659 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|SRAM_ADDR[11]     ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.002      ; 4.145      ;
; 19.669 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                   ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.339     ; 2.869      ;
; 19.672 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[9]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.330     ; 2.881      ;
; 19.674 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                         ; ext_de0_sram:ram|SRAM_ADDR[10]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.692     ; 2.466      ;
; 19.681 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.338     ; 2.882      ;
; 19.705 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                 ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.327     ; 2.917      ;
; 19.718 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.327     ; 2.930      ;
; 19.724 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.338     ; 2.925      ;
; 19.731 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.331     ; 2.939      ;
; 19.732 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.326     ; 2.945      ;
; 19.771 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.342     ; 2.968      ;
; 19.772 ; ext_de0_sram:ram|ram_dout[3]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.018      ; 4.329      ;
; 19.773 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|SRAM_CE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.003      ; 4.260      ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.077     ; 3.420      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.077     ; 3.420      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.077     ; 3.420      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.421      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.421      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.421      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.421      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.421      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.421      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.421      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.421      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 3.409      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.988 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 3.412      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 3.412      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 3.412      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 3.412      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 3.412      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 3.412      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 3.412      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 3.412      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.087     ; 3.409      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.087     ; 3.409      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.087     ; 3.409      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.087     ; 3.409      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 58.989 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 3.415      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.421      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.421      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.421      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.421      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.420      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 3.412      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 3.411      ;
; 59.008 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 3.411      ;
; 59.010 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.420      ;
; 59.010 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.420      ;
; 59.010 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.420      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.800 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.999      ;
; 0.800 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.999      ;
; 0.800 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.999      ;
; 0.800 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.999      ;
; 1.191 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.389      ;
; 1.191 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.389      ;
; 1.634 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.831      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.661 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.881      ;
; 1.897 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.104      ;
; 1.897 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.104      ;
; 2.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.211      ;
; 2.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.211      ;
; 2.541 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.116      ;
; 2.541 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.116      ;
; 2.552 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.115      ;
; 2.577 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[14]                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.119      ;
; 2.577 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[12]                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.119      ;
; 2.577 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[15]                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.119      ;
; 2.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 3.115      ;
; 2.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 3.115      ;
; 2.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 3.107      ;
; 2.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[1]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 3.107      ;
; 2.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[0]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 3.107      ;
; 2.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 3.107      ;
; 2.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 3.107      ;
; 2.601 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[2]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.113      ;
; 2.601 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.113      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[9]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.112      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[6]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.112      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[6]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.112      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.112      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[5]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.112      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[2]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[2]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[2]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[10]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[5]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[5]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.115      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[12]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.114      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[6]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[6]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[14]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.111      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[11]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[11]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[1]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.119      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[1]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[15]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[8]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.121      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[8]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[8]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.120      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.115      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.114      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[8]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.117      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[0]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.117      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[0]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.117      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[0]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.108      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[0]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.108      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[0]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.116      ;
; 2.891 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.109      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.116      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.113      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.113      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.113      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.113      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.113      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.115      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[14]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.115      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.113      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.110      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[6]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.115      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[4]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.115      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[3]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.115      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[2]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.115      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.111      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[5]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.110      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[5]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.110      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[4]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.108      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[6]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.108      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[6]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.110      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[6]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.110      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[6]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.108      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[7]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.110      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[7]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.110      ;
; 2.892 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[9] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.129      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 119.621 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 6.366  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 19.308 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; -0.837 ; -1.666        ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 16.768 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 60.130 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.485 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.416  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.385 ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.967 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.366 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.276     ; 7.922      ;
; 6.367 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.276     ; 7.921      ;
; 6.373 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.271     ; 7.920      ;
; 6.454 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.273     ; 7.837      ;
; 6.528 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.276     ; 7.760      ;
; 6.529 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.276     ; 7.759      ;
; 6.535 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.271     ; 7.758      ;
; 6.547 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.745      ;
; 6.573 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.716      ;
; 6.574 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.715      ;
; 6.575 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[7]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.717      ;
; 6.580 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.270     ; 7.714      ;
; 6.592 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.697      ;
; 6.605 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.268     ; 7.680      ;
; 6.605 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_9  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.268     ; 7.680      ;
; 6.614 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_2  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.267     ; 7.672      ;
; 6.614 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_3  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.267     ; 7.672      ;
; 6.614 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_10 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.267     ; 7.672      ;
; 6.616 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.273     ; 7.675      ;
; 6.617 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.450     ; 7.497      ;
; 6.618 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.455     ; 7.491      ;
; 6.619 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.455     ; 7.490      ;
; 6.621 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[2]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.274     ; 7.669      ;
; 6.624 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_5  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.266     ; 7.663      ;
; 6.628 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_1  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.265     ; 7.660      ;
; 6.632 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_4  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.266     ; 7.655      ;
; 6.632 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_7  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.266     ; 7.655      ;
; 6.635 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[14]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.265     ; 7.664      ;
; 6.637 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.652      ;
; 6.638 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.651      ;
; 6.643 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.263     ; 7.658      ;
; 6.644 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.270     ; 7.650      ;
; 6.661 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.631      ;
; 6.673 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[5]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.274     ; 7.617      ;
; 6.674 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.458     ; 7.432      ;
; 6.674 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.615      ;
; 6.674 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.615      ;
; 6.675 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.614      ;
; 6.675 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.614      ;
; 6.681 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.270     ; 7.613      ;
; 6.681 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.270     ; 7.613      ;
; 6.682 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_14 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.267     ; 7.604      ;
; 6.689 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.600      ;
; 6.690 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.599      ;
; 6.696 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.270     ; 7.598      ;
; 6.706 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.452     ; 7.406      ;
; 6.709 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.583      ;
; 6.718 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_8  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.264     ; 7.571      ;
; 6.718 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_11 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.264     ; 7.571      ;
; 6.725 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.567      ;
; 6.728 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.282     ; 7.554      ;
; 6.733 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[3]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.556      ;
; 6.735 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_15 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.265     ; 7.553      ;
; 6.737 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_ADDR[7]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.555      ;
; 6.738 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[2]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.265     ; 7.561      ;
; 6.738 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.448     ; 7.378      ;
; 6.739 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[13]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.263     ; 7.562      ;
; 6.743 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.463     ; 7.358      ;
; 6.744 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.463     ; 7.357      ;
; 6.748 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[9]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.286     ; 7.531      ;
; 6.751 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.538      ;
; 6.754 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.266     ; 7.544      ;
; 6.754 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                  ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.271     ; 7.539      ;
; 6.754 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.275     ; 7.535      ;
; 6.761 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.453     ; 7.350      ;
; 6.762 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.453     ; 7.349      ;
; 6.762 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.530      ;
; 6.762 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.530      ;
; 6.767 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.268     ; 7.518      ;
; 6.767 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_9  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.268     ; 7.518      ;
; 6.768 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.264     ; 7.532      ;
; 6.770 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                            ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.270     ; 7.524      ;
; 6.776 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_2  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.267     ; 7.510      ;
; 6.776 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_3  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.267     ; 7.510      ;
; 6.776 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_10 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.267     ; 7.510      ;
; 6.777 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.272     ; 7.515      ;
; 6.781 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                            ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.270     ; 7.513      ;
; 6.782 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                  ; ext_de0_sram:ram|SRAM_ADDR[7]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.271     ; 7.511      ;
; 6.783 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_ADDR[2]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.274     ; 7.507      ;
; 6.786 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_5  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.266     ; 7.501      ;
; 6.788 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                                  ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.281     ; 7.495      ;
; 6.789 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[10]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.293     ; 7.483      ;
; 6.789 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                                  ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.281     ; 7.494      ;
; 6.790 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[5]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.264     ; 7.510      ;
; 6.790 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|SRAM_LB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.287     ; 7.487      ;
; 6.790 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_1  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.265     ; 7.498      ;
; 6.791 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|SRAM_UB_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.287     ; 7.486      ;
; 6.793 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[15]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.263     ; 7.508      ;
; 6.794 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[6]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.263     ; 7.507      ;
; 6.794 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_4  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.266     ; 7.493      ;
; 6.794 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw~_Duplicate_7  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.266     ; 7.493      ;
; 6.795 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                                  ; ext_de0_sram:ram|SRAM_ADDR[4]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.276     ; 7.493      ;
; 6.797 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[14]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.265     ; 7.502      ;
; 6.799 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.451     ; 7.314      ;
; 6.799 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                  ; ext_de0_sram:ram|SRAM_ADDR[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.274     ; 7.491      ;
; 6.805 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.263     ; 7.496      ;
; 6.806 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[8]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.262     ; 7.496      ;
; 6.806 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg  ; ext_de0_sram:ram|SRAM_OE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.460     ; 7.298      ;
; 6.808 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_ADDR[11]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.288     ; 7.469      ;
; 6.812 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                  ; ext_de0_sram:ram|rnw               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 15.625       ; -1.267     ; 7.474      ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 19.308 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.958     ;
; 19.310 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.013      ; 12.962     ;
; 19.322 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.005      ; 12.942     ;
; 19.338 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.004      ; 12.925     ;
; 19.339 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.017      ; 12.937     ;
; 19.341 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.023      ; 12.941     ;
; 19.353 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.015      ; 12.921     ;
; 19.368 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.898     ;
; 19.369 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.014      ; 12.904     ;
; 19.370 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.013      ; 12.902     ;
; 19.382 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.005      ; 12.882     ;
; 19.398 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.004      ; 12.865     ;
; 19.405 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.861     ;
; 19.424 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.842     ;
; 19.436 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.017      ; 12.840     ;
; 19.437 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.013      ; 12.835     ;
; 19.455 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.017      ; 12.821     ;
; 19.465 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.801     ;
; 19.468 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.023      ; 12.814     ;
; 19.476 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.017      ; 12.800     ;
; 19.478 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.023      ; 12.804     ;
; 19.484 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.782     ;
; 19.490 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.015      ; 12.784     ;
; 19.497 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.002      ; 12.764     ;
; 19.497 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.013      ; 12.775     ;
; 19.506 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.014      ; 12.767     ;
; 19.511 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.998      ; 12.746     ;
; 19.517 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.000      ; 12.742     ;
; 19.526 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.010      ; 12.743     ;
; 19.528 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.012      ; 12.743     ;
; 19.531 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.000      ; 12.728     ;
; 19.537 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.011      ; 12.733     ;
; 19.537 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.012      ; 12.734     ;
; 19.542 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.008      ; 12.725     ;
; 19.545 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.011      ; 12.725     ;
; 19.548 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.010      ; 12.721     ;
; 19.557 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.002      ; 12.704     ;
; 19.557 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.020      ; 12.722     ;
; 19.562 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.010      ; 12.707     ;
; 19.568 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.021      ; 12.712     ;
; 19.568 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.022      ; 12.713     ;
; 19.571 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.998      ; 12.686     ;
; 19.573 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.017      ; 12.703     ;
; 19.575 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.002      ; 12.686     ;
; 19.576 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.021      ; 12.704     ;
; 19.577 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.000      ; 12.682     ;
; 19.586 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.010      ; 12.683     ;
; 19.591 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.000      ; 12.668     ;
; 19.592 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.017      ; 12.684     ;
; 19.597 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.011      ; 12.673     ;
; 19.597 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.012      ; 12.674     ;
; 19.604 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.662     ;
; 19.605 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.023      ; 12.677     ;
; 19.605 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.011      ; 12.665     ;
; 19.606 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.013      ; 12.666     ;
; 19.606 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.012      ; 12.665     ;
; 19.618 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.005      ; 12.646     ;
; 19.634 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.004      ; 12.629     ;
; 19.635 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.002      ; 12.626     ;
; 19.641 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.995      ; 12.613     ;
; 19.661 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.992      ; 12.590     ;
; 19.663 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.995      ; 12.591     ;
; 19.665 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.012      ; 12.606     ;
; 19.666 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.008      ; 12.601     ;
; 19.672 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.005      ; 12.592     ;
; 19.679 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.008      ; 12.588     ;
; 19.685 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.010      ; 12.584     ;
; 19.692 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.002      ; 12.569     ;
; 19.694 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.020      ; 12.585     ;
; 19.694 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.005      ; 12.570     ;
; 19.697 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.018      ; 12.580     ;
; 19.699 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.010      ; 12.570     ;
; 19.701 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.565     ;
; 19.701 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.995      ; 12.553     ;
; 19.705 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.021      ; 12.575     ;
; 19.705 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.022      ; 12.576     ;
; 19.713 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.021      ; 12.567     ;
; 19.720 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.546     ;
; 19.721 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.992      ; 12.530     ;
; 19.722 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.997      ; 12.534     ;
; 19.723 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.995      ; 12.531     ;
; 19.726 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.008      ; 12.541     ;
; 19.733 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.013      ; 12.539     ;
; 19.741 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.525     ;
; 19.743 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.013      ; 12.529     ;
; 19.743 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.012      ; 12.528     ;
; 19.753 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.513     ;
; 19.755 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.005      ; 12.509     ;
; 19.765 ; ext_de0_sram:ram|ram_dout[0]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.016      ; 12.510     ;
; 19.767 ; ext_de0_sram:ram|ram_dout[0]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.022      ; 12.514     ;
; 19.771 ; ext_de0_sram:ram|ram_dout[9]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.004      ; 12.492     ;
; 19.777 ; ext_de0_sram:ram|ram_dout[2]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.007      ; 12.489     ;
; 19.779 ; ext_de0_sram:ram|ram_dout[0]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.014      ; 12.494     ;
; 19.782 ; ext_de0_sram:ram|ram_dout[10] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.997      ; 12.474     ;
; 19.793 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.002      ; 12.468     ;
; 19.795 ; ext_de0_sram:ram|ram_dout[0]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.013      ; 12.477     ;
; 19.807 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.998      ; 12.450     ;
; 19.808 ; ext_de0_sram:ram|ram_dout[11] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.017      ; 12.468     ;
; 19.809 ; ext_de0_sram:ram|ram_dout[3]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.005      ; 12.455     ;
; 19.813 ; ext_de0_sram:ram|ram_dout[1]  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 1.000      ; 12.446     ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.837 ; ext_de0_sram:ram|ram_dout[12]                                                                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.279      ; 0.546      ;
; -0.829 ; ext_de0_sram:ram|ram_dout[14]                                                                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.279      ; 0.554      ;
; 0.185  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193  ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193  ; omsp_timerA:timerA_0|tacctl1[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194  ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.201  ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.201  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.204  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.207  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.209  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.218  ; omsp_timerA:timerA_0|tacctl0[4]                                                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.231  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.251  ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252  ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.254  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255  ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[8]                                                              ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[8]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.378      ;
; 0.256  ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                                              ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.262  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263  ; omsp_timerA:timerA_0|tar[14]                                                                                             ; omsp_timerA:timerA_0|taccr1[14]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265  ; lfxt_clk_cnt[8]                                                                                                          ; lfxt_clk_cnt[8]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[1]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.265  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[1]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 16.768 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[15]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.286      ;
; 16.768 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[1]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.286      ;
; 16.768 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[9]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.286      ;
; 16.847 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.250      ; 1.576      ;
; 16.945 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[10]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.463      ;
; 16.945 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[2]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.463      ;
; 16.961 ; ext_de0_sram:ram|ram_dout[14]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.251      ; 1.691      ;
; 16.990 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[11]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.029      ; 1.498      ;
; 16.990 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[13]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.029      ; 1.498      ;
; 16.990 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[5]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.029      ; 1.498      ;
; 16.990 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[3]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.029      ; 1.498      ;
; 17.027 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[6]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.169     ; 1.337      ;
; 17.027 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[14]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.169     ; 1.337      ;
; 17.106 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[8]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.041      ; 1.626      ;
; 17.106 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[0]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.041      ; 1.626      ;
; 17.120 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.250      ; 1.849      ;
; 17.137 ; ext_de0_sram:ram|ram_dout[6]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.251      ; 1.867      ;
; 17.183 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[12]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.168     ; 1.494      ;
; 17.183 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[4]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.168     ; 1.494      ;
; 17.234 ; ext_de0_sram:ram|ram_dout[14]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.251      ; 1.964      ;
; 17.259 ; ext_de0_sram:ram|rnw~_Duplicate_16                                          ; ext_de0_sram:ram|ram_dout[7]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.041      ; 1.779      ;
; 17.268 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[15]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.786      ;
; 17.268 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[1]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.786      ;
; 17.268 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[9]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.786      ;
; 17.377 ; ext_de0_sram:ram|ram_dout[10]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.052      ; 1.908      ;
; 17.410 ; ext_de0_sram:ram|ram_dout[6]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.251      ; 2.140      ;
; 17.431 ; ext_de0_sram:ram|ram_dout[11]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.061      ; 1.971      ;
; 17.445 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[10]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.963      ;
; 17.445 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[2]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.039      ; 1.963      ;
; 17.490 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[11]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.029      ; 1.998      ;
; 17.490 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[13]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.029      ; 1.998      ;
; 17.490 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[5]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.029      ; 1.998      ;
; 17.490 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[3]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.029      ; 1.998      ;
; 17.501 ; ext_de0_sram:ram|ram_dout[4]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.250      ; 2.230      ;
; 17.509 ; ext_de0_sram:ram|ram_dout[8]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.071      ; 2.059      ;
; 17.527 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[6]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.169     ; 1.837      ;
; 17.527 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[14]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.169     ; 1.837      ;
; 17.567 ; ext_de0_sram:ram|ram_dout[13]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.061      ; 2.107      ;
; 17.606 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[8]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.041      ; 2.126      ;
; 17.606 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[0]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.041      ; 2.126      ;
; 17.626 ; ext_de0_sram:ram|ram_dout[0]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.071      ; 2.176      ;
; 17.627 ; ext_de0_sram:ram|ram_dout[9]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.051      ; 2.157      ;
; 17.642 ; ext_de0_sram:ram|ram_dout[7]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.050      ; 2.171      ;
; 17.645 ; ext_de0_sram:ram|ram_dout[15]                                               ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.051      ; 2.175      ;
; 17.650 ; ext_de0_sram:ram|ram_dout[10]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.052      ; 2.181      ;
; 17.683 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[12]      ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.168     ; 1.994      ;
; 17.683 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[4]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.168     ; 1.994      ;
; 17.704 ; ext_de0_sram:ram|ram_dout[11]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.061      ; 2.244      ;
; 17.759 ; ext_de0_sram:ram|ena                                                        ; ext_de0_sram:ram|ram_dout[7]       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.041      ; 2.279      ;
; 17.767 ; ext_de0_sram:ram|ram_dout[15]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.051      ; 2.297      ;
; 17.774 ; ext_de0_sram:ram|ram_dout[4]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.250      ; 2.503      ;
; 17.782 ; ext_de0_sram:ram|ram_dout[8]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.071      ; 2.332      ;
; 17.804 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.828     ; 1.455      ;
; 17.833 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.825     ; 1.487      ;
; 17.839 ; ext_de0_sram:ram|ram_dout[1]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.051      ; 2.369      ;
; 17.840 ; ext_de0_sram:ram|ram_dout[13]                                               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.061      ; 2.380      ;
; 17.862 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.508      ;
; 17.888 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.827     ; 1.540      ;
; 17.889 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                   ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.830     ; 1.538      ;
; 17.899 ; ext_de0_sram:ram|ram_dout[0]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.071      ; 2.449      ;
; 17.900 ; ext_de0_sram:ram|ram_dout[9]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.051      ; 2.430      ;
; 17.915 ; ext_de0_sram:ram|ram_dout[7]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.050      ; 2.444      ;
; 17.925 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                    ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.826     ; 1.578      ;
; 17.926 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.828     ; 1.577      ;
; 17.931 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.577      ;
; 17.939 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK               ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.830     ; 1.588      ;
; 17.944 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.590      ;
; 17.954 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.600      ;
; 17.957 ; ext_de0_sram:ram|ram_dout[2]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.052      ; 2.488      ;
; 17.964 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.827     ; 1.616      ;
; 17.967 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.613      ;
; 17.970 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.831     ; 1.618      ;
; 17.980 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                          ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.626      ;
; 17.984 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15] ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.630      ;
; 17.986 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.825     ; 1.640      ;
; 17.994 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.825     ; 1.648      ;
; 17.997 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[13] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.825     ; 1.651      ;
; 17.997 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|SRAM_ADDR[11]     ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.015      ; 2.465      ;
; 17.998 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.832     ; 1.645      ;
; 18.006 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                           ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.825     ; 1.660      ;
; 18.010 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]              ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.827     ; 1.662      ;
; 18.014 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14] ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.832     ; 1.661      ;
; 18.015 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]              ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.661      ;
; 18.017 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                    ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.826     ; 1.670      ;
; 18.027 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                           ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.825     ; 1.681      ;
; 18.028 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.832     ; 1.675      ;
; 18.033 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[9]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.824     ; 1.688      ;
; 18.055 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                         ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.701      ;
; 18.056 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.830     ; 1.705      ;
; 18.065 ; ext_de0_sram:ram|ram_dout[3]                                                ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.061      ; 2.605      ;
; 18.069 ; ext_de0_sram:ram|ram_dout[12]                                               ; ext_de0_sram:ram|SRAM_CE_N         ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.015      ; 2.537      ;
; 18.080 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.825     ; 1.734      ;
; 18.092 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                         ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.738      ;
; 18.112 ; ext_de0_sram:ram|ram_dout[1]                                                ; ext_de0_sram:ram|rnw~_Duplicate_16 ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; 0.051      ; 2.642      ;
; 18.113 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                          ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.833     ; 1.759      ;
; 18.114 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]  ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.829     ; 1.764      ;
; 18.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                 ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.821     ; 1.774      ;
; 18.118 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                 ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.821     ; 1.776      ;
; 18.133 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                         ; ext_de0_sram:ram|SRAM_ADDR[10]     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -1.084     ; 1.502      ;
; 18.133 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                   ; ext_de0_sram:ram|ena               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; -15.625      ; -0.831     ; 1.781      ;
+--------+-----------------------------------------------------------------------------+------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 2.296      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 2.296      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 2.296      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 2.296      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 2.296      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 2.289      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.292      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.050     ; 2.296      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.050     ; 2.296      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.050     ; 2.296      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.050     ; 2.296      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.050     ; 2.296      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.050     ; 2.296      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 2.286      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 2.286      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 2.286      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 2.286      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 2.286      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.131 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 2.289      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.140 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.295      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.294      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.044     ; 2.289      ;
; 60.145 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.295      ;
; 60.145 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.045     ; 2.287      ;
; 60.145 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.045     ; 2.287      ;
; 60.146 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.294      ;
; 60.146 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.294      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.485 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.709 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.830      ;
; 0.709 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.830      ;
; 0.979 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.101      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.133      ;
; 1.134 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.262      ;
; 1.134 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.262      ;
; 1.263 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.391      ;
; 1.263 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.391      ;
; 1.671 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 2.017      ;
; 1.671 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 2.017      ;
; 1.678 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.015      ;
; 1.691 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[14]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.017      ;
; 1.691 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[12]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.017      ;
; 1.691 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[15]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.017      ;
; 1.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.016      ;
; 1.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.016      ;
; 1.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.011      ;
; 1.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.011      ;
; 1.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.011      ;
; 1.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.011      ;
; 1.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.011      ;
; 1.703 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.014      ;
; 1.703 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.014      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[14]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[6]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[4]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[3]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[2]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.014      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[9]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[16] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[17] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.026      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[1]                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.014      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[8]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[4]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.015      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.014      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[0]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.009      ;
; 1.878 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[0]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.009      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[14]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[11]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[11]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[10]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[10]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[9]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.013      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[7]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[6]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.013      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.013      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.013      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[5]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.013      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[4]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[3]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[2]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.017      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.014      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.014      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.014      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.014      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.014      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.014      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.011      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.011      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[2]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.014      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[2]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.015      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[2]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.015      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.018      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[10]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.018      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[5]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.015      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[5]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.015      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[5]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.011      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[5]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.011      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[4]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.009      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.018      ;
; 1.879 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[12]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.018      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 121.516 ns




+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -0.470 ; -1.352 ; 58.547   ; 0.485   ; 9.416               ;
;  FPGA_CLK1_50                                      ; N/A    ; N/A    ; N/A      ; N/A     ; 9.416               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.474 ; -1.352 ; 58.547   ; 0.485   ; 30.965              ;
;  pll_0|altpll_component|auto_generated|pll1|clk[1] ; -0.470 ; 16.768 ; N/A      ; N/A     ; 15.368              ;
; Design-wide TNS                                    ; -1.553 ; -2.686 ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50                                      ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; -2.686 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[1] ; -1.553 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 80781550     ; 0        ; 0        ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 0            ; 0        ; 4487223  ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 0            ; 32       ; 13500    ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 80781550     ; 0        ; 0        ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 0            ; 0        ; 4487223  ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; 0            ; 32       ; 13500    ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 996      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 996      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 58    ; 58   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; FPGA_CLK1_50                                      ; FPGA_CLK1_50                                      ; Base      ; Constrained ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_0|altpll_component|auto_generated|pll1|clk[1] ; pll_0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 18 03:20:48 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332174): Ignored filter at design.sdc(10): FPGA_CLK2_50 could not be matched with a port File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
Warning (332049): Ignored create_clock at design.sdc(10): Argument <targets> is an empty collection File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK2_50] File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
Warning (332174): Ignored filter at design.sdc(11): FPGA_CLK3_50 could not be matched with a port File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
Warning (332049): Ignored create_clock at design.sdc(11): Argument <targets> is an empty collection File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK3_50] File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 8 -duty_cycle 50.00 -name {pll_0|altpll_component|auto_generated|pll1|clk[0]} {pll_0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name {pll_0|altpll_component|auto_generated|pll1|clk[1]} {pll_0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.470              -1.553 pll_0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.474               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.352              -2.686 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.712               0.000 pll_0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 58.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    58.547               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.889
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.889               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 FPGA_CLK1_50 
    Info (332119):    15.373               0.000 pll_0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    30.985               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 119.007 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.157               0.000 pll_0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.633               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -1.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.197              -2.384 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.472               0.000 pll_0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 58.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    58.988               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.800               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 FPGA_CLK1_50 
    Info (332119):    15.368               0.000 pll_0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    30.965               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 119.621 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.366               0.000 pll_0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.308               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.837              -1.666 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.768               0.000 pll_0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 60.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    60.130               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 FPGA_CLK1_50 
    Info (332119):    15.385               0.000 pll_0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    30.967               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 121.516 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 845 megabytes
    Info: Processing ended: Mon Mar 18 03:20:54 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


