Fix ARM builtin assembler: add missing instructions and fix shifted-operand encoding

Tests that fail only with MY_ASM=builtin MY_LD=builtin on ARM due to assembler gaps:

Missing instructions to add:
- ubfiz (bitfield insert zero)
- ccmn (conditional compare negative)
- fmov with floating-point immediate (e.g., fmov d2, #1.0)
- irg (insert random tag, MTE)
- trn1/trn2 (NEON transpose)
- umlal/smlal (NEON unsigned/signed multiply-add long)
- sha256h/sha256h2/sha256su0/sha256su1 (SHA-256 crypto)
- stadd (LSE atomic store-add)
- addp (NEON pairwise add) - DONE

Encoding bugs to fix:
- NEG with shifted register (neg x0, x1, lsl #3) not encoding shift
- MVN with shifted register (mvn x0, x1, lsl #4) not encoding shift
- SUB with shifted register encoding issue

Parser fixes:
- fmov floating-point literal parsing (#1.0 etc)
- ld1/st1 with 1d arrangement

Status: in_progress
