#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2449cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2449e50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x243b2d0 .functor NOT 1, L_0x24a6a60, C4<0>, C4<0>, C4<0>;
L_0x24a6840 .functor XOR 2, L_0x24a66e0, L_0x24a67a0, C4<00>, C4<00>;
L_0x24a6950 .functor XOR 2, L_0x24a6840, L_0x24a68b0, C4<00>, C4<00>;
v0x249e3a0_0 .net *"_ivl_10", 1 0, L_0x24a68b0;  1 drivers
v0x249e4a0_0 .net *"_ivl_12", 1 0, L_0x24a6950;  1 drivers
v0x249e580_0 .net *"_ivl_2", 1 0, L_0x24a16c0;  1 drivers
v0x249e640_0 .net *"_ivl_4", 1 0, L_0x24a66e0;  1 drivers
v0x249e720_0 .net *"_ivl_6", 1 0, L_0x24a67a0;  1 drivers
v0x249e850_0 .net *"_ivl_8", 1 0, L_0x24a6840;  1 drivers
v0x249e930_0 .net "a", 0 0, v0x2499060_0;  1 drivers
v0x249e9d0_0 .net "b", 0 0, v0x2499100_0;  1 drivers
v0x249ea70_0 .net "c", 0 0, v0x24991a0_0;  1 drivers
v0x249eb10_0 .var "clk", 0 0;
v0x249ebb0_0 .net "d", 0 0, v0x24992e0_0;  1 drivers
v0x249ec50_0 .net "out_pos_dut", 0 0, L_0x24a6330;  1 drivers
v0x249ecf0_0 .net "out_pos_ref", 0 0, L_0x24a0220;  1 drivers
v0x249ed90_0 .net "out_sop_dut", 0 0, L_0x24a35a0;  1 drivers
v0x249ee30_0 .net "out_sop_ref", 0 0, L_0x2473810;  1 drivers
v0x249eed0_0 .var/2u "stats1", 223 0;
v0x249ef70_0 .var/2u "strobe", 0 0;
v0x249f010_0 .net "tb_match", 0 0, L_0x24a6a60;  1 drivers
v0x249f0e0_0 .net "tb_mismatch", 0 0, L_0x243b2d0;  1 drivers
v0x249f180_0 .net "wavedrom_enable", 0 0, v0x24995b0_0;  1 drivers
v0x249f250_0 .net "wavedrom_title", 511 0, v0x2499650_0;  1 drivers
L_0x24a16c0 .concat [ 1 1 0 0], L_0x24a0220, L_0x2473810;
L_0x24a66e0 .concat [ 1 1 0 0], L_0x24a0220, L_0x2473810;
L_0x24a67a0 .concat [ 1 1 0 0], L_0x24a6330, L_0x24a35a0;
L_0x24a68b0 .concat [ 1 1 0 0], L_0x24a0220, L_0x2473810;
L_0x24a6a60 .cmp/eeq 2, L_0x24a16c0, L_0x24a6950;
S_0x2449fe0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2449e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x243b6b0 .functor AND 1, v0x24991a0_0, v0x24992e0_0, C4<1>, C4<1>;
L_0x243ba90 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x243be70 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x243c0f0 .functor AND 1, L_0x243ba90, L_0x243be70, C4<1>, C4<1>;
L_0x2454960 .functor AND 1, L_0x243c0f0, v0x24991a0_0, C4<1>, C4<1>;
L_0x2473810 .functor OR 1, L_0x243b6b0, L_0x2454960, C4<0>, C4<0>;
L_0x249f6a0 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x249f710 .functor OR 1, L_0x249f6a0, v0x24992e0_0, C4<0>, C4<0>;
L_0x249f820 .functor AND 1, v0x24991a0_0, L_0x249f710, C4<1>, C4<1>;
L_0x249f8e0 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x249f9b0 .functor OR 1, L_0x249f8e0, v0x2499100_0, C4<0>, C4<0>;
L_0x249fa20 .functor AND 1, L_0x249f820, L_0x249f9b0, C4<1>, C4<1>;
L_0x249fba0 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x249fc10 .functor OR 1, L_0x249fba0, v0x24992e0_0, C4<0>, C4<0>;
L_0x249fb30 .functor AND 1, v0x24991a0_0, L_0x249fc10, C4<1>, C4<1>;
L_0x249fda0 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x249fea0 .functor OR 1, L_0x249fda0, v0x24992e0_0, C4<0>, C4<0>;
L_0x249ff60 .functor AND 1, L_0x249fb30, L_0x249fea0, C4<1>, C4<1>;
L_0x24a0110 .functor XNOR 1, L_0x249fa20, L_0x249ff60, C4<0>, C4<0>;
v0x243ac00_0 .net *"_ivl_0", 0 0, L_0x243b6b0;  1 drivers
v0x243b000_0 .net *"_ivl_12", 0 0, L_0x249f6a0;  1 drivers
v0x243b3e0_0 .net *"_ivl_14", 0 0, L_0x249f710;  1 drivers
v0x243b7c0_0 .net *"_ivl_16", 0 0, L_0x249f820;  1 drivers
v0x243bba0_0 .net *"_ivl_18", 0 0, L_0x249f8e0;  1 drivers
v0x243bf80_0 .net *"_ivl_2", 0 0, L_0x243ba90;  1 drivers
v0x243c200_0 .net *"_ivl_20", 0 0, L_0x249f9b0;  1 drivers
v0x24975d0_0 .net *"_ivl_24", 0 0, L_0x249fba0;  1 drivers
v0x24976b0_0 .net *"_ivl_26", 0 0, L_0x249fc10;  1 drivers
v0x2497790_0 .net *"_ivl_28", 0 0, L_0x249fb30;  1 drivers
v0x2497870_0 .net *"_ivl_30", 0 0, L_0x249fda0;  1 drivers
v0x2497950_0 .net *"_ivl_32", 0 0, L_0x249fea0;  1 drivers
v0x2497a30_0 .net *"_ivl_36", 0 0, L_0x24a0110;  1 drivers
L_0x7fc545bf6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2497af0_0 .net *"_ivl_38", 0 0, L_0x7fc545bf6018;  1 drivers
v0x2497bd0_0 .net *"_ivl_4", 0 0, L_0x243be70;  1 drivers
v0x2497cb0_0 .net *"_ivl_6", 0 0, L_0x243c0f0;  1 drivers
v0x2497d90_0 .net *"_ivl_8", 0 0, L_0x2454960;  1 drivers
v0x2497e70_0 .net "a", 0 0, v0x2499060_0;  alias, 1 drivers
v0x2497f30_0 .net "b", 0 0, v0x2499100_0;  alias, 1 drivers
v0x2497ff0_0 .net "c", 0 0, v0x24991a0_0;  alias, 1 drivers
v0x24980b0_0 .net "d", 0 0, v0x24992e0_0;  alias, 1 drivers
v0x2498170_0 .net "out_pos", 0 0, L_0x24a0220;  alias, 1 drivers
v0x2498230_0 .net "out_sop", 0 0, L_0x2473810;  alias, 1 drivers
v0x24982f0_0 .net "pos0", 0 0, L_0x249fa20;  1 drivers
v0x24983b0_0 .net "pos1", 0 0, L_0x249ff60;  1 drivers
L_0x24a0220 .functor MUXZ 1, L_0x7fc545bf6018, L_0x249fa20, L_0x24a0110, C4<>;
S_0x2498530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2449e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2499060_0 .var "a", 0 0;
v0x2499100_0 .var "b", 0 0;
v0x24991a0_0 .var "c", 0 0;
v0x2499240_0 .net "clk", 0 0, v0x249eb10_0;  1 drivers
v0x24992e0_0 .var "d", 0 0;
v0x24993d0_0 .var/2u "fail", 0 0;
v0x2499470_0 .var/2u "fail1", 0 0;
v0x2499510_0 .net "tb_match", 0 0, L_0x24a6a60;  alias, 1 drivers
v0x24995b0_0 .var "wavedrom_enable", 0 0;
v0x2499650_0 .var "wavedrom_title", 511 0;
E_0x2448630/0 .event negedge, v0x2499240_0;
E_0x2448630/1 .event posedge, v0x2499240_0;
E_0x2448630 .event/or E_0x2448630/0, E_0x2448630/1;
S_0x2498860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2498530;
 .timescale -12 -12;
v0x2498aa0_0 .var/2s "i", 31 0;
E_0x24484d0 .event posedge, v0x2499240_0;
S_0x2498ba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2498530;
 .timescale -12 -12;
v0x2498da0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2498e80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2498530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2499830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2449e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24a03d0 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x24a0570 .functor AND 1, v0x2499060_0, L_0x24a03d0, C4<1>, C4<1>;
L_0x24a0650 .functor NOT 1, v0x24991a0_0, C4<0>, C4<0>, C4<0>;
L_0x24a07d0 .functor AND 1, L_0x24a0570, L_0x24a0650, C4<1>, C4<1>;
L_0x24a0910 .functor NOT 1, v0x24992e0_0, C4<0>, C4<0>, C4<0>;
L_0x24a0a90 .functor AND 1, L_0x24a07d0, L_0x24a0910, C4<1>, C4<1>;
L_0x24a0be0 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x24a0d60 .functor AND 1, L_0x24a0be0, v0x2499100_0, C4<1>, C4<1>;
L_0x24a0e70 .functor NOT 1, v0x24991a0_0, C4<0>, C4<0>, C4<0>;
L_0x24a0ee0 .functor AND 1, L_0x24a0d60, L_0x24a0e70, C4<1>, C4<1>;
L_0x24a1050 .functor NOT 1, v0x24992e0_0, C4<0>, C4<0>, C4<0>;
L_0x24a10c0 .functor AND 1, L_0x24a0ee0, L_0x24a1050, C4<1>, C4<1>;
L_0x24a11f0 .functor OR 1, L_0x24a0a90, L_0x24a10c0, C4<0>, C4<0>;
L_0x24a1300 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x24a1180 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x24a13f0 .functor AND 1, L_0x24a1300, L_0x24a1180, C4<1>, C4<1>;
L_0x24a1590 .functor AND 1, L_0x24a13f0, v0x24991a0_0, C4<1>, C4<1>;
L_0x24a1650 .functor NOT 1, v0x24992e0_0, C4<0>, C4<0>, C4<0>;
L_0x24a1760 .functor AND 1, L_0x24a1590, L_0x24a1650, C4<1>, C4<1>;
L_0x24a1870 .functor OR 1, L_0x24a11f0, L_0x24a1760, C4<0>, C4<0>;
L_0x24a1a30 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x24a1aa0 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x24a1bd0 .functor AND 1, L_0x24a1a30, L_0x24a1aa0, C4<1>, C4<1>;
L_0x24a1ce0 .functor NOT 1, v0x24991a0_0, C4<0>, C4<0>, C4<0>;
L_0x24a1e20 .functor AND 1, L_0x24a1bd0, L_0x24a1ce0, C4<1>, C4<1>;
L_0x24a1f30 .functor AND 1, L_0x24a1e20, v0x24992e0_0, C4<1>, C4<1>;
L_0x24a20d0 .functor OR 1, L_0x24a1870, L_0x24a1f30, C4<0>, C4<0>;
L_0x24a21e0 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x24a2340 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x24a23b0 .functor AND 1, L_0x24a21e0, L_0x24a2340, C4<1>, C4<1>;
L_0x24a25c0 .functor NOT 1, v0x24991a0_0, C4<0>, C4<0>, C4<0>;
L_0x24a2630 .functor AND 1, L_0x24a23b0, L_0x24a25c0, C4<1>, C4<1>;
L_0x24a2850 .functor NOT 1, v0x24992e0_0, C4<0>, C4<0>, C4<0>;
L_0x24a28c0 .functor AND 1, L_0x24a2630, L_0x24a2850, C4<1>, C4<1>;
L_0x24a2af0 .functor OR 1, L_0x24a20d0, L_0x24a28c0, C4<0>, C4<0>;
L_0x24a2c00 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x24a2da0 .functor AND 1, L_0x24a2c00, v0x2499100_0, C4<1>, C4<1>;
L_0x24a2e60 .functor AND 1, L_0x24a2da0, v0x24991a0_0, C4<1>, C4<1>;
L_0x24a2c70 .functor AND 1, L_0x24a2e60, v0x24992e0_0, C4<1>, C4<1>;
L_0x24a2d30 .functor OR 1, L_0x24a2af0, L_0x24a2c70, C4<0>, C4<0>;
L_0x24a3250 .functor AND 1, v0x2499060_0, v0x2499100_0, C4<1>, C4<1>;
L_0x24a32c0 .functor AND 1, L_0x24a3250, v0x24991a0_0, C4<1>, C4<1>;
L_0x24a34e0 .functor AND 1, L_0x24a32c0, v0x24992e0_0, C4<1>, C4<1>;
L_0x24a35a0 .functor OR 1, L_0x24a2d30, L_0x24a34e0, C4<0>, C4<0>;
L_0x24a3870 .functor NOT 1, v0x2499060_0, C4<0>, C4<0>, C4<0>;
L_0x24a38e0 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x24a3ad0 .functor OR 1, L_0x24a3870, L_0x24a38e0, C4<0>, C4<0>;
L_0x24a3be0 .functor NOT 1, v0x24991a0_0, C4<0>, C4<0>, C4<0>;
L_0x24a3de0 .functor OR 1, L_0x24a3ad0, L_0x24a3be0, C4<0>, C4<0>;
L_0x24a3ef0 .functor NOT 1, v0x24992e0_0, C4<0>, C4<0>, C4<0>;
L_0x24a4100 .functor OR 1, L_0x24a3de0, L_0x24a3ef0, C4<0>, C4<0>;
L_0x24a4210 .functor NOT 1, v0x2499100_0, C4<0>, C4<0>, C4<0>;
L_0x24a4430 .functor OR 1, v0x2499060_0, L_0x24a4210, C4<0>, C4<0>;
L_0x24a44f0 .functor NOT 1, v0x24991a0_0, C4<0>, C4<0>, C4<0>;
L_0x24a4930 .functor OR 1, L_0x24a4430, L_0x24a44f0, C4<0>, C4<0>;
L_0x24a4a40 .functor OR 1, L_0x24a4930, v0x24992e0_0, C4<0>, C4<0>;
L_0x24a4ee0 .functor AND 1, L_0x24a4100, L_0x24a4a40, C4<1>, C4<1>;
L_0x24a4ff0 .functor OR 1, v0x2499060_0, v0x2499100_0, C4<0>, C4<0>;
L_0x24a5450 .functor NOT 1, v0x24991a0_0, C4<0>, C4<0>, C4<0>;
L_0x24a54c0 .functor OR 1, L_0x24a4ff0, L_0x24a5450, C4<0>, C4<0>;
L_0x24a57c0 .functor NOT 1, v0x24992e0_0, C4<0>, C4<0>, C4<0>;
L_0x24a5830 .functor OR 1, L_0x24a54c0, L_0x24a57c0, C4<0>, C4<0>;
L_0x24a5b40 .functor AND 1, L_0x24a4ee0, L_0x24a5830, C4<1>, C4<1>;
L_0x24a5c50 .functor OR 1, v0x2499060_0, v0x2499100_0, C4<0>, C4<0>;
L_0x24a5ed0 .functor OR 1, L_0x24a5c50, v0x24991a0_0, C4<0>, C4<0>;
L_0x24a5f90 .functor NOT 1, v0x24992e0_0, C4<0>, C4<0>, C4<0>;
L_0x24a6220 .functor OR 1, L_0x24a5ed0, L_0x24a5f90, C4<0>, C4<0>;
L_0x24a6330 .functor AND 1, L_0x24a5b40, L_0x24a6220, C4<1>, C4<1>;
v0x24999f0_0 .net *"_ivl_0", 0 0, L_0x24a03d0;  1 drivers
v0x2499ad0_0 .net *"_ivl_10", 0 0, L_0x24a0a90;  1 drivers
v0x2499bb0_0 .net *"_ivl_100", 0 0, L_0x24a4100;  1 drivers
v0x2499ca0_0 .net *"_ivl_102", 0 0, L_0x24a4210;  1 drivers
v0x2499d80_0 .net *"_ivl_104", 0 0, L_0x24a4430;  1 drivers
v0x2499eb0_0 .net *"_ivl_106", 0 0, L_0x24a44f0;  1 drivers
v0x2499f90_0 .net *"_ivl_108", 0 0, L_0x24a4930;  1 drivers
v0x249a070_0 .net *"_ivl_110", 0 0, L_0x24a4a40;  1 drivers
v0x249a150_0 .net *"_ivl_112", 0 0, L_0x24a4ee0;  1 drivers
v0x249a2c0_0 .net *"_ivl_114", 0 0, L_0x24a4ff0;  1 drivers
v0x249a3a0_0 .net *"_ivl_116", 0 0, L_0x24a5450;  1 drivers
v0x249a480_0 .net *"_ivl_118", 0 0, L_0x24a54c0;  1 drivers
v0x249a560_0 .net *"_ivl_12", 0 0, L_0x24a0be0;  1 drivers
v0x249a640_0 .net *"_ivl_120", 0 0, L_0x24a57c0;  1 drivers
v0x249a720_0 .net *"_ivl_122", 0 0, L_0x24a5830;  1 drivers
v0x249a800_0 .net *"_ivl_124", 0 0, L_0x24a5b40;  1 drivers
v0x249a8e0_0 .net *"_ivl_126", 0 0, L_0x24a5c50;  1 drivers
v0x249aad0_0 .net *"_ivl_128", 0 0, L_0x24a5ed0;  1 drivers
v0x249abb0_0 .net *"_ivl_130", 0 0, L_0x24a5f90;  1 drivers
v0x249ac90_0 .net *"_ivl_132", 0 0, L_0x24a6220;  1 drivers
v0x249ad70_0 .net *"_ivl_14", 0 0, L_0x24a0d60;  1 drivers
v0x249ae50_0 .net *"_ivl_16", 0 0, L_0x24a0e70;  1 drivers
v0x249af30_0 .net *"_ivl_18", 0 0, L_0x24a0ee0;  1 drivers
v0x249b010_0 .net *"_ivl_2", 0 0, L_0x24a0570;  1 drivers
v0x249b0f0_0 .net *"_ivl_20", 0 0, L_0x24a1050;  1 drivers
v0x249b1d0_0 .net *"_ivl_22", 0 0, L_0x24a10c0;  1 drivers
v0x249b2b0_0 .net *"_ivl_24", 0 0, L_0x24a11f0;  1 drivers
v0x249b390_0 .net *"_ivl_26", 0 0, L_0x24a1300;  1 drivers
v0x249b470_0 .net *"_ivl_28", 0 0, L_0x24a1180;  1 drivers
v0x249b550_0 .net *"_ivl_30", 0 0, L_0x24a13f0;  1 drivers
v0x249b630_0 .net *"_ivl_32", 0 0, L_0x24a1590;  1 drivers
v0x249b710_0 .net *"_ivl_34", 0 0, L_0x24a1650;  1 drivers
v0x249b7f0_0 .net *"_ivl_36", 0 0, L_0x24a1760;  1 drivers
v0x249bae0_0 .net *"_ivl_38", 0 0, L_0x24a1870;  1 drivers
v0x249bbc0_0 .net *"_ivl_4", 0 0, L_0x24a0650;  1 drivers
v0x249bca0_0 .net *"_ivl_40", 0 0, L_0x24a1a30;  1 drivers
v0x249bd80_0 .net *"_ivl_42", 0 0, L_0x24a1aa0;  1 drivers
v0x249be60_0 .net *"_ivl_44", 0 0, L_0x24a1bd0;  1 drivers
v0x249bf40_0 .net *"_ivl_46", 0 0, L_0x24a1ce0;  1 drivers
v0x249c020_0 .net *"_ivl_48", 0 0, L_0x24a1e20;  1 drivers
v0x249c100_0 .net *"_ivl_50", 0 0, L_0x24a1f30;  1 drivers
v0x249c1e0_0 .net *"_ivl_52", 0 0, L_0x24a20d0;  1 drivers
v0x249c2c0_0 .net *"_ivl_54", 0 0, L_0x24a21e0;  1 drivers
v0x249c3a0_0 .net *"_ivl_56", 0 0, L_0x24a2340;  1 drivers
v0x249c480_0 .net *"_ivl_58", 0 0, L_0x24a23b0;  1 drivers
v0x249c560_0 .net *"_ivl_6", 0 0, L_0x24a07d0;  1 drivers
v0x249c640_0 .net *"_ivl_60", 0 0, L_0x24a25c0;  1 drivers
v0x249c720_0 .net *"_ivl_62", 0 0, L_0x24a2630;  1 drivers
v0x249c800_0 .net *"_ivl_64", 0 0, L_0x24a2850;  1 drivers
v0x249c8e0_0 .net *"_ivl_66", 0 0, L_0x24a28c0;  1 drivers
v0x249c9c0_0 .net *"_ivl_68", 0 0, L_0x24a2af0;  1 drivers
v0x249caa0_0 .net *"_ivl_70", 0 0, L_0x24a2c00;  1 drivers
v0x249cb80_0 .net *"_ivl_72", 0 0, L_0x24a2da0;  1 drivers
v0x249cc60_0 .net *"_ivl_74", 0 0, L_0x24a2e60;  1 drivers
v0x249cd40_0 .net *"_ivl_76", 0 0, L_0x24a2c70;  1 drivers
v0x249ce20_0 .net *"_ivl_78", 0 0, L_0x24a2d30;  1 drivers
v0x249cf00_0 .net *"_ivl_8", 0 0, L_0x24a0910;  1 drivers
v0x249cfe0_0 .net *"_ivl_80", 0 0, L_0x24a3250;  1 drivers
v0x249d0c0_0 .net *"_ivl_82", 0 0, L_0x24a32c0;  1 drivers
v0x249d1a0_0 .net *"_ivl_84", 0 0, L_0x24a34e0;  1 drivers
v0x249d280_0 .net *"_ivl_88", 0 0, L_0x24a3870;  1 drivers
v0x249d360_0 .net *"_ivl_90", 0 0, L_0x24a38e0;  1 drivers
v0x249d440_0 .net *"_ivl_92", 0 0, L_0x24a3ad0;  1 drivers
v0x249d520_0 .net *"_ivl_94", 0 0, L_0x24a3be0;  1 drivers
v0x249d600_0 .net *"_ivl_96", 0 0, L_0x24a3de0;  1 drivers
v0x249daf0_0 .net *"_ivl_98", 0 0, L_0x24a3ef0;  1 drivers
v0x249dbd0_0 .net "a", 0 0, v0x2499060_0;  alias, 1 drivers
v0x249dc70_0 .net "b", 0 0, v0x2499100_0;  alias, 1 drivers
v0x249dd60_0 .net "c", 0 0, v0x24991a0_0;  alias, 1 drivers
v0x249de50_0 .net "d", 0 0, v0x24992e0_0;  alias, 1 drivers
v0x249df40_0 .net "out_pos", 0 0, L_0x24a6330;  alias, 1 drivers
v0x249e000_0 .net "out_sop", 0 0, L_0x24a35a0;  alias, 1 drivers
S_0x249e180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2449e50;
 .timescale -12 -12;
E_0x24309f0 .event anyedge, v0x249ef70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x249ef70_0;
    %nor/r;
    %assign/vec4 v0x249ef70_0, 0;
    %wait E_0x24309f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2498530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24993d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2499470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2498530;
T_4 ;
    %wait E_0x2448630;
    %load/vec4 v0x2499510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24993d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2498530;
T_5 ;
    %wait E_0x24484d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %wait E_0x24484d0;
    %load/vec4 v0x24993d0_0;
    %store/vec4 v0x2499470_0, 0, 1;
    %fork t_1, S_0x2498860;
    %jmp t_0;
    .scope S_0x2498860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2498aa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2498aa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24484d0;
    %load/vec4 v0x2498aa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2498aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2498aa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2498530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2448630;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24992e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24991a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2499100_0, 0;
    %assign/vec4 v0x2499060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24993d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2499470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2449e50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x249eb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x249ef70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2449e50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x249eb10_0;
    %inv;
    %store/vec4 v0x249eb10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2449e50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2499240_0, v0x249f0e0_0, v0x249e930_0, v0x249e9d0_0, v0x249ea70_0, v0x249ebb0_0, v0x249ee30_0, v0x249ed90_0, v0x249ecf0_0, v0x249ec50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2449e50;
T_9 ;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2449e50;
T_10 ;
    %wait E_0x2448630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x249eed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x249eed0_0, 4, 32;
    %load/vec4 v0x249f010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x249eed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x249eed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x249eed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x249ee30_0;
    %load/vec4 v0x249ee30_0;
    %load/vec4 v0x249ed90_0;
    %xor;
    %load/vec4 v0x249ee30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x249eed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x249eed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x249ecf0_0;
    %load/vec4 v0x249ecf0_0;
    %load/vec4 v0x249ec50_0;
    %xor;
    %load/vec4 v0x249ecf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x249eed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x249eed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x249eed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter1/response2/top_module.sv";
