\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Design}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Lab specification}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{HDL}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{SDK}{section.2}% 5
\BOOKMARK [1][-]{section.3}{Conclusion}{}% 6
\BOOKMARK [1][-]{section.4}{Appendix}{}% 7
\BOOKMARK [2][-]{subsection.4.1}{C code Part III}{section.4}% 8
\BOOKMARK [2][-]{subsection.4.2}{Errors}{section.4}% 9
\BOOKMARK [3][-]{subsubsection.4.2.1}{Implementation Error [Place 30-574] Poor placement for routing between an I/O pin and BUFG}{subsection.4.2}% 10
\BOOKMARK [3][-]{subsubsection.4.2.2}{Board file}{subsection.4.2}% 11
