<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>24</order>
	</message>
	<resource>
		<res_id>18</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.0838</delay>
		<module_name>fir_N_Mux_8_2_10_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>22.5792</unit_area>
		<comb_area>22.5792</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>21</opcode>
		<latency>0</latency>
		<delay>1.1476</delay>
		<module_name>fir_Mul_8Ux8U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>284.7096</unit_area>
		<comb_area>284.7096</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.4073</delay>
		<module_name>fir_Add_11Ux11U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>115.7184</unit_area>
		<comb_area>115.7184</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>FirThread</thread>
		<op>
			<id>5506</id>
			<opcode>20</opcode>
			<source_loc>15775</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5507</id>
			<opcode>21</opcode>
			<source_loc>15553</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5508</id>
			<opcode>21</opcode>
			<source_loc>15744</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5509</id>
			<opcode>22</opcode>
			<source_loc>15551</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5510</id>
			<opcode>21</opcode>
			<source_loc>15577</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5511</id>
			<opcode>22</opcode>
			<source_loc>15575</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5512</id>
			<opcode>21</opcode>
			<source_loc>15601</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5513</id>
			<opcode>22</opcode>
			<source_loc>15599</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5514</id>
			<opcode>21</opcode>
			<source_loc>15625</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5515</id>
			<opcode>22</opcode>
			<source_loc>15623</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5516</id>
			<opcode>21</opcode>
			<source_loc>15649</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5517</id>
			<opcode>22</opcode>
			<source_loc>15647</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5518</id>
			<opcode>21</opcode>
			<source_loc>15673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5519</id>
			<opcode>22</opcode>
			<source_loc>15671</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5520</id>
			<opcode>21</opcode>
			<source_loc>15697</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5521</id>
			<opcode>22</opcode>
			<source_loc>15695</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>21</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.1399</delay>
		<module_name>fir_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>8.1144</unit_area>
		<comb_area>8.1144</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>5536</id>
			<opcode>23</opcode>
			<source_loc>10700,10699,10698,10697,10708,10731,10730,10729,10733,10732,10727,10740,10745,10741,10760,10768,10763,10762,10761,10759,10772,10773,10775,10774</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>17</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.0792</delay>
		<module_name>fir_N_Muxb_1_2_8_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>5.4684</unit_area>
		<comb_area>5.4684</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5537</id>
			<opcode>19</opcode>
			<source_loc>15778</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>22</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.0218</delay>
		<module_name>fir_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>1.5876</unit_area>
		<comb_area>1.5876</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.0537</delay>
		<module_name>fir_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>7.0560</unit_area>
		<comb_area>7.0560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg</thread>
		<op>
			<id>5538</id>
			<opcode>24</opcode>
			<source_loc>10139</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5539</id>
			<opcode>25</opcode>
			<source_loc>10137</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5540</id>
			<opcode>25</opcode>
			<source_loc>10140</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5543</id>
			<opcode>25</opcode>
			<source_loc>9813</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5544</id>
			<opcode>19</opcode>
			<source_loc>15779</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>24</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.0528</delay>
		<module_name>fir_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>8.2908</unit_area>
		<comb_area>8.2908</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>5545</id>
			<opcode>26</opcode>
			<source_loc>8662</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5546</id>
			<opcode>25</opcode>
			<source_loc>8166</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>25</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.0782</delay>
		<module_name>fir_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>5.6448</unit_area>
		<comb_area>5.6448</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>5547</id>
			<opcode>27</opcode>
			<source_loc>8015</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>5548</id>
			<opcode>24</opcode>
			<source_loc>7243</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>27</source_line>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1733</source_line>
		<phase>sched</phase>
		<order>26</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1796</source_line>
		<phase>sched</phase>
		<order>27</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1819</source_line>
		<phase>sched</phase>
		<order>28</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1839</source_line>
		<phase>sched</phase>
		<order>29</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1877</source_line>
		<phase>sched</phase>
		<order>30</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>5151</source_line>
		<phase>sched</phase>
		<order>31</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>5167</source_line>
		<phase>sched</phase>
		<order>32</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_comm_util.h</source_path>
		<source_line>1413</source_line>
		<phase>sched</phase>
		<order>33</order>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>FirThread</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>12</value>
	</sched_order>
	<source_loc>
		<id>5549</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10653,10653</sub_loc>
	</source_loc>
	<source_loc>
		<id>5550</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13366</opcode>
		<sub_loc>10653,10653</sub_loc>
	</source_loc>
	<source_loc>
		<id>5552</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15069</sub_loc>
	</source_loc>
	<source_loc>
		<id>5551</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15069</sub_loc>
	</source_loc>
	<source_loc>
		<id>5554</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10653</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>5</value>
	</intrinsic_muxing>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.1267</delay>
		<module_name>fir_N_Muxb_1_2_8_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>1.7640</unit_area>
		<comb_area>1.7640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5564</id>
			<opcode>2</opcode>
			<source_loc>15778</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>5557</id>
			<source_loc>10625</source_loc>
			<order>1</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>din.m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5558</id>
			<source_loc>15069</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5559</id>
			<source_loc>5554</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_din_m_unvalidated_req_next</sig_name>
			<label>din.m_unvalidated_req:gen_unvalidated_req_din_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_din_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4144000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5560</id>
			<source_loc>10639</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>din.m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5561</id>
			<source_loc>10650</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>din.vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5562</id>
			<source_loc>5537</source_loc>
			<order>6</order>
			<instance_name>fir_N_Muxb_1_2_8_4_1</instance_name>
			<opcode>2</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3339000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5563</id>
			<source_loc>5550</source_loc>
			<order>7</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3794000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.9000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5561</source_loc>
			</path_node>
			<delay>9.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5560</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10653</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5563</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5553</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5557</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.9000</delay>
				<port_name>din_vld</port_name>
			</path_node>
			<delay>9.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>5571</id>
			<source_loc>5557</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5572</id>
			<source_loc>5563</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>30</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>14842</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>30</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5948</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5574</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7976</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>5575</id>
			<source_loc>7962</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>dout.m_req.m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5576</id>
			<source_loc>7977</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>dout.m_req.m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5577</id>
			<source_loc>5574</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2527000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5576</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5577</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5575</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>5581</id>
			<source_loc>5575</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5582</id>
			<source_loc>5577</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>58</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1413</source_line>
			<source_loc>14853</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>58</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5960</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5588</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10773</sub_loc>
	</source_loc>
	<source_loc>
		<id>5589</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10773</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>12</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>5590</id>
			<source_loc>15776</source_loc>
			<order>1</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5591</id>
			<source_loc>10708</source_loc>
			<order>2</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>din.m_stall_reg_full:din_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5592</id>
			<source_loc>10731</source_loc>
			<order>3</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5593</id>
			<source_loc>10730</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>16</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5594</id>
			<source_loc>5536</source_loc>
			<order>5</order>
			<instance_name>fir_gen_busy_r_1_2</instance_name>
			<opcode>23</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>17</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3471000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5595</id>
			<source_loc>10740</source_loc>
			<order>6</order>
			<sig_name>gnew_busy</sig_name>
			<label>din.gen_busy::new_busy:gnew_busy:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>18</id>
				<op_kind>wire</op_kind>
				<object>gnew_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3471000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5596</id>
			<source_loc>10760</source_loc>
			<order>7</order>
			<sig_name>gdiv</sig_name>
			<label>din.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>19</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3471000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5597</id>
			<source_loc>5588</source_loc>
			<order>8</order>
			<sig_name>gen_busy_din_m_data_is_invalid_next</sig_name>
			<label>din.m_data_is_invalid:gen_busy_din_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>20</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_din_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3471000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5598</id>
			<source_loc>10747</source_loc>
			<order>9</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>din.m_busy_internal:din_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3926000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5599</id>
			<source_loc>10750</source_loc>
			<order>10</order>
			<sig_name>din_busy</sig_name>
			<label>din.busy:din_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>22</id>
				<op_kind>output</op_kind>
				<object>din_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3926000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5600</id>
			<source_loc>10770</source_loc>
			<order>11</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>din.m_data_is_valid:din_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3926000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5601</id>
			<source_loc>5589</source_loc>
			<order>12</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>din.m_data_is_invalid:din_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>24</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3926000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>5591</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5601</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5592</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5601</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5593</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5601</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>5591</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5600</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5592</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5600</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5593</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5600</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>5591</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5599</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5592</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5599</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5593</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5599</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>5591</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1399</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5598</source_loc>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_valid</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_valid</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_data_is_valid</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_busy</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_busy</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_busy</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1399</delay>
				<instance_name>fir_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_busy_internal</port_name>
			</path_node>
			<delay>0.3926</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>27</id>
			<thread>gen_busy</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>14841</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>27</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5947</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5608</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9146,9146</sub_loc>
	</source_loc>
	<source_loc>
		<id>5609</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13365</opcode>
		<sub_loc>9146,9146</sub_loc>
	</source_loc>
	<source_loc>
		<id>5611</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15211</sub_loc>
	</source_loc>
	<source_loc>
		<id>5610</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15211</sub_loc>
	</source_loc>
	<source_loc>
		<id>5613</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9146</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>5</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5624</id>
			<opcode>2</opcode>
			<source_loc>15779</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>5617</id>
			<source_loc>9136</source_loc>
			<order>1</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>din.m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5618</id>
			<source_loc>15211</source_loc>
			<order>2</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>30</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5619</id>
			<source_loc>5613</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_din_m_vld_reg_next</sig_name>
			<label>din.m_vld_reg:gen_do_reg_vld_din_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_din_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4144000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5620</id>
			<source_loc>9143</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>m_busy_internal:din_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>32</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3471000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5621</id>
			<source_loc>9147</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>33</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5622</id>
			<source_loc>5544</source_loc>
			<order>6</order>
			<instance_name>fir_N_Muxb_1_2_8_4_3</instance_name>
			<opcode>2</opcode>
			<label>MUX(2)</label>
			<op>
				<id>34</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4738000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5623</id>
			<source_loc>5609</source_loc>
			<order>7</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>35</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5193000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6529</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>5620</source_loc>
			</path_node>
			<delay>9.6529</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1854</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5621</source_loc>
			</path_node>
			<delay>0.1854</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>9146</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>5623</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>5612</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>5617</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6529</delay>
				<port_name>din_m_busy_internal</port_name>
			</path_node>
			<delay>9.6529</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1854</delay>
				<port_name>din_vld</port_name>
			</path_node>
			<delay>0.1854</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_vld_reg</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_vld_reg</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_vld_reg</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_vld_reg</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>5629</id>
			<source_loc>5617</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5630</id>
			<source_loc>5623</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>35</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>44</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>14847</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>44</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5953</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5632</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8007,8007</sub_loc>
	</source_loc>
	<source_loc>
		<id>5633</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13383</opcode>
		<sub_loc>8007,8007</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>5636</id>
			<source_loc>8014</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>39</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5637</id>
			<source_loc>8013</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>40</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5638</id>
			<source_loc>5547</source_loc>
			<order>3</order>
			<instance_name>fir_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>27</opcode>
			<label>^</label>
			<op>
				<id>41</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5639</id>
			<source_loc>5633</source_loc>
			<order>4</order>
			<sig_name>dout_m_req_active</sig_name>
			<label>dout.m_req_active:dout_m_req_active:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>42</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_active</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3309000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5636</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0782</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_active</port_name>
				<state>3</state>
				<source_loc>5639</source_loc>
			</path_node>
			<delay>0.3309</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5637</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0782</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_active</port_name>
				<state>3</state>
				<source_loc>5639</source_loc>
			</path_node>
			<delay>0.3309</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5637</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5636</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0782</delay>
				<instance_name>fir_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_active</port_name>
			</path_node>
			<delay>0.3309</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0782</delay>
				<instance_name>fir_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_active</port_name>
			</path_node>
			<delay>0.3309</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>55</id>
			<thread>gen_active</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1401</source_line>
			<source_loc>14852</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>55</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5959</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5642</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8659,8659</sub_loc>
	</source_loc>
	<source_loc>
		<id>5643</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13277</opcode>
		<sub_loc>8659,8659</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>15</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.0950</delay>
		<module_name>fir_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.0584</unit_area>
		<comb_area>1.0584</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>5646</id>
			<source_loc>8661</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_active</sig_name>
			<label>m_req_active:dout_m_req_active:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>45</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_active</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2854000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5647</id>
			<source_loc>8660</source_loc>
			<order>2</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>dout.m_unacked_req:dout_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>46</id>
				<op_kind>input</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5648</id>
			<source_loc>5545</source_loc>
			<order>3</order>
			<instance_name>fir_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>26</opcode>
			<label>|</label>
			<op>
				<id>47</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3382000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5649</id>
			<source_loc>5643</source_loc>
			<order>4</order>
			<sig_name>dout_vld</sig_name>
			<label>dout.vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3837000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7146</delay>
				<port_name>dout_m_req_active</port_name>
				<state>3</state>
				<source_loc>5646</source_loc>
			</path_node>
			<delay>9.7146</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2854</delay>
				<port_name>dout_m_req_active</port_name>
				<state>3</state>
				<source_loc>5646</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0528</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5649</source_loc>
			</path_node>
			<delay>0.3837</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5647</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0528</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5649</source_loc>
			</path_node>
			<delay>0.3055</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5647</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7146</delay>
				<port_name>dout_m_req_active</port_name>
			</path_node>
			<delay>9.7146</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2854</delay>
				<port_name>dout_m_req_active</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0950</delay>
				<instance_name>fir_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_vld</port_name>
			</path_node>
			<delay>0.4259</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>dout_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0950</delay>
				<instance_name>fir_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_vld</port_name>
			</path_node>
			<delay>0.3477</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_unacked_req</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>46</id>
			<thread>gen_vld</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5140</source_line>
			<source_loc>14848</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>46</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5954</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5657</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8165</sub_loc>
	</source_loc>
	<source_loc>
		<id>5655</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8163,8163</sub_loc>
	</source_loc>
	<source_loc>
		<id>5656</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13351</opcode>
		<sub_loc>8163,8163</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>5659</id>
			<source_loc>5657</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_dout_vld_prev</sig_name>
			<label>dout.vld:gen_stalling_dout_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>51</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_dout_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3804000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5660</id>
			<source_loc>8164</source_loc>
			<order>2</order>
			<sig_name>dout_busy</sig_name>
			<label>dout.busy:dout_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>52</id>
				<op_kind>input</op_kind>
				<object>dout_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5661</id>
			<source_loc>5546</source_loc>
			<order>3</order>
			<instance_name>fir_And_1Ux1U_1U_1_6</instance_name>
			<opcode>25</opcode>
			<label>&amp;</label>
			<op>
				<id>53</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1537000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5662</id>
			<source_loc>5656</source_loc>
			<order>4</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>dout.m_stalling:dout_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>54</id>
				<op_kind>output</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1992000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.9000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>5660</source_loc>
			</path_node>
			<delay>9.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6196</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>8165</source_loc>
			</path_node>
			<delay>9.6196</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3804</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>8165</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0537</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5662</source_loc>
			</path_node>
			<delay>0.4796</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>5660</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0537</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5662</source_loc>
			</path_node>
			<delay>0.1992</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.9000</delay>
				<port_name>dout_busy</port_name>
			</path_node>
			<delay>9.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6196</delay>
				<port_name>dout_vld</port_name>
			</path_node>
			<delay>9.6196</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3804</delay>
				<port_name>dout_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0537</delay>
				<instance_name>fir_And_1Ux1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_stalling</port_name>
			</path_node>
			<delay>0.4796</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0537</delay>
				<instance_name>fir_And_1Ux1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_stalling</port_name>
			</path_node>
			<delay>0.1992</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>51</id>
			<thread>gen_stalling</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5167</source_line>
			<source_loc>14850</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>51</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5956</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5667</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8647</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>5668</id>
			<source_loc>8640</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5669</id>
			<source_loc>8648</source_loc>
			<order>2</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>58</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4341000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5670</id>
			<source_loc>5667</source_loc>
			<order>3</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>59</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4796000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.5659</delay>
				<port_name>dout_m_stalling</port_name>
				<state>11</state>
				<source_loc>5669</source_loc>
			</path_node>
			<delay>9.5659</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>5670</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>5668</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.5659</delay>
				<port_name>dout_m_stalling</port_name>
			</path_node>
			<delay>9.5659</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_unacked_req</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_unacked_req</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>5672</id>
			<source_loc>5668</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5673</id>
			<source_loc>5670</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>49</id>
			<thread>gen_unacked_req</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5151</source_line>
			<source_loc>14849</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>49</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5955</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5674</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7241,7241</sub_loc>
	</source_loc>
	<source_loc>
		<id>5675</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13363</opcode>
		<sub_loc>7241,7241</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>5677</id>
			<source_loc>7242</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>60</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5678</id>
			<source_loc>5548</source_loc>
			<order>2</order>
			<instance_name>fir_Not_1U_1U_1_7</instance_name>
			<opcode>24</opcode>
			<label>!</label>
			<op>
				<id>61</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2290000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5679</id>
			<source_loc>5675</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>dout.m_req.m_next_trig_req:dout_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2745000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5677</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0218</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>3</state>
				<source_loc>5679</source_loc>
			</path_node>
			<delay>0.2745</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5677</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2072</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0218</delay>
				<instance_name>fir_Not_1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.2745</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>63</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1443</source_line>
			<source_loc>14855</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>63</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5962</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[0], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>34</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[1], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>35</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[2], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>36</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[3], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>37</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[4], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>38</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[5], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>39</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[6], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>40</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[7], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>41</order>
	</message>
	<source_loc>
		<id>5444</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14692,11478</sub_loc>
	</source_loc>
	<source_loc>
		<id>5445</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14696,11489</sub_loc>
	</source_loc>
	<source_loc>
		<id>5446</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14697,11523</sub_loc>
	</source_loc>
	<source_loc>
		<id>5716</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14370</sub_loc>
	</source_loc>
	<source_loc>
		<id>5717</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14370</sub_loc>
	</source_loc>
	<source_loc>
		<id>5718</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14370</sub_loc>
	</source_loc>
	<source_loc>
		<id>5719</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14370</sub_loc>
	</source_loc>
	<source_loc>
		<id>5720</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14370</sub_loc>
	</source_loc>
	<source_loc>
		<id>5721</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14370</sub_loc>
	</source_loc>
	<source_loc>
		<id>5688</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15760,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5311</id>
		<loc_kind>LOOP_ITER</loc_kind>
		<label>[1]</label>
		<file_id>1</file_id>
		<line>45</line>
		<col>9</col>
		<index>15338</index>
	</source_loc>
	<source_loc>
		<id>5313</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5311,2469,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5690</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5688</sub_loc>
	</source_loc>
	<source_loc>
		<id>5689</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5688</sub_loc>
	</source_loc>
	<source_loc>
		<id>5692</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15761,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5316</id>
		<loc_kind>LOOP_ITER</loc_kind>
		<label>[2]</label>
		<file_id>1</file_id>
		<line>45</line>
		<col>9</col>
		<index>15362</index>
	</source_loc>
	<source_loc>
		<id>5318</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5316,2469,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5694</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5692</sub_loc>
	</source_loc>
	<source_loc>
		<id>5693</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5692</sub_loc>
	</source_loc>
	<source_loc>
		<id>5696</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15762,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5321</id>
		<loc_kind>LOOP_ITER</loc_kind>
		<label>[3]</label>
		<file_id>1</file_id>
		<line>45</line>
		<col>9</col>
		<index>15388</index>
	</source_loc>
	<source_loc>
		<id>5323</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5321,2469,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5698</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5696</sub_loc>
	</source_loc>
	<source_loc>
		<id>5697</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5696</sub_loc>
	</source_loc>
	<source_loc>
		<id>5700</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15763,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5326</id>
		<loc_kind>LOOP_ITER</loc_kind>
		<label>[4]</label>
		<file_id>1</file_id>
		<line>45</line>
		<col>9</col>
		<index>15414</index>
	</source_loc>
	<source_loc>
		<id>5328</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5326,2469,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5702</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5700</sub_loc>
	</source_loc>
	<source_loc>
		<id>5701</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5700</sub_loc>
	</source_loc>
	<source_loc>
		<id>5704</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15764,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5331</id>
		<loc_kind>LOOP_ITER</loc_kind>
		<label>[5]</label>
		<file_id>1</file_id>
		<line>45</line>
		<col>9</col>
		<index>15440</index>
	</source_loc>
	<source_loc>
		<id>5333</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5331,2469,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5706</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5704</sub_loc>
	</source_loc>
	<source_loc>
		<id>5705</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5704</sub_loc>
	</source_loc>
	<source_loc>
		<id>5708</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15765,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5336</id>
		<loc_kind>LOOP_ITER</loc_kind>
		<label>[6]</label>
		<file_id>1</file_id>
		<line>45</line>
		<col>9</col>
		<index>15466</index>
	</source_loc>
	<source_loc>
		<id>5339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5336,2469,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5710</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5708</sub_loc>
	</source_loc>
	<source_loc>
		<id>5709</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5708</sub_loc>
	</source_loc>
	<source_loc>
		<id>5712</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15766,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>5714</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5712</sub_loc>
	</source_loc>
	<source_loc>
		<id>5713</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5712</sub_loc>
	</source_loc>
	<source_loc>
		<id>5344</id>
		<loc_kind>LOOP_ITER</loc_kind>
		<label>[0]</label>
		<file_id>1</file_id>
		<line>45</line>
		<col>9</col>
		<index>15518</index>
	</source_loc>
	<source_loc>
		<id>5346</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5344,2469,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>5449</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14692,11602</sub_loc>
	</source_loc>
	<source_loc>
		<id>5682</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4439,14894</sub_loc>
	</source_loc>
	<source_loc>
		<id>5683</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1060,5682</sub_loc>
	</source_loc>
	<source_loc>
		<id>5451</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2566,14894</sub_loc>
	</source_loc>
	<source_loc>
		<id>5453</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14692,11691</sub_loc>
	</source_loc>
	<source_loc>
		<id>5432</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14662,11733</sub_loc>
	</source_loc>
	<source_loc>
		<id>5433</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14701,11723</sub_loc>
	</source_loc>
	<source_loc>
		<id>5431</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14709,11721</sub_loc>
	</source_loc>
	<source_loc>
		<id>5440</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15768,15557</sub_loc>
	</source_loc>
	<source_loc>
		<id>5441</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15767,15748</sub_loc>
	</source_loc>
	<source_loc>
		<id>5439</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15769,15581</sub_loc>
	</source_loc>
	<source_loc>
		<id>5438</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15770,15605</sub_loc>
	</source_loc>
	<source_loc>
		<id>5437</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15771,15629</sub_loc>
	</source_loc>
	<source_loc>
		<id>5436</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15772,15653</sub_loc>
	</source_loc>
	<source_loc>
		<id>5435</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15773,15677</sub_loc>
	</source_loc>
	<source_loc>
		<id>5434</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15774,15701</sub_loc>
	</source_loc>
	<source_loc>
		<id>5447</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14659,11980</sub_loc>
	</source_loc>
	<source_loc>
		<id>5684</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3733,11999</sub_loc>
	</source_loc>
	<source_loc>
		<id>5685</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1061,5684</sub_loc>
	</source_loc>
	<source_loc>
		<id>5459</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14697,12000</sub_loc>
	</source_loc>
	<source_loc>
		<id>5686</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5232,14989</sub_loc>
	</source_loc>
	<source_loc>
		<id>5687</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1061,5686</sub_loc>
	</source_loc>
	<source_loc>
		<id>5461</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2566,14989</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>FirThread</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>FirThread</thread>
		<value>61</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>FirThread</thread>
		<value>45</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>FirThread</thread>
		<value>22</value>
	</intrinsic_muxing>
	<resource>
		<res_id>10</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>1.5301</delay>
		<module_name>fir_Mul_8Ux8U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>247.3128</unit_area>
		<comb_area>247.3128</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.8718</delay>
		<module_name>fir_Add_11Ux11U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>58.0356</unit_area>
		<comb_area>58.0356</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.1836</delay>
		<module_name>fir_N_Mux_8_2_10_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>13.2300</unit_area>
		<comb_area>13.2300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>FirThread</thread>
		<op>
			<id>5786</id>
			<opcode>12</opcode>
			<source_loc>15553</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5788</id>
			<opcode>12</opcode>
			<source_loc>15744</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5802</id>
			<opcode>13</opcode>
			<source_loc>15551</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5790</id>
			<opcode>12</opcode>
			<source_loc>15577</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5804</id>
			<opcode>13</opcode>
			<source_loc>15575</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5792</id>
			<opcode>12</opcode>
			<source_loc>15601</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5806</id>
			<opcode>13</opcode>
			<source_loc>15599</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5794</id>
			<opcode>12</opcode>
			<source_loc>15625</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5808</id>
			<opcode>13</opcode>
			<source_loc>15623</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5796</id>
			<opcode>12</opcode>
			<source_loc>15649</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5810</id>
			<opcode>13</opcode>
			<source_loc>15647</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5798</id>
			<opcode>12</opcode>
			<source_loc>15673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5812</id>
			<opcode>13</opcode>
			<source_loc>15671</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5800</id>
			<opcode>12</opcode>
			<source_loc>15697</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5814</id>
			<opcode>13</opcode>
			<source_loc>15695</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>FirThread</thread>
		<wire_op>
			<id>5728</id>
			<source_loc>14370</source_loc>
			<order>1</order>
			<sig_name>shift_reg_1</sig_name>
			<label>shift_reg[1]:shift_reg_1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>67</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_1</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5729</id>
			<source_loc>5716</source_loc>
			<order>2</order>
			<sig_name>shift_reg_2</sig_name>
			<label>shift_reg[2]:shift_reg_2:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>68</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_2</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5730</id>
			<source_loc>5717</source_loc>
			<order>3</order>
			<sig_name>shift_reg_3</sig_name>
			<label>shift_reg[3]:shift_reg_3:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>69</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_3</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5731</id>
			<source_loc>5718</source_loc>
			<order>4</order>
			<sig_name>shift_reg_4</sig_name>
			<label>shift_reg[4]:shift_reg_4:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>70</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_4</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5732</id>
			<source_loc>5719</source_loc>
			<order>5</order>
			<sig_name>shift_reg_5</sig_name>
			<label>shift_reg[5]:shift_reg_5:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_5</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5733</id>
			<source_loc>5720</source_loc>
			<order>6</order>
			<sig_name>shift_reg_6</sig_name>
			<label>shift_reg[6]:shift_reg_6:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>72</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_6</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5734</id>
			<source_loc>5721</source_loc>
			<order>7</order>
			<sig_name>shift_reg_7</sig_name>
			<label>shift_reg[7]:shift_reg_7:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_7</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5725</id>
			<source_loc>5444</source_loc>
			<order>8</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>64</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5726</id>
			<source_loc>5445</source_loc>
			<order>9</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling:din_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>65</id>
				<op_kind>output</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5727</id>
			<source_loc>5446</source_loc>
			<order>10</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>66</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5816</id>
			<source_loc>5690</source_loc>
			<order>11</order>
			<sig_name>lp_ctrl</sig_name>
			<label>shift_reg[1]:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>125</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5735</id>
			<source_loc>5688</source_loc>
			<order>12</order>
			<sig_name>shift_reg_1_u0</sig_name>
			<label>shift_reg[1]:shift_reg_1_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>74</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_1_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5736</id>
			<source_loc>5692</source_loc>
			<order>13</order>
			<sig_name>shift_reg_2_u0</sig_name>
			<label>shift_reg[2]:shift_reg_2_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>75</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_2_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5737</id>
			<source_loc>5696</source_loc>
			<order>14</order>
			<sig_name>shift_reg_3_u0</sig_name>
			<label>shift_reg[3]:shift_reg_3_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>76</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_3_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5738</id>
			<source_loc>5700</source_loc>
			<order>15</order>
			<sig_name>shift_reg_4_u0</sig_name>
			<label>shift_reg[4]:shift_reg_4_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>77</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_4_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5739</id>
			<source_loc>5704</source_loc>
			<order>16</order>
			<sig_name>shift_reg_5_u0</sig_name>
			<label>shift_reg[5]:shift_reg_5_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>78</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_5_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5740</id>
			<source_loc>5708</source_loc>
			<order>17</order>
			<sig_name>shift_reg_6_u0</sig_name>
			<label>shift_reg[6]:shift_reg_6_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>79</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_6_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5741</id>
			<source_loc>5712</source_loc>
			<order>18</order>
			<sig_name>shift_reg_7_u0</sig_name>
			<label>shift_reg[7]:shift_reg_7_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>80</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_7_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5742</id>
			<source_loc>5346</source_loc>
			<order>19</order>
			<sig_name>shift_reg_0</sig_name>
			<label>shift_reg[0]:shift_reg_0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>81</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5743</id>
			<source_loc>5313</source_loc>
			<order>20</order>
			<sig_name>shift_reg_1</sig_name>
			<label>shift_reg[1]:shift_reg_1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_1</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5764</id>
			<source_loc>5440</source_loc>
			<order>21</order>
			<sig_name>coeffs_table_1</sig_name>
			<label>coeffs.table[1]:coeffs_table_1:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>103</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_1</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5765</id>
			<source_loc>5441</source_loc>
			<order>22</order>
			<sig_name>coeffs_table_0</sig_name>
			<label>coeffs.table[0]:coeffs_table_0:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>104</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5744</id>
			<source_loc>5318</source_loc>
			<order>23</order>
			<sig_name>shift_reg_2</sig_name>
			<label>shift_reg[2]:shift_reg_2:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>83</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_2</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5763</id>
			<source_loc>5439</source_loc>
			<order>24</order>
			<sig_name>coeffs_table_2</sig_name>
			<label>coeffs.table[2]:coeffs_table_2:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>102</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_2</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5766</id>
			<source_loc>5507</source_loc>
			<order>25</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_8</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>105</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>1.8186600000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5767</id>
			<source_loc>5508</source_loc>
			<order>26</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_9</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>106</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>1.8186600000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5745</id>
			<source_loc>5323</source_loc>
			<order>27</order>
			<sig_name>shift_reg_3</sig_name>
			<label>shift_reg[3]:shift_reg_3:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_3</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5762</id>
			<source_loc>5438</source_loc>
			<order>28</order>
			<sig_name>coeffs_table_3</sig_name>
			<label>coeffs.table[3]:coeffs_table_3:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>101</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_3</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5768</id>
			<source_loc>5509</source_loc>
			<order>29</order>
			<instance_name>fir_Add_11Ux11U_11U_4_10</instance_name>
			<opcode>13</opcode>
			<label>+</label>
			<op>
				<id>107</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>2.6904600000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5769</id>
			<source_loc>5510</source_loc>
			<order>30</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_11</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>108</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>1.8186600000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5746</id>
			<source_loc>5328</source_loc>
			<order>31</order>
			<sig_name>shift_reg_4</sig_name>
			<label>shift_reg[4]:shift_reg_4:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_4</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5761</id>
			<source_loc>5437</source_loc>
			<order>32</order>
			<sig_name>coeffs_table_4</sig_name>
			<label>coeffs.table[4]:coeffs_table_4:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>100</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_4</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5770</id>
			<source_loc>5511</source_loc>
			<order>33</order>
			<instance_name>fir_Add_11Ux11U_11U_4_12</instance_name>
			<opcode>13</opcode>
			<label>+</label>
			<op>
				<id>109</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>3.5622600000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5771</id>
			<source_loc>5512</source_loc>
			<order>34</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>110</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>1.8186600000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5747</id>
			<source_loc>5333</source_loc>
			<order>35</order>
			<sig_name>shift_reg_5</sig_name>
			<label>shift_reg[5]:shift_reg_5:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_5</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5760</id>
			<source_loc>5436</source_loc>
			<order>36</order>
			<sig_name>coeffs_table_5</sig_name>
			<label>coeffs.table[5]:coeffs_table_5:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>99</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_5</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5772</id>
			<source_loc>5513</source_loc>
			<order>37</order>
			<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			<opcode>13</opcode>
			<label>+</label>
			<op>
				<id>111</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>4.4340600000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5773</id>
			<source_loc>5514</source_loc>
			<order>38</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_15</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>112</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>1.8186600000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5748</id>
			<source_loc>5339</source_loc>
			<order>39</order>
			<sig_name>shift_reg_6</sig_name>
			<label>shift_reg[6]:shift_reg_6:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_6</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.2885600000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5759</id>
			<source_loc>5435</source_loc>
			<order>40</order>
			<sig_name>coeffs_table_6</sig_name>
			<label>coeffs.table[6]:coeffs_table_6:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>98</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_6</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5774</id>
			<source_loc>5515</source_loc>
			<order>41</order>
			<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			<opcode>13</opcode>
			<label>+</label>
			<op>
				<id>113</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>5.3058600000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5775</id>
			<source_loc>5516</source_loc>
			<order>42</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_17</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>114</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>1.8186600000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5776</id>
			<source_loc>5517</source_loc>
			<order>43</order>
			<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			<opcode>13</opcode>
			<label>+</label>
			<op>
				<id>115</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>6.1776600000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5777</id>
			<source_loc>5518</source_loc>
			<order>44</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_19</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>116</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>1.8186600000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5778</id>
			<source_loc>5519</source_loc>
			<order>45</order>
			<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			<opcode>13</opcode>
			<label>+</label>
			<op>
				<id>117</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>7.0494600000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5749</id>
			<source_loc>5449</source_loc>
			<order>46</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>88</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5750</id>
			<source_loc>5683</source_loc>
			<order>47</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:din_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>89</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.3471000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5751</id>
			<source_loc>5451</source_loc>
			<order>48</order>
			<sig_name>stall0</sig_name>
			<label>FirThread:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>90</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.3926000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5752</id>
			<source_loc>5453</source_loc>
			<order>49</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5758</id>
			<source_loc>5434</source_loc>
			<order>50</order>
			<sig_name>coeffs_table_7</sig_name>
			<label>coeffs.table[7]:coeffs_table_7:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>97</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_7</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5753</id>
			<source_loc>5431</source_loc>
			<order>51</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>92</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5754</id>
			<source_loc>5432</source_loc>
			<order>52</order>
			<sig_name>din_data</sig_name>
			<label>din.data:din_data:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>93</id>
				<op_kind>input</op_kind>
				<object>din_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5755</id>
			<source_loc>5433</source_loc>
			<order>53</order>
			<sig_name>din_m_stall_reg</sig_name>
			<label>din.m_stall_reg:din_m_stall_reg:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>94</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5756</id>
			<source_loc>5506</source_loc>
			<order>54</order>
			<instance_name>fir_N_Mux_8_2_10_4_21</instance_name>
			<opcode>20</opcode>
			<label>MUX(2)</label>
			<op>
				<id>95</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2910000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5779</id>
			<source_loc>5520</source_loc>
			<order>55</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_22</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>118</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>1.8211000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5780</id>
			<source_loc>5521</source_loc>
			<order>56</order>
			<instance_name>fir_Add_11Ux11U_11U_4_23</instance_name>
			<opcode>13</opcode>
			<label>+</label>
			<op>
				<id>119</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>7</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>2.6929000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5757</id>
			<source_loc>14405</source_loc>
			<order>57</order>
			<sig_name>shift_reg_7</sig_name>
			<label>shift_reg[7]:shift_reg_7:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>shift_reg_7</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2910000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5781</id>
			<source_loc>5447</source_loc>
			<order>58</order>
			<sig_name>dout_data</sig_name>
			<label>dout.data:dout_data:write</label>
			<datatype W="11">sc_uint</datatype>
			<output_write/>
			<op>
				<id>120</id>
				<op_kind>output</op_kind>
				<object>dout_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>2.7384000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5782</id>
			<source_loc>5685</source_loc>
			<order>59</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:dout_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>121</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2290000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5783</id>
			<source_loc>5459</source_loc>
			<order>60</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>122</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2745000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5817</id>
			<source_loc>5689</source_loc>
			<order>61</order>
			<sig_name>lp_ctrl</sig_name>
			<label>shift_reg[1]:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5784</id>
			<source_loc>5687</source_loc>
			<order>62</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>123</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.4341000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5785</id>
			<source_loc>5461</source_loc>
			<order>63</order>
			<sig_name>stall0</sig_name>
			<label>FirThread::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>124</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.4796000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>FirThread</thread>
	</cdfg>
	<timing_paths>
		<thread>FirThread</thread>
		<timing_path>
			<name>FirThread_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7710</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>14</state>
				<source_loc>5782</source_loc>
			</path_node>
			<delay>9.7710</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6529</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>9</state>
				<source_loc>5750</source_loc>
			</path_node>
			<delay>9.6529</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.5659</delay>
				<port_name>dout_m_stalling</port_name>
				<state>16</state>
				<source_loc>5784</source_loc>
			</path_node>
			<delay>9.5659</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2717</delay>
				<number_inputs>2</number_inputs>
				<state>6</state>
				<source_loc>5736</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
			<delay>7.2853</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>2</number_inputs>
				<state>6</state>
				<source_loc>5736</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
			<delay>7.0950</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>2</number_inputs>
				<state>6</state>
				<source_loc>5735</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
			<delay>7.0950</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0690</delay>
				<number_inputs>2</number_inputs>
				<state>6</state>
				<source_loc>5735</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
			<delay>7.0826</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>coeffs_table_0</port_name>
				<state>6</state>
				<source_loc>5765</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
			<delay>6.9064</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>coeffs_table_1</port_name>
				<state>6</state>
				<source_loc>5764</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
			<delay>6.9064</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2717</delay>
				<number_inputs>2</number_inputs>
				<state>6</state>
				<source_loc>5737</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
			<delay>6.4135</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>FirThread</thread>
		<timing_path>
			<name>FirThread_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7710</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.7710</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6529</delay>
				<port_name>din_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.6529</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.5659</delay>
				<port_name>dout_m_stalling</port_name>
			</path_node>
			<delay>9.5659</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2121</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5301</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1077</delay>
			</path_node>
			<delay>7.1621</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2121</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5301</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1077</delay>
			</path_node>
			<delay>7.1621</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>coeffs_table_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5301</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1077</delay>
			</path_node>
			<delay>7.0500</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>coeffs_table_1</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5301</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1077</delay>
			</path_node>
			<delay>7.0500</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2121</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5301</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1077</delay>
			</path_node>
			<delay>6.2903</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>coeffs_table_2</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5301</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1077</delay>
			</path_node>
			<delay>6.1782</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2121</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5301</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8718</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0814</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1077</delay>
			</path_node>
			<delay>5.4185</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>FirThread</thread>
		<timing_path>
			<name>FirThread_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>7.0950</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0814</delay>
				<source_loc>5736</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5743</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
				<source_loc>5766</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5768</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5770</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5772</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5774</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5776</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5778</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>7.0950</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0814</delay>
				<source_loc>5735</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5742</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5301</delay>
				<source_loc>5767</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5768</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5770</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5772</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5774</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5776</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8718</delay>
				<source_loc>5778</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0455</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.4341</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.4341</delay>
				<source_loc>5784</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5785</source_loc>
				<state>16</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.3471</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3471</delay>
				<source_loc>5750</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5751</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.2745</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2290</delay>
				<source_loc>5782</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<source_loc>5783</source_loc>
				<state>14</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>FirThread</thread>
		<reg_op>
			<id>5820</id>
			<source_loc>5725</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>64</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5821</id>
			<source_loc>5749</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>88</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5822</id>
			<source_loc>5752</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>91</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5824</id>
			<source_loc>5781</source_loc>
			<name>dout_data</name>
			<datatype W="11">sc_uint</datatype>
			<livein>2,3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>120</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5826</id>
			<source_loc>5727</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,3</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5827</id>
			<source_loc>5783</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5829</id>
			<source_loc>5730</source_loc>
			<name>shift_reg_3_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_10</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>s_reg_10</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5830</id>
			<source_loc>5745</source_loc>
			<name>shift_reg_3_mi6</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>s_reg_10</instance_name>
			<op>
				<id>84</id>
				<op_kind>reg</op_kind>
				<object>s_reg_10</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5832</id>
			<source_loc>5731</source_loc>
			<name>shift_reg_4_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_11</instance_name>
			<op>
				<id>70</id>
				<op_kind>reg</op_kind>
				<object>s_reg_11</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5833</id>
			<source_loc>5746</source_loc>
			<name>shift_reg_4_mi6</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>s_reg_11</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_11</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5835</id>
			<source_loc>5732</source_loc>
			<name>shift_reg_5_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_12</instance_name>
			<op>
				<id>71</id>
				<op_kind>reg</op_kind>
				<object>s_reg_12</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5836</id>
			<source_loc>5747</source_loc>
			<name>shift_reg_5_mi6</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>s_reg_12</instance_name>
			<op>
				<id>86</id>
				<op_kind>reg</op_kind>
				<object>s_reg_12</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5838</id>
			<source_loc>5733</source_loc>
			<name>shift_reg_6_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_13</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_13</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5839</id>
			<source_loc>5748</source_loc>
			<name>shift_reg_6_mi6</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>s_reg_13</instance_name>
			<op>
				<id>87</id>
				<op_kind>reg</op_kind>
				<object>s_reg_13</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5841</id>
			<source_loc>5778</source_loc>
			<name>CynTemp_12</name>
			<datatype W="11">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>s_reg_14</instance_name>
			<op>
				<id>117</id>
				<op_kind>reg</op_kind>
				<object>s_reg_14</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5843</id>
			<source_loc>5734</source_loc>
			<name>shift_reg_7_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_15</instance_name>
			<op>
				<id>73</id>
				<op_kind>reg</op_kind>
				<object>s_reg_15</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5845</id>
			<source_loc>5728</source_loc>
			<name>shift_reg_1_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_8</instance_name>
			<op>
				<id>67</id>
				<op_kind>reg</op_kind>
				<object>s_reg_8</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5846</id>
			<source_loc>5743</source_loc>
			<name>shift_reg_1_mi6</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>s_reg_8</instance_name>
			<op>
				<id>82</id>
				<op_kind>reg</op_kind>
				<object>s_reg_8</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5848</id>
			<source_loc>5729</source_loc>
			<name>shift_reg_2_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_9</instance_name>
			<op>
				<id>68</id>
				<op_kind>reg</op_kind>
				<object>s_reg_9</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5849</id>
			<source_loc>5744</source_loc>
			<name>shift_reg_2_mi6</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>s_reg_9</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>s_reg_9</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>FirThread</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>24</id>
			<thread>FirThread</thread>
			<pipe_type>SOFT</pipe_type>
			<pipe_init>1</pipe_init>
			<source_path>fir.cc</source_path>
			<source_line>42</source_line>
			<source_loc>2559</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>2</max_path>
			<latency>2</latency>
			<name>main_loop</name>
		</loop>
	</loop>
	<latency>
		<name>main_loop</name>
		<constr_id>39</constr_id>
		<min>0</min>
		<max>2</max>
		<value>2</value>
		<source_loc>2509</source_loc>
		<source_path>fir.cc</source_path>
		<source_line>43</source_line>
		<thread>FirThread</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>FirThread</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2486</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>24</id>
			<thread>FirThread</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>11661</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>12031</source_loc>
				<start_cycle>1</start_cycle>
				<latency>2</latency>
			</cycle>
			<name>main_loop</name>
		</loop>
	</loop>
	<source_loc>
		<id>5901</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10165</sub_loc>
	</source_loc>
	<source_loc>
		<id>5894</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15125</sub_loc>
	</source_loc>
	<source_loc>
		<id>5893</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15125</sub_loc>
	</source_loc>
	<source_loc>
		<id>5896</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10165</sub_loc>
	</source_loc>
	<source_loc>
		<id>5900</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10165</sub_loc>
	</source_loc>
	<source_loc>
		<id>5902</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14701,10140</sub_loc>
	</source_loc>
	<source_loc>
		<id>5903</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14701,10140</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg</thread>
		<value>13</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg</thread>
		<value>8</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg</thread>
		<value>15</value>
	</intrinsic_muxing>
	<resource>
		<res_id>13</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0332</delay>
		<module_name>fir_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.5292</unit_area>
		<comb_area>0.5292</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.0785</delay>
		<module_name>fir_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.0584</unit_area>
		<comb_area>1.0584</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg</thread>
		<op>
			<id>5929</id>
			<opcode>16</opcode>
			<source_loc>10137</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5931</id>
			<opcode>16</opcode>
			<source_loc>10140</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg</thread>
		<io_op>
			<id>5906</id>
			<source_loc>15125</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg</sig_name>
			<label>din.m_stall_reg.get::nb_get:din_m_stall_reg:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>180</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5909</id>
			<source_loc>5896</source_loc>
			<order>2</order>
			<sig_name>gen_do_stall_reg_din_m_stall_reg_next</sig_name>
			<label>din.m_stall_reg:gen_do_stall_reg_din_m_stall_reg_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>181</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_din_m_stall_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4144000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5910</id>
			<source_loc>10138</source_loc>
			<order>3</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>182</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2072000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5912</id>
			<source_loc>10136</source_loc>
			<order>4</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling.reset:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>183</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5153250000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5913</id>
			<source_loc>10135</source_loc>
			<order>5</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>184</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3471000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5916</id>
			<source_loc>5538</source_loc>
			<order>6</order>
			<instance_name>fir_Not_1U_1U_4_24</instance_name>
			<opcode>24</opcode>
			<label>!</label>
			<op>
				<id>185</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2290000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5917</id>
			<source_loc>5539</source_loc>
			<order>7</order>
			<instance_name>fir_And_1Ux1U_1U_4_25</instance_name>
			<opcode>16</opcode>
			<label>&amp;</label>
			<op>
				<id>186</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5938250000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5918</id>
			<source_loc>5540</source_loc>
			<order>8</order>
			<instance_name>fir_And_1Ux1U_1U_4_26</instance_name>
			<opcode>16</opcode>
			<label>&amp;</label>
			<op>
				<id>187</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6723250000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5921</id>
			<source_loc>10161</source_loc>
			<order>9</order>
			<sig_name>din_data</sig_name>
			<label>din.data.get::nb_get::use_data:din_data:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>189</id>
				<op_kind>input</op_kind>
				<object>din_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5923</id>
			<source_loc>5900</source_loc>
			<order>10</order>
			<sig_name>gen_do_stall_reg_din_m_stall_reg_next</sig_name>
			<label>m_stall_reg:gen_do_stall_reg_din_m_stall_reg_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_din_m_stall_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5905</id>
			<source_loc>5903</source_loc>
			<order>11</order>
			<sig_name>gen_do_stall_reg_din_m_stall_reg_next</sig_name>
			<label>m_stall_reg:gen_do_stall_reg_din_m_stall_reg_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>179</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_din_m_stall_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5940</id>
			<source_loc>5903</source_loc>
			<order>12</order>
			<sig_name>gen_do_stall_reg_din_m_stall_reg_next</sig_name>
			<label>m_stall_reg:gen_do_stall_reg_din_m_stall_reg_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_din_m_stall_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<original_op>5905</original_op>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5924</id>
			<source_loc>5901</source_loc>
			<order>13</order>
			<sig_name>din_m_stall_reg</sig_name>
			<label>din.m_stall_reg.get::nb_get:din_m_stall_reg:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>191</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7178250000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5919</id>
			<source_loc>15122</source_loc>
			<order>14</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6723250000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg</thread>
		<timing_path>
			<name>gen_do_stall_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6529</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5913</source_loc>
			</path_node>
			<delay>9.6529</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.4847</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>5912</source_loc>
			</path_node>
			<delay>9.4847</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>7</state>
				<source_loc>5910</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg</port_name>
				<state>4</state>
				<source_loc>10165</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg</port_name>
				<state>11</state>
				<source_loc>5924</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg</port_name>
				<state>3</state>
				<source_loc>5895</source_loc>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg</thread>
		<timing_path>
			<name>gen_do_stall_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6529</delay>
				<port_name>din_m_data_is_valid</port_name>
			</path_node>
			<delay>9.6529</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.4847</delay>
				<port_name>din_m_stalling</port_name>
			</path_node>
			<delay>9.4847</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg</port_name>
			</path_node>
			<delay>0.0455</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg</thread>
		<reg_op>
			<id>5946</id>
			<source_loc>5924</source_loc>
			<name>din_m_stall_reg</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg</instance_name>
			<op>
				<id>191</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>35</id>
			<thread>gen_do_stall_reg</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1828</source_line>
			<source_loc>14844</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>35</id>
			<thread>gen_do_stall_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5950</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5968</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9810,9810</sub_loc>
	</source_loc>
	<source_loc>
		<id>5969</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13346</opcode>
		<sub_loc>9810,9810</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5977</id>
			<opcode>16</opcode>
			<source_loc>9813</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>5972</id>
			<source_loc>9803</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>200</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0555000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5973</id>
			<source_loc>9812</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling.reset:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>201</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5153250000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5974</id>
			<source_loc>9811</source_loc>
			<order>3</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>202</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3471000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5975</id>
			<source_loc>5543</source_loc>
			<order>4</order>
			<instance_name>fir_And_1Ux1U_1U_4_27</instance_name>
			<opcode>16</opcode>
			<label>&amp;</label>
			<op>
				<id>203</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5938250000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5976</id>
			<source_loc>5969</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>204</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6393250000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6529</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5974</source_loc>
			</path_node>
			<delay>9.6529</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.4847</delay>
				<port_name>din_m_stalling</port_name>
				<state>11</state>
				<source_loc>5973</source_loc>
			</path_node>
			<delay>9.4847</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5976</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5972</source_loc>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6529</delay>
				<port_name>din_m_data_is_valid</port_name>
			</path_node>
			<delay>9.6529</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.4847</delay>
				<port_name>din_m_stalling</port_name>
			</path_node>
			<delay>9.4847</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.2072</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0455</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.2527</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>5980</id>
			<source_loc>5972</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>200</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5981</id>
			<source_loc>5976</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5922</source_loc>
		<loop>
			<id>38</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>14845</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>38</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5951</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>coeffs_table_0</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_0</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_1</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_1</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_2</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_2</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_3</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_3</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_4</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_4</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_5</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_5</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_6</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_6</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_7</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_7</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_stalling</name>
		<time> 0.515</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_req_0</name>
		<time> 0.207</time>
	</stable_time>
	<stable_time>
		<name>din_data</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_trig_req</name>
		<time> 0.207</time>
	</stable_time>
	<stable_time>
		<name>dout_data</name>
		<time> 0.207</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_invalid</name>
		<time> 0.347</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_full</name>
		<time> 0.207</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg</name>
		<time> 0.207</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_next_trig_req</name>
		<time> 0.229</time>
	</stable_time>
	<stable_time>
		<name>dout_m_stalling</name>
		<time> 0.434</time>
	</stable_time>
	<stable_time>
		<name>rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_unvalidated_req</name>
		<time> 0.207</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_internal</name>
		<time> 0.347</time>
	</stable_time>
	<stable_time>
		<name>din_busy</name>
		<time> 0.347</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_valid</name>
		<time> 0.347</time>
	</stable_time>
	<stable_time>
		<name>din_m_vld_reg</name>
		<time> 0.207</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_active</name>
		<time> 0.285</time>
	</stable_time>
	<stable_time>
		<name>dout_m_unacked_req</name>
		<time> 0.207</time>
	</stable_time>
	<stable_time>
		<name>dout_vld</name>
		<time> 0.380</time>
	</stable_time>
	<stable_time>
		<name>dout_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dout_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_prev_trig_req</name>
		<time> 0.207</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 12 threads, 134 ops.</summary>
	</phase_summary>
</tool_log>
