$date
	Sun Dec 17 23:21:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_t $end
$var wire 8 ! Y [7:0] $end
$var reg 3 " A [2:0] $end
$scope module uut $end
$var wire 3 # A [2:0] $end
$var wire 8 $ Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 $
b1 #
b1 "
b10 !
$end
#20
b1000 !
b1000 $
b11 "
b11 #
#40
