Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/22.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off CPU -c CPU --vector_source="C:/Users/sias/Desktop/CSLab/CPU/Waveform.vwf" --testbench_file="C:/Users/sias/Desktop/CSLab/CPU/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Dec 11 16:52:17 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off CPU -c CPU --vector_source=C:/Users/sias/Desktop/CSLab/CPU/Waveform.vwf --testbench_file=C:/Users/sias/Desktop/CSLab/CPU/simulation/qsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

 bench files

1005): Ignoring output pin "MBR[3]" in vector source file when writing test bench files

ing output pin "MEM_IN[1]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/sias/Desktop/CSLab/CPU/simulation/qsim/" CPU -c CPU

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Dec 11 16:52:17 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/sias/Desktop/CSLab/CPU/simulation/qsim/ CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file CPU.vho in folder "C:/Users/sias/Desktop/CSLab/CPU/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Sun Dec 11 16:52:18 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/sias/Desktop/CSLab/CPU/simulation/qsim/CPU.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/22.1std/questa_fse/win64//vsim -c -do CPU.do

Reading pref.tcl


# 2021.2


# do CPU.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 16:52:19 on Dec 11,2022
# vcom -work work CPU.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components

# -- Loading package cyclone10lp_atom_pack
# -- Loading package cyclone10lp_components

# -- Compiling entity CPU

# -- Compiling architecture structure of CPU

# End time: 16:52:19 on Dec 11,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 16:52:19 on Dec 11,2022
# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity CPU_vhd_vec_tst

# -- Compiling architecture CPU_arch of CPU_vhd_vec_tst

# End time: 16:52:19 on Dec 11,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs="+acc" -c -t 1ps -L cyclone10lp -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.CPU_vhd_vec_tst 
# Start time: 16:52:19 on Dec 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cpu_vhd_vec_tst(cpu_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cyclone10lp.cyclone10lp_atom_pack(body)
# Loading cyclone10lp.cyclone10lp_components
# Loading work.cpu(structure)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#255
# Loading ieee.std_logic_arith(body)
# Loading cyclone10lp.cyclone10lp_io_obuf(arch)#1
# Loading cyclone10lp.cyclone10lp_io_ibuf(arch)#1
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#9
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#11
# Loading cyclone10lp.cyclone10lp_jtag(architecture_jtag)#1
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#12
# Loading altera.dffeas(vital_dffeas)#2
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#18
# Loading altera.dffeas(vital_dffeas)#3
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#120
# Loading altera.dffeas(vital_dffeas)#4
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#160
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#32
# Loading altera.dffeas(vital_dffeas)#5
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#101
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#57
# Loading altera.dffeas(vital_dffeas)#6
# Loading altera.dffeas(vital_dffeas)#7
# Loading altera.dffeas(vital_dffeas)#8
# Loading altera.dffeas(vital_dffeas)#9
# Loading altera.dffeas(vital_dffeas)#10
# Loading altera.dffeas(vital_dffeas)#11
# Loading cyclone10lp.cyclone10lp_clkctrl(vital_clkctrl)#1
# Loading cyclone10lp.cyclone10lp_ena_reg(behave)#1
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#2
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#3
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#4
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#5
# Loading cyclone10lp.cyclone10lp_ram_pulse_generator(pgen_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#6
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#2
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#3
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#4
# Loading ieee.std_logic_unsigned(body)
# Loading cyclone10lp.cyclone10lp_mac_mult(vital_cyclone10lp_mac_mult)#1
# Loading cyclone10lp.cyclone10lp_mac_data_reg(vital_cyclone10lp_mac_data_reg)#1
# Loading cyclone10lp.cyclone10lp_mac_sign_reg(cyclone10lp_mac_sign_reg)#1
# Loading cyclone10lp.cyclone10lp_mac_mult_internal(vital_cyclone10lp_mac_mult_internal)#1
# Loading cyclone10lp.cyclone10lp_mac_out(vital_cyclone10lp_mac_out)#1
# Loading altera.dffeas(vital_dffeas)#12
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#264
# ** Warning: (vsim-8683) Uninitialized out port /cpu_vhd_vec_tst/i1/altera_internal_jtag/tdo has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /cpu_vhd_vec_tst/i1/altera_internal_jtag/tmsutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /cpu_vhd_vec_tst/i1/altera_internal_jtag/tckutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /cpu_vhd_vec_tst/i1/altera_internal_jtag/tdiutap has no driver.
# This port will contribute value (U) to the signal network.

# after#34

# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 83 ns  Iteration: 12  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 223 ns  Iteration: 12  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 363 ns  Iteration: 12  Instance: /cpu_vhd_vec_tst/i1/\inst10|Mult0|auto_generated|mac_mult1\/mac_multiply
# Simulation time: 4077500 ps

# Simulation time: 4077500 ps

# Simulation time: 4077500 ps

# Simulation time: 4077500 ps

# Simulation time: 4077500 ps

# Simulation time: 4077500 ps

# End time: 16:52:36 on Dec 11,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 14

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/sias/Desktop/CSLab/CPU/Waveform.vwf...

Reading C:/Users/sias/Desktop/CSLab/CPU/simulation/qsim/CPU.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/sias/Desktop/CSLab/CPU/simulation/qsim/CPU_20221211165237.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.