
stm32_hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b6c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  08006c80  08006c80  00016c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007104  08007104  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007104  08007104  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007104  08007104  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007104  08007104  00017104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007108  08007108  00017108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800710c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  200001dc  080072e8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  080072e8  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d4aa  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026de  00000000  00000000  0002d6af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  0002fd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d10  00000000  00000000  00030bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002f58  00000000  00000000  000318c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122c5  00000000  00000000  00034820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079515  00000000  00000000  00046ae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bfffa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b90  00000000  00000000  000c004c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000b4  00000000  00000000  000c4bdc  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000183  00000000  00000000  000c4c90  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08006c64 	.word	0x08006c64

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08006c64 	.word	0x08006c64

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:

//-----------------------------------------------------------------------//
// main function                                                         //
//-----------------------------------------------------------------------//
int main()
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
  HAL_Init();
 8000a8e:	f000 f8ed 	bl	8000c6c <HAL_Init>
  // clock
  rcc_system_clock_config();
 8000a92:	f003 f99d 	bl	8003dd0 <rcc_system_clock_config>

  // uart
  uart_UART1_GPIO_config();
 8000a96:	f003 fa43 	bl	8003f20 <uart_UART1_GPIO_config>
  uart_UART1_config();
 8000a9a:	f003 fa73 	bl	8003f84 <uart_UART1_config>

  // led
  gpio_LED_config();
 8000a9e:	f003 f8e7 	bl	8003c70 <gpio_LED_config>

  // pb
  gpio_PB_config();
 8000aa2:	f003 f91f 	bl	8003ce4 <gpio_PB_config>

  //sw
  gpio_SW_config();
 8000aa6:	f003 f949 	bl	8003d3c <gpio_SW_config>

  // ADC
  adc_GPIO_config();
 8000aaa:	f002 ff8f 	bl	80039cc <adc_GPIO_config>



  //ADC DMA
  adc_multi_channel_config();
 8000aae:	f002 ffb7 	bl	8003a20 <adc_multi_channel_config>
  adc_dma_config();
 8000ab2:	f003 f823 	bl	8003afc <adc_dma_config>

  tim_TIM3_config(50);
 8000ab6:	2032      	movs	r0, #50	; 0x32
 8000ab8:	f003 f9ce 	bl	8003e58 <tim_TIM3_config>
  adc_AWDG_config(ADC_single_select_potentiometer);
 8000abc:	2001      	movs	r0, #1
 8000abe:	f003 f865 	bl	8003b8c <adc_AWDG_config>
  adc_injected_config(ADC_single_select_potentiometer);
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	f003 f8a0 	bl	8003c08 <adc_injected_config>

  HAL_ADC_Start_DMA(&adc_1_handle, (uint32_t *)adc_value, 3);
 8000ac8:	2203      	movs	r2, #3
 8000aca:	491f      	ldr	r1, [pc, #124]	; (8000b48 <main+0xc0>)
 8000acc:	481f      	ldr	r0, [pc, #124]	; (8000b4c <main+0xc4>)
 8000ace:	f000 fa17 	bl	8000f00 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3);
 8000ad2:	481f      	ldr	r0, [pc, #124]	; (8000b50 <main+0xc8>)
 8000ad4:	f002 fb56 	bl	8003184 <HAL_TIM_Base_Start>

  while (1)
  {

	  if(adc_EoC_flag)
 8000ad8:	4b1e      	ldr	r3, [pc, #120]	; (8000b54 <main+0xcc>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d0fb      	beq.n	8000ad8 <main+0x50>
	  {
		  adc_EoC_flag = false;
 8000ae0:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <main+0xcc>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
		  printf("adc values:\r\n");
 8000ae6:	481c      	ldr	r0, [pc, #112]	; (8000b58 <main+0xd0>)
 8000ae8:	f003 ffc0 	bl	8004a6c <puts>
		  printf("PA1 : %d\tPA2 : %d\tPA3 : %d\r\n", adc_value[0], adc_value[1], adc_value[2]);
 8000aec:	4b16      	ldr	r3, [pc, #88]	; (8000b48 <main+0xc0>)
 8000aee:	881b      	ldrh	r3, [r3, #0]
 8000af0:	4619      	mov	r1, r3
 8000af2:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <main+0xc0>)
 8000af4:	885b      	ldrh	r3, [r3, #2]
 8000af6:	461a      	mov	r2, r3
 8000af8:	4b13      	ldr	r3, [pc, #76]	; (8000b48 <main+0xc0>)
 8000afa:	889b      	ldrh	r3, [r3, #4]
 8000afc:	4817      	ldr	r0, [pc, #92]	; (8000b5c <main+0xd4>)
 8000afe:	f003 ff2f 	bl	8004960 <iprintf>
		  gpio_LED_toggle_green();
 8000b02:	f003 f8e3 	bl	8003ccc <gpio_LED_toggle_green>

		  if(adc_AWDG_flag)
 8000b06:	4b16      	ldr	r3, [pc, #88]	; (8000b60 <main+0xd8>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d005      	beq.n	8000b1a <main+0x92>
		  {
			  adc_AWDG_flag = false;
 8000b0e:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <main+0xd8>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	701a      	strb	r2, [r3, #0]
			  printf("ADC Watchdog threshold triggered\r\n");
 8000b14:	4813      	ldr	r0, [pc, #76]	; (8000b64 <main+0xdc>)
 8000b16:	f003 ffa9 	bl	8004a6c <puts>
		  }

		  // ADC Injected
		  HAL_ADCEx_InjectedStart(&adc_1_handle);
 8000b1a:	480c      	ldr	r0, [pc, #48]	; (8000b4c <main+0xc4>)
 8000b1c:	f000 fdf4 	bl	8001708 <HAL_ADCEx_InjectedStart>
		  if(HAL_ADCEx_InjectedPollForConversion(&adc_1_handle, 500) == HAL_OK)
 8000b20:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000b24:	4809      	ldr	r0, [pc, #36]	; (8000b4c <main+0xc4>)
 8000b26:	f000 fe75 	bl	8001814 <HAL_ADCEx_InjectedPollForConversion>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1d3      	bne.n	8000ad8 <main+0x50>
		  {
			  uint32_t adc_injected_value = HAL_ADCEx_InjectedGetValue(&adc_1_handle, ADC_INJECTED_RANK_1);
 8000b30:	2101      	movs	r1, #1
 8000b32:	4806      	ldr	r0, [pc, #24]	; (8000b4c <main+0xc4>)
 8000b34:	f000 ff66 	bl	8001a04 <HAL_ADCEx_InjectedGetValue>
 8000b38:	6078      	str	r0, [r7, #4]
			  printf("ADC Injected Value : %d\r\n", (int)adc_injected_value);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	480a      	ldr	r0, [pc, #40]	; (8000b68 <main+0xe0>)
 8000b40:	f003 ff0e 	bl	8004960 <iprintf>
	  if(adc_EoC_flag)
 8000b44:	e7c8      	b.n	8000ad8 <main+0x50>
 8000b46:	bf00      	nop
 8000b48:	200001fc 	.word	0x200001fc
 8000b4c:	20000208 	.word	0x20000208
 8000b50:	2000027c 	.word	0x2000027c
 8000b54:	200001f8 	.word	0x200001f8
 8000b58:	08006c80 	.word	0x08006c80
 8000b5c:	08006c90 	.word	0x08006c90
 8000b60:	200001f9 	.word	0x200001f9
 8000b64:	08006cb0 	.word	0x08006cb0
 8000b68:	08006cd4 	.word	0x08006cd4

08000b6c <HAL_ADC_ConvCpltCallback>:
//-----------------------------------------------------------------------//
/*
// @brief ADC Handler
*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	adc_EoC_flag = true;
 8000b74:	4b03      	ldr	r3, [pc, #12]	; (8000b84 <HAL_ADC_ConvCpltCallback+0x18>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	701a      	strb	r2, [r3, #0]
}
 8000b7a:	bf00      	nop
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr
 8000b84:	200001f8 	.word	0x200001f8

08000b88 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a05      	ldr	r2, [pc, #20]	; (8000bac <HAL_ADC_LevelOutOfWindowCallback+0x24>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d102      	bne.n	8000ba0 <HAL_ADC_LevelOutOfWindowCallback+0x18>
	{
		adc_AWDG_flag = true;
 8000b9a:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
	}
}
 8000ba0:	bf00      	nop
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bc80      	pop	{r7}
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40012400 	.word	0x40012400
 8000bb0:	200001f9 	.word	0x200001f9

08000bb4 <__io_putchar>:
//-----------------------------------------------------------------------//
int __io_putchar(int ch);
int _write(int file, char *ptr, int len);

int __io_putchar(int ch)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    uint8_t c[1];
    c[0] = ch & 0x00FF;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	733b      	strb	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, &c[0], 1, 100);
 8000bc2:	f107 010c 	add.w	r1, r7, #12
 8000bc6:	2364      	movs	r3, #100	; 0x64
 8000bc8:	2201      	movs	r2, #1
 8000bca:	4804      	ldr	r0, [pc, #16]	; (8000bdc <__io_putchar+0x28>)
 8000bcc:	f002 fd94 	bl	80036f8 <HAL_UART_Transmit>
    return ch;
 8000bd0:	687b      	ldr	r3, [r7, #4]
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200002c4 	.word	0x200002c4

08000be0 <_write>:

int _write(int file, char *ptr, int len)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
    int DataIdx;
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	e009      	b.n	8000c06 <_write+0x26>
    {
        __io_putchar(*ptr++);
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	1c5a      	adds	r2, r3, #1
 8000bf6:	60ba      	str	r2, [r7, #8]
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff ffda 	bl	8000bb4 <__io_putchar>
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	3301      	adds	r3, #1
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	697a      	ldr	r2, [r7, #20]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	dbf1      	blt.n	8000bf2 <_write+0x12>
    }
    return len;
 8000c0e:	687b      	ldr	r3, [r7, #4]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3718      	adds	r7, #24
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <SysTick_Handler>:

//-----------------------------------------------------------------------//
// function definition                                                   //
//-----------------------------------------------------------------------//
void SysTick_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000c1c:	f000 f872 	bl	8000d04 <HAL_IncTick>
}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000c28:	2001      	movs	r0, #1
 8000c2a:	f001 fd57 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
	...

08000c34 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
	HAL_ADC_IRQHandler(&adc_1_handle);
 8000c38:	4802      	ldr	r0, [pc, #8]	; (8000c44 <ADC1_2_IRQHandler+0x10>)
 8000c3a:	f000 fa3f 	bl	80010bc <HAL_ADC_IRQHandler>
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	20000208 	.word	0x20000208

08000c48 <DMA1_Channel1_IRQHandler>:

void DMA1_Channel1_IRQHandler(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(adc_1_handle.DMA_Handle);
 8000c4c:	4b03      	ldr	r3, [pc, #12]	; (8000c5c <DMA1_Channel1_IRQHandler+0x14>)
 8000c4e:	6a1b      	ldr	r3, [r3, #32]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f001 fa71 	bl	8002138 <HAL_DMA_IRQHandler>
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	20000208 	.word	0x20000208

08000c60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr

08000c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c70:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <HAL_Init+0x28>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <HAL_Init+0x28>)
 8000c76:	f043 0310 	orr.w	r3, r3, #16
 8000c7a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c7c:	2003      	movs	r0, #3
 8000c7e:	f001 f95f 	bl	8001f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c82:	200f      	movs	r0, #15
 8000c84:	f000 f80e 	bl	8000ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c88:	f000 f806 	bl	8000c98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40022000 	.word	0x40022000

08000c98 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr

08000ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_InitTick+0x54>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <HAL_InitTick+0x58>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f001 f971 	bl	8001faa <HAL_SYSTICK_Config>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00e      	b.n	8000cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2b0f      	cmp	r3, #15
 8000cd6:	d80a      	bhi.n	8000cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce0:	f001 f939 	bl	8001f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce4:	4a06      	ldr	r2, [pc, #24]	; (8000d00 <HAL_InitTick+0x5c>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cea:	2300      	movs	r3, #0
 8000cec:	e000      	b.n	8000cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20000000 	.word	0x20000000
 8000cfc:	20000008 	.word	0x20000008
 8000d00:	20000004 	.word	0x20000004

08000d04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d08:	4b05      	ldr	r3, [pc, #20]	; (8000d20 <HAL_IncTick+0x1c>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <HAL_IncTick+0x20>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	4a03      	ldr	r2, [pc, #12]	; (8000d24 <HAL_IncTick+0x20>)
 8000d16:	6013      	str	r3, [r2, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr
 8000d20:	20000008 	.word	0x20000008
 8000d24:	20000204 	.word	0x20000204

08000d28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d2c:	4b02      	ldr	r3, [pc, #8]	; (8000d38 <HAL_GetTick+0x10>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr
 8000d38:	20000204 	.word	0x20000204

08000d3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d44:	2300      	movs	r3, #0
 8000d46:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d101      	bne.n	8000d5e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e0be      	b.n	8000edc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d109      	bne.n	8000d80 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2200      	movs	r2, #0
 8000d76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f000 f8b6 	bl	8000eec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f000 fc19 	bl	80015b8 <ADC_ConversionStop_Disable>
 8000d86:	4603      	mov	r3, r0
 8000d88:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d8e:	f003 0310 	and.w	r3, r3, #16
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f040 8099 	bne.w	8000eca <HAL_ADC_Init+0x18e>
 8000d98:	7dfb      	ldrb	r3, [r7, #23]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f040 8095 	bne.w	8000eca <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000da4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000da8:	f023 0302 	bic.w	r3, r3, #2
 8000dac:	f043 0202 	orr.w	r2, r3, #2
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000dbc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	7b1b      	ldrb	r3, [r3, #12]
 8000dc2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000dc4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000dc6:	68ba      	ldr	r2, [r7, #8]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000dd4:	d003      	beq.n	8000dde <HAL_ADC_Init+0xa2>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d102      	bne.n	8000de4 <HAL_ADC_Init+0xa8>
 8000dde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000de2:	e000      	b.n	8000de6 <HAL_ADC_Init+0xaa>
 8000de4:	2300      	movs	r3, #0
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	7d1b      	ldrb	r3, [r3, #20]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d119      	bne.n	8000e28 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	7b1b      	ldrb	r3, [r3, #12]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d109      	bne.n	8000e10 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	3b01      	subs	r3, #1
 8000e02:	035a      	lsls	r2, r3, #13
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e0c:	613b      	str	r3, [r7, #16]
 8000e0e:	e00b      	b.n	8000e28 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e14:	f043 0220 	orr.w	r2, r3, #32
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e20:	f043 0201 	orr.w	r2, r3, #1
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	4b28      	ldr	r3, [pc, #160]	; (8000ee4 <HAL_ADC_Init+0x1a8>)
 8000e44:	4013      	ands	r3, r2
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	6812      	ldr	r2, [r2, #0]
 8000e4a:	68b9      	ldr	r1, [r7, #8]
 8000e4c:	430b      	orrs	r3, r1
 8000e4e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e58:	d003      	beq.n	8000e62 <HAL_ADC_Init+0x126>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d104      	bne.n	8000e6c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	691b      	ldr	r3, [r3, #16]
 8000e66:	3b01      	subs	r3, #1
 8000e68:	051b      	lsls	r3, r3, #20
 8000e6a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e72:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	68fa      	ldr	r2, [r7, #12]
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	689a      	ldr	r2, [r3, #8]
 8000e86:	4b18      	ldr	r3, [pc, #96]	; (8000ee8 <HAL_ADC_Init+0x1ac>)
 8000e88:	4013      	ands	r3, r2
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d10b      	bne.n	8000ea8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e9a:	f023 0303 	bic.w	r3, r3, #3
 8000e9e:	f043 0201 	orr.w	r2, r3, #1
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ea6:	e018      	b.n	8000eda <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eac:	f023 0312 	bic.w	r3, r3, #18
 8000eb0:	f043 0210 	orr.w	r2, r3, #16
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ebc:	f043 0201 	orr.w	r2, r3, #1
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ec8:	e007      	b.n	8000eda <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ece:	f043 0210 	orr.w	r2, r3, #16
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	ffe1f7fd 	.word	0xffe1f7fd
 8000ee8:	ff1f0efe 	.word	0xff1f0efe

08000eec <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
	...

08000f00 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a64      	ldr	r2, [pc, #400]	; (80010a8 <HAL_ADC_Start_DMA+0x1a8>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d004      	beq.n	8000f24 <HAL_ADC_Start_DMA+0x24>
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a63      	ldr	r2, [pc, #396]	; (80010ac <HAL_ADC_Start_DMA+0x1ac>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d106      	bne.n	8000f32 <HAL_ADC_Start_DMA+0x32>
 8000f24:	4b60      	ldr	r3, [pc, #384]	; (80010a8 <HAL_ADC_Start_DMA+0x1a8>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	f040 80b3 	bne.w	8001098 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d101      	bne.n	8000f40 <HAL_ADC_Start_DMA+0x40>
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	e0ae      	b.n	800109e <HAL_ADC_Start_DMA+0x19e>
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	2201      	movs	r2, #1
 8000f44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000f48:	68f8      	ldr	r0, [r7, #12]
 8000f4a:	f000 fadb 	bl	8001504 <ADC_Enable>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f52:	7dfb      	ldrb	r3, [r7, #23]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	f040 809a 	bne.w	800108e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f5e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000f62:	f023 0301 	bic.w	r3, r3, #1
 8000f66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a4e      	ldr	r2, [pc, #312]	; (80010ac <HAL_ADC_Start_DMA+0x1ac>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d105      	bne.n	8000f84 <HAL_ADC_Start_DMA+0x84>
 8000f78:	4b4b      	ldr	r3, [pc, #300]	; (80010a8 <HAL_ADC_Start_DMA+0x1a8>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d115      	bne.n	8000fb0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f88:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d026      	beq.n	8000fec <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fa2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fa6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fae:	e01d      	b.n	8000fec <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a39      	ldr	r2, [pc, #228]	; (80010a8 <HAL_ADC_Start_DMA+0x1a8>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d004      	beq.n	8000fd0 <HAL_ADC_Start_DMA+0xd0>
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a38      	ldr	r2, [pc, #224]	; (80010ac <HAL_ADC_Start_DMA+0x1ac>)
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d10d      	bne.n	8000fec <HAL_ADC_Start_DMA+0xec>
 8000fd0:	4b35      	ldr	r3, [pc, #212]	; (80010a8 <HAL_ADC_Start_DMA+0x1a8>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d007      	beq.n	8000fec <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fe0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fe4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d006      	beq.n	8001006 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ffc:	f023 0206 	bic.w	r2, r3, #6
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	62da      	str	r2, [r3, #44]	; 0x2c
 8001004:	e002      	b.n	800100c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	2200      	movs	r2, #0
 800100a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	2200      	movs	r2, #0
 8001010:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	6a1b      	ldr	r3, [r3, #32]
 8001018:	4a25      	ldr	r2, [pc, #148]	; (80010b0 <HAL_ADC_Start_DMA+0x1b0>)
 800101a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	6a1b      	ldr	r3, [r3, #32]
 8001020:	4a24      	ldr	r2, [pc, #144]	; (80010b4 <HAL_ADC_Start_DMA+0x1b4>)
 8001022:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	4a23      	ldr	r2, [pc, #140]	; (80010b8 <HAL_ADC_Start_DMA+0x1b8>)
 800102a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f06f 0202 	mvn.w	r2, #2
 8001034:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	689a      	ldr	r2, [r3, #8]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001044:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	6a18      	ldr	r0, [r3, #32]
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	334c      	adds	r3, #76	; 0x4c
 8001050:	4619      	mov	r1, r3
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f001 f80f 	bl	8002078 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001064:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001068:	d108      	bne.n	800107c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	689a      	ldr	r2, [r3, #8]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001078:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800107a:	e00f      	b.n	800109c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	689a      	ldr	r2, [r3, #8]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800108a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800108c:	e006      	b.n	800109c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2200      	movs	r2, #0
 8001092:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001096:	e001      	b.n	800109c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800109c:	7dfb      	ldrb	r3, [r7, #23]
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40012400 	.word	0x40012400
 80010ac:	40012800 	.word	0x40012800
 80010b0:	0800163b 	.word	0x0800163b
 80010b4:	080016b7 	.word	0x080016b7
 80010b8:	080016d3 	.word	0x080016d3

080010bc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f003 0320 	and.w	r3, r3, #32
 80010ce:	2b20      	cmp	r3, #32
 80010d0:	d140      	bne.n	8001154 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 0302 	and.w	r3, r3, #2
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d139      	bne.n	8001154 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e4:	f003 0310 	and.w	r3, r3, #16
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d105      	bne.n	80010f8 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010f0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001102:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001106:	d11d      	bne.n	8001144 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800110c:	2b00      	cmp	r3, #0
 800110e:	d119      	bne.n	8001144 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f022 0220 	bic.w	r2, r2, #32
 800111e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001124:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001130:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d105      	bne.n	8001144 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800113c:	f043 0201 	orr.w	r2, r3, #1
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff fd11 	bl	8000b6c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f06f 0212 	mvn.w	r2, #18
 8001152:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800115e:	2b80      	cmp	r3, #128	; 0x80
 8001160:	d14f      	bne.n	8001202 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0304 	and.w	r3, r3, #4
 800116c:	2b04      	cmp	r3, #4
 800116e:	d148      	bne.n	8001202 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001174:	f003 0310 	and.w	r3, r3, #16
 8001178:	2b00      	cmp	r3, #0
 800117a:	d105      	bne.n	8001188 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001180:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001192:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001196:	d012      	beq.n	80011be <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d125      	bne.n	80011f2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80011b0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80011b4:	d11d      	bne.n	80011f2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d119      	bne.n	80011f2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011cc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d105      	bne.n	80011f2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ea:	f043 0201 	orr.w	r2, r3, #1
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f000 fc34 	bl	8001a60 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f06f 020c 	mvn.w	r2, #12
 8001200:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800120c:	2b40      	cmp	r3, #64	; 0x40
 800120e:	d114      	bne.n	800123a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	2b01      	cmp	r3, #1
 800121c:	d10d      	bne.n	800123a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001222:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff fcac 	bl	8000b88 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f06f 0201 	mvn.w	r2, #1
 8001238:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001242:	b480      	push	{r7}
 8001244:	b083      	sub	sp, #12
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr
	...

08001268 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001276:	2300      	movs	r3, #0
 8001278:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001280:	2b01      	cmp	r3, #1
 8001282:	d101      	bne.n	8001288 <HAL_ADC_ConfigChannel+0x20>
 8001284:	2302      	movs	r3, #2
 8001286:	e0dc      	b.n	8001442 <HAL_ADC_ConfigChannel+0x1da>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2201      	movs	r2, #1
 800128c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2b06      	cmp	r3, #6
 8001296:	d81c      	bhi.n	80012d2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685a      	ldr	r2, [r3, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	4413      	add	r3, r2
 80012a8:	3b05      	subs	r3, #5
 80012aa:	221f      	movs	r2, #31
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	4019      	ands	r1, r3
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	6818      	ldr	r0, [r3, #0]
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	4613      	mov	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	3b05      	subs	r3, #5
 80012c4:	fa00 f203 	lsl.w	r2, r0, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	430a      	orrs	r2, r1
 80012ce:	635a      	str	r2, [r3, #52]	; 0x34
 80012d0:	e03c      	b.n	800134c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	2b0c      	cmp	r3, #12
 80012d8:	d81c      	bhi.n	8001314 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	4613      	mov	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	4413      	add	r3, r2
 80012ea:	3b23      	subs	r3, #35	; 0x23
 80012ec:	221f      	movs	r2, #31
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	43db      	mvns	r3, r3
 80012f4:	4019      	ands	r1, r3
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	6818      	ldr	r0, [r3, #0]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685a      	ldr	r2, [r3, #4]
 80012fe:	4613      	mov	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4413      	add	r3, r2
 8001304:	3b23      	subs	r3, #35	; 0x23
 8001306:	fa00 f203 	lsl.w	r2, r0, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	430a      	orrs	r2, r1
 8001310:	631a      	str	r2, [r3, #48]	; 0x30
 8001312:	e01b      	b.n	800134c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	4613      	mov	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	3b41      	subs	r3, #65	; 0x41
 8001326:	221f      	movs	r2, #31
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	43db      	mvns	r3, r3
 800132e:	4019      	ands	r1, r3
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	6818      	ldr	r0, [r3, #0]
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	3b41      	subs	r3, #65	; 0x41
 8001340:	fa00 f203 	lsl.w	r2, r0, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	430a      	orrs	r2, r1
 800134a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b09      	cmp	r3, #9
 8001352:	d91c      	bls.n	800138e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	68d9      	ldr	r1, [r3, #12]
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	4613      	mov	r3, r2
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4413      	add	r3, r2
 8001364:	3b1e      	subs	r3, #30
 8001366:	2207      	movs	r2, #7
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	4019      	ands	r1, r3
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	6898      	ldr	r0, [r3, #8]
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	4613      	mov	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4413      	add	r3, r2
 800137e:	3b1e      	subs	r3, #30
 8001380:	fa00 f203 	lsl.w	r2, r0, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	430a      	orrs	r2, r1
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	e019      	b.n	80013c2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6919      	ldr	r1, [r3, #16]
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4613      	mov	r3, r2
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	4413      	add	r3, r2
 800139e:	2207      	movs	r2, #7
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	4019      	ands	r1, r3
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	6898      	ldr	r0, [r3, #8]
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4613      	mov	r3, r2
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	4413      	add	r3, r2
 80013b6:	fa00 f203 	lsl.w	r2, r0, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	430a      	orrs	r2, r1
 80013c0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b10      	cmp	r3, #16
 80013c8:	d003      	beq.n	80013d2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80013ce:	2b11      	cmp	r3, #17
 80013d0:	d132      	bne.n	8001438 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a1d      	ldr	r2, [pc, #116]	; (800144c <HAL_ADC_ConfigChannel+0x1e4>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d125      	bne.n	8001428 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d126      	bne.n	8001438 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	689a      	ldr	r2, [r3, #8]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80013f8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b10      	cmp	r3, #16
 8001400:	d11a      	bne.n	8001438 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001402:	4b13      	ldr	r3, [pc, #76]	; (8001450 <HAL_ADC_ConfigChannel+0x1e8>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a13      	ldr	r2, [pc, #76]	; (8001454 <HAL_ADC_ConfigChannel+0x1ec>)
 8001408:	fba2 2303 	umull	r2, r3, r2, r3
 800140c:	0c9a      	lsrs	r2, r3, #18
 800140e:	4613      	mov	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4413      	add	r3, r2
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001418:	e002      	b.n	8001420 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	3b01      	subs	r3, #1
 800141e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d1f9      	bne.n	800141a <HAL_ADC_ConfigChannel+0x1b2>
 8001426:	e007      	b.n	8001438 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142c:	f043 0220 	orr.w	r2, r3, #32
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3714      	adds	r7, #20
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr
 800144c:	40012400 	.word	0x40012400
 8001450:	20000000 	.word	0x20000000
 8001454:	431bde83 	.word	0x431bde83

08001458 <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a24      	ldr	r2, [pc, #144]	; (80014f8 <HAL_ADC_AnalogWDGConfig+0xa0>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d003      	beq.n	8001474 <HAL_ADC_AnalogWDGConfig+0x1c>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001470:	4a22      	ldr	r2, [pc, #136]	; (80014fc <HAL_ADC_AnalogWDGConfig+0xa4>)
 8001472:	4293      	cmp	r3, r2
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800147a:	2b01      	cmp	r3, #1
 800147c:	d101      	bne.n	8001482 <HAL_ADC_AnalogWDGConfig+0x2a>
 800147e:	2302      	movs	r3, #2
 8001480:	e035      	b.n	80014ee <HAL_ADC_AnalogWDGConfig+0x96>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2201      	movs	r2, #1
 8001486:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	7a1b      	ldrb	r3, [r3, #8]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d108      	bne.n	80014a4 <HAL_ADC_AnalogWDGConfig+0x4c>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	e007      	b.n	80014b4 <HAL_ADC_AnalogWDGConfig+0x5c>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80014b2:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <HAL_ADC_AnalogWDGConfig+0xa8>)
 80014bc:	4013      	ands	r3, r2
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	6811      	ldr	r1, [r2, #0]
 80014c2:	683a      	ldr	r2, [r7, #0]
 80014c4:	6852      	ldr	r2, [r2, #4]
 80014c6:	4311      	orrs	r1, r2
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	430b      	orrs	r3, r1
 80014ce:	6053      	str	r3, [r2, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	68d2      	ldr	r2, [r2, #12]
 80014d8:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	6912      	ldr	r2, [r2, #16]
 80014e2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2200      	movs	r2, #0
 80014e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	00800200 	.word	0x00800200
 80014fc:	00400200 	.word	0x00400200
 8001500:	ff3ffde0 	.word	0xff3ffde0

08001504 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001510:	2300      	movs	r3, #0
 8001512:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	2b01      	cmp	r3, #1
 8001520:	d040      	beq.n	80015a4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f042 0201 	orr.w	r2, r2, #1
 8001530:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001532:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <ADC_Enable+0xac>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a1f      	ldr	r2, [pc, #124]	; (80015b4 <ADC_Enable+0xb0>)
 8001538:	fba2 2303 	umull	r2, r3, r2, r3
 800153c:	0c9b      	lsrs	r3, r3, #18
 800153e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001540:	e002      	b.n	8001548 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	3b01      	subs	r3, #1
 8001546:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1f9      	bne.n	8001542 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800154e:	f7ff fbeb 	bl	8000d28 <HAL_GetTick>
 8001552:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001554:	e01f      	b.n	8001596 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001556:	f7ff fbe7 	bl	8000d28 <HAL_GetTick>
 800155a:	4602      	mov	r2, r0
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d918      	bls.n	8001596 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b01      	cmp	r3, #1
 8001570:	d011      	beq.n	8001596 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001576:	f043 0210 	orr.w	r2, r3, #16
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001582:	f043 0201 	orr.w	r2, r3, #1
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e007      	b.n	80015a6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d1d8      	bne.n	8001556 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000000 	.word	0x20000000
 80015b4:	431bde83 	.word	0x431bde83

080015b8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d12e      	bne.n	8001630 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	689a      	ldr	r2, [r3, #8]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f022 0201 	bic.w	r2, r2, #1
 80015e0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80015e2:	f7ff fba1 	bl	8000d28 <HAL_GetTick>
 80015e6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80015e8:	e01b      	b.n	8001622 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80015ea:	f7ff fb9d 	bl	8000d28 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d914      	bls.n	8001622 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	2b01      	cmp	r3, #1
 8001604:	d10d      	bne.n	8001622 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160a:	f043 0210 	orr.w	r2, r3, #16
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001616:	f043 0201 	orr.w	r2, r3, #1
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e007      	b.n	8001632 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	2b01      	cmp	r3, #1
 800162e:	d0dc      	beq.n	80015ea <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}

0800163a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b084      	sub	sp, #16
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001646:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001650:	2b00      	cmp	r3, #0
 8001652:	d127      	bne.n	80016a4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001658:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800166a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800166e:	d115      	bne.n	800169c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001674:	2b00      	cmp	r3, #0
 8001676:	d111      	bne.n	800169c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d105      	bne.n	800169c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001694:	f043 0201 	orr.w	r2, r3, #1
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800169c:	68f8      	ldr	r0, [r7, #12]
 800169e:	f7ff fa65 	bl	8000b6c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80016a2:	e004      	b.n	80016ae <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	6a1b      	ldr	r3, [r3, #32]
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	4798      	blx	r3
}
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b084      	sub	sp, #16
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80016c4:	68f8      	ldr	r0, [r7, #12]
 80016c6:	f7ff fdbc 	bl	8001242 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80016ca:	bf00      	nop
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b084      	sub	sp, #16
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016de:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f0:	f043 0204 	orr.w	r2, r3, #4
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80016f8:	68f8      	ldr	r0, [r7, #12]
 80016fa:	f7ff fdab 	bl	8001254 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80016fe:	bf00      	nop
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <HAL_ADCEx_InjectedStart>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001710:	2300      	movs	r3, #0
 8001712:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800171a:	2b01      	cmp	r3, #1
 800171c:	d101      	bne.n	8001722 <HAL_ADCEx_InjectedStart+0x1a>
 800171e:	2302      	movs	r3, #2
 8001720:	e070      	b.n	8001804 <HAL_ADCEx_InjectedStart+0xfc>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2201      	movs	r2, #1
 8001726:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff feea 	bl	8001504 <ADC_Enable>
 8001730:	4603      	mov	r3, r0
 8001732:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001734:	7bfb      	ldrb	r3, [r7, #15]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d15f      	bne.n	80017fa <HAL_ADCEx_InjectedStart+0xf2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001742:	f023 0301 	bic.w	r3, r3, #1
 8001746:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a2e      	ldr	r2, [pc, #184]	; (800180c <HAL_ADCEx_InjectedStart+0x104>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d105      	bne.n	8001764 <HAL_ADCEx_InjectedStart+0x5c>
 8001758:	4b2d      	ldr	r3, [pc, #180]	; (8001810 <HAL_ADCEx_InjectedStart+0x108>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d106      	bne.n	8001772 <HAL_ADCEx_InjectedStart+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001768:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	629a      	str	r2, [r3, #40]	; 0x28
 8001770:	e005      	b.n	800177e <HAL_ADCEx_InjectedStart+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001776:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001786:	2b00      	cmp	r3, #0
 8001788:	d102      	bne.n	8001790 <HAL_ADCEx_InjectedStart+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f06f 0204 	mvn.w	r2, #4
 80017a0:	601a      	str	r2, [r3, #0]
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d128      	bne.n	8001802 <HAL_ADCEx_InjectedStart+0xfa>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80017ba:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80017be:	d113      	bne.n	80017e8 <HAL_ADCEx_InjectedStart+0xe0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80017c4:	4a11      	ldr	r2, [pc, #68]	; (800180c <HAL_ADCEx_InjectedStart+0x104>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d105      	bne.n	80017d6 <HAL_ADCEx_InjectedStart+0xce>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80017ca:	4b11      	ldr	r3, [pc, #68]	; (8001810 <HAL_ADCEx_InjectedStart+0x108>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d108      	bne.n	80017e8 <HAL_ADCEx_InjectedStart+0xe0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	689a      	ldr	r2, [r3, #8]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	e00c      	b.n	8001802 <HAL_ADCEx_InjectedStart+0xfa>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	e003      	b.n	8001802 <HAL_ADCEx_InjectedStart+0xfa>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001802:	7bfb      	ldrb	r3, [r7, #15]
}
 8001804:	4618      	mov	r0, r3
 8001806:	3710      	adds	r7, #16
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40012800 	.word	0x40012800
 8001810:	40012400 	.word	0x40012400

08001814 <HAL_ADCEx_InjectedPollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001814:	b590      	push	{r4, r7, lr}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800181e:	2300      	movs	r3, #0
 8001820:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Get timeout */
  tickstart = HAL_GetTick();  
 8001826:	f7ff fa7f 	bl	8000d28 <HAL_GetTick>
 800182a:	6138      	str	r0, [r7, #16]
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag JEOC is not set after each conversion, no timeout status can  */
  /*    be set.                                                               */
  if ((hadc->Instance->JSQR & ADC_JSQR_JL) == RESET)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001832:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d12a      	bne.n	8001890 <HAL_ADCEx_InjectedPollForConversion+0x7c>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 800183a:	e021      	b.n	8001880 <HAL_ADCEx_InjectedPollForConversion+0x6c>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001842:	d01d      	beq.n	8001880 <HAL_ADCEx_InjectedPollForConversion+0x6c>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d007      	beq.n	800185a <HAL_ADCEx_InjectedPollForConversion+0x46>
 800184a:	f7ff fa6d 	bl	8000d28 <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	429a      	cmp	r2, r3
 8001858:	d212      	bcs.n	8001880 <HAL_ADCEx_InjectedPollForConversion+0x6c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	d10b      	bne.n	8001880 <HAL_ADCEx_InjectedPollForConversion+0x6c>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800186c:	f043 0204 	orr.w	r2, r3, #4
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e0b1      	b.n	80019e4 <HAL_ADCEx_InjectedPollForConversion+0x1d0>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0304 	and.w	r3, r3, #4
 800188a:	2b00      	cmp	r3, #0
 800188c:	d0d6      	beq.n	800183c <HAL_ADCEx_InjectedPollForConversion+0x28>
 800188e:	e070      	b.n	8001972 <HAL_ADCEx_InjectedPollForConversion+0x15e>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001890:	4b56      	ldr	r3, [pc, #344]	; (80019ec <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 8001892:	681c      	ldr	r4, [r3, #0]
 8001894:	2002      	movs	r0, #2
 8001896:	f001 fb5d 	bl	8002f54 <HAL_RCCEx_GetPeriphCLKFreq>
 800189a:	4603      	mov	r3, r0
 800189c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6919      	ldr	r1, [r3, #16]
 80018a6:	4b52      	ldr	r3, [pc, #328]	; (80019f0 <HAL_ADCEx_InjectedPollForConversion+0x1dc>)
 80018a8:	400b      	ands	r3, r1
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d118      	bne.n	80018e0 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	68d9      	ldr	r1, [r3, #12]
 80018b4:	4b4f      	ldr	r3, [pc, #316]	; (80019f4 <HAL_ADCEx_InjectedPollForConversion+0x1e0>)
 80018b6:	400b      	ands	r3, r1
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d111      	bne.n	80018e0 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6919      	ldr	r1, [r3, #16]
 80018c2:	4b4d      	ldr	r3, [pc, #308]	; (80019f8 <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 80018c4:	400b      	ands	r3, r1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d108      	bne.n	80018dc <HAL_ADCEx_InjectedPollForConversion+0xc8>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	68d9      	ldr	r1, [r3, #12]
 80018d0:	4b4a      	ldr	r3, [pc, #296]	; (80019fc <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 80018d2:	400b      	ands	r3, r1
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d101      	bne.n	80018dc <HAL_ADCEx_InjectedPollForConversion+0xc8>
 80018d8:	2314      	movs	r3, #20
 80018da:	e020      	b.n	800191e <HAL_ADCEx_InjectedPollForConversion+0x10a>
 80018dc:	2329      	movs	r3, #41	; 0x29
 80018de:	e01e      	b.n	800191e <HAL_ADCEx_InjectedPollForConversion+0x10a>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6919      	ldr	r1, [r3, #16]
 80018e6:	4b44      	ldr	r3, [pc, #272]	; (80019f8 <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 80018e8:	400b      	ands	r3, r1
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d106      	bne.n	80018fc <HAL_ADCEx_InjectedPollForConversion+0xe8>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	68d9      	ldr	r1, [r3, #12]
 80018f4:	4b41      	ldr	r3, [pc, #260]	; (80019fc <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 80018f6:	400b      	ands	r3, r1
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d00d      	beq.n	8001918 <HAL_ADCEx_InjectedPollForConversion+0x104>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6919      	ldr	r1, [r3, #16]
 8001902:	4b3f      	ldr	r3, [pc, #252]	; (8001a00 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 8001904:	400b      	ands	r3, r1
 8001906:	2b00      	cmp	r3, #0
 8001908:	d108      	bne.n	800191c <HAL_ADCEx_InjectedPollForConversion+0x108>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	68d9      	ldr	r1, [r3, #12]
 8001910:	4b3b      	ldr	r3, [pc, #236]	; (8001a00 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 8001912:	400b      	ands	r3, r1
 8001914:	2b00      	cmp	r3, #0
 8001916:	d101      	bne.n	800191c <HAL_ADCEx_InjectedPollForConversion+0x108>
 8001918:	2354      	movs	r3, #84	; 0x54
 800191a:	e000      	b.n	800191e <HAL_ADCEx_InjectedPollForConversion+0x10a>
 800191c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800191e:	fb02 f303 	mul.w	r3, r2, r3
 8001922:	617b      	str	r3, [r7, #20]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001924:	e021      	b.n	800196a <HAL_ADCEx_InjectedPollForConversion+0x156>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800192c:	d01a      	beq.n	8001964 <HAL_ADCEx_InjectedPollForConversion+0x150>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d007      	beq.n	8001944 <HAL_ADCEx_InjectedPollForConversion+0x130>
 8001934:	f7ff f9f8 	bl	8000d28 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	683a      	ldr	r2, [r7, #0]
 8001940:	429a      	cmp	r2, r3
 8001942:	d20f      	bcs.n	8001964 <HAL_ADCEx_InjectedPollForConversion+0x150>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	429a      	cmp	r2, r3
 800194a:	d90b      	bls.n	8001964 <HAL_ADCEx_InjectedPollForConversion+0x150>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001950:	f043 0204 	orr.w	r2, r3, #4
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e03f      	b.n	80019e4 <HAL_ADCEx_InjectedPollForConversion+0x1d0>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	3301      	adds	r3, #1
 8001968:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	429a      	cmp	r2, r3
 8001970:	d8d9      	bhi.n	8001926 <HAL_ADCEx_InjectedPollForConversion+0x112>
  }

  /* Clear injected group conversion flag */
  /* Note: On STM32F1 ADC, clear regular conversion flag raised               */
  /* simultaneously.                                                          */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC | ADC_FLAG_EOC);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f06f 020e 	mvn.w	r2, #14
 800197a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001980:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001992:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001996:	d012      	beq.n	80019be <HAL_ADCEx_InjectedPollForConversion+0x1aa>
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d11d      	bne.n	80019e2 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80019b0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80019b4:	d115      	bne.n	80019e2 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
      (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	7b1b      	ldrb	r3, [r3, #12]
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d111      	bne.n	80019e2 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	629a      	str	r2, [r3, #40]	; 0x28
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d105      	bne.n	80019e2 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019da:	f043 0201 	orr.w	r2, r3, #1
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80019e2:	2300      	movs	r3, #0
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	371c      	adds	r7, #28
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd90      	pop	{r4, r7, pc}
 80019ec:	20000000 	.word	0x20000000
 80019f0:	24924924 	.word	0x24924924
 80019f4:	00924924 	.word	0x00924924
 80019f8:	12492492 	.word	0x12492492
 80019fc:	00492492 	.word	0x00492492
 8001a00:	00249249 	.word	0x00249249

08001a04 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	2b04      	cmp	r3, #4
 8001a16:	d009      	beq.n	8001a2c <HAL_ADCEx_InjectedGetValue+0x28>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	d815      	bhi.n	8001a4a <HAL_ADCEx_InjectedGetValue+0x46>
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d00d      	beq.n	8001a40 <HAL_ADCEx_InjectedGetValue+0x3c>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	2b03      	cmp	r3, #3
 8001a28:	d005      	beq.n	8001a36 <HAL_ADCEx_InjectedGetValue+0x32>
 8001a2a:	e00e      	b.n	8001a4a <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a32:	60fb      	str	r3, [r7, #12]
      break;
 8001a34:	e00e      	b.n	8001a54 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3c:	60fb      	str	r3, [r7, #12]
      break;
 8001a3e:	e009      	b.n	8001a54 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	60fb      	str	r3, [r7, #12]
      break;
 8001a48:	e004      	b.n	8001a54 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a50:	60fb      	str	r3, [r7, #12]
      break;
 8001a52:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8001a54:	68fb      	ldr	r3, [r7, #12]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr

08001a60 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr
	...

08001a74 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001a74:	b490      	push	{r4, r7}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d101      	bne.n	8001a94 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8001a90:	2302      	movs	r3, #2
 8001a92:	e17d      	b.n	8001d90 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d119      	bne.n	8001ad8 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d10c      	bne.n	8001ac6 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab2:	0d9b      	lsrs	r3, r3, #22
 8001ab4:	059b      	lsls	r3, r3, #22
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	6812      	ldr	r2, [r2, #0]
 8001aba:	03d1      	lsls	r1, r2, #15
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	430b      	orrs	r3, r1
 8001ac2:	6393      	str	r3, [r2, #56]	; 0x38
 8001ac4:	e04f      	b.n	8001b66 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aca:	f043 0220 	orr.w	r2, r3, #32
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	73fb      	strb	r3, [r7, #15]
 8001ad6:	e046      	b.n	8001b66 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685a      	ldr	r2, [r3, #4]
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d82a      	bhi.n	8001b3a <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	1ad2      	subs	r2, r2, r3
 8001af4:	4613      	mov	r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	330f      	adds	r3, #15
 8001afc:	221f      	movs	r2, #31
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8001b06:	43db      	mvns	r3, r3
 8001b08:	4019      	ands	r1, r3
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	0518      	lsls	r0, r3, #20
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681c      	ldr	r4, [r3, #0]
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	1ad2      	subs	r2, r2, r3
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	330f      	adds	r3, #15
 8001b28:	fa04 f303 	lsl.w	r3, r4, r3
 8001b2c:	ea40 0203 	orr.w	r2, r0, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	430a      	orrs	r2, r1
 8001b36:	639a      	str	r2, [r3, #56]	; 0x38
 8001b38:	e015      	b.n	8001b66 <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	1ad2      	subs	r2, r2, r3
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	4413      	add	r3, r2
 8001b50:	330f      	adds	r3, #15
 8001b52:	221f      	movs	r2, #31
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8001b5c:	43da      	mvns	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	400a      	ands	r2, r1
 8001b64:	639a      	str	r2, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d00c      	beq.n	8001b8e <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b7e:	f023 0301 	bic.w	r3, r3, #1
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	6991      	ldr	r1, [r2, #24]
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	6812      	ldr	r2, [r2, #0]
 8001b8a:	430b      	orrs	r3, r1
 8001b8c:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	7d5b      	ldrb	r3, [r3, #21]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d115      	bne.n	8001bc2 <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001b9e:	d108      	bne.n	8001bb2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	e007      	b.n	8001bc2 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb6:	f043 0220 	orr.w	r2, r3, #32
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	7d1b      	ldrb	r3, [r3, #20]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d114      	bne.n	8001bf4 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	7d5b      	ldrb	r3, [r3, #21]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d108      	bne.n	8001be4 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	685a      	ldr	r2, [r3, #4]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	e007      	b.n	8001bf4 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be8:	f043 0220 	orr.w	r2, r3, #32
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2b09      	cmp	r3, #9
 8001bfa:	d91c      	bls.n	8001c36 <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68d9      	ldr	r1, [r3, #12]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	4613      	mov	r3, r2
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	4413      	add	r3, r2
 8001c0c:	3b1e      	subs	r3, #30
 8001c0e:	2207      	movs	r2, #7
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	4019      	ands	r1, r3
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	6898      	ldr	r0, [r3, #8]
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	4613      	mov	r3, r2
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	4413      	add	r3, r2
 8001c26:	3b1e      	subs	r3, #30
 8001c28:	fa00 f203 	lsl.w	r2, r0, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	430a      	orrs	r2, r1
 8001c32:	60da      	str	r2, [r3, #12]
 8001c34:	e019      	b.n	8001c6a <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	6919      	ldr	r1, [r3, #16]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4613      	mov	r3, r2
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	4413      	add	r3, r2
 8001c46:	2207      	movs	r2, #7
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	4019      	ands	r1, r3
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	6898      	ldr	r0, [r3, #8]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	4413      	add	r3, r2
 8001c5e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	430a      	orrs	r2, r1
 8001c68:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2b10      	cmp	r3, #16
 8001c70:	d003      	beq.n	8001c7a <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c76:	2b11      	cmp	r3, #17
 8001c78:	d107      	bne.n	8001c8a <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001c88:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	2b03      	cmp	r3, #3
 8001c90:	d022      	beq.n	8001cd8 <HAL_ADCEx_InjectedConfigChannel+0x264>
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	d82e      	bhi.n	8001cf4 <HAL_ADCEx_InjectedConfigChannel+0x280>
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d002      	beq.n	8001ca0 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d00e      	beq.n	8001cbc <HAL_ADCEx_InjectedConfigChannel+0x248>
 8001c9e:	e029      	b.n	8001cf4 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001caa:	f023 030f 	bic.w	r3, r3, #15
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	68d1      	ldr	r1, [r2, #12]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	6812      	ldr	r2, [r2, #0]
 8001cb6:	430b      	orrs	r3, r1
 8001cb8:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8001cba:	e029      	b.n	8001d10 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001cc6:	f023 030f 	bic.w	r3, r3, #15
 8001cca:	683a      	ldr	r2, [r7, #0]
 8001ccc:	68d1      	ldr	r1, [r2, #12]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	6812      	ldr	r2, [r2, #0]
 8001cd2:	430b      	orrs	r3, r1
 8001cd4:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8001cd6:	e01b      	b.n	8001d10 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001ce2:	f023 030f 	bic.w	r3, r3, #15
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	68d1      	ldr	r1, [r2, #12]
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	6812      	ldr	r2, [r2, #0]
 8001cee:	430b      	orrs	r3, r1
 8001cf0:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8001cf2:	e00d      	b.n	8001d10 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6a1b      	ldr	r3, [r3, #32]
 8001cfa:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001cfe:	f023 030f 	bic.w	r3, r3, #15
 8001d02:	683a      	ldr	r2, [r7, #0]
 8001d04:	68d1      	ldr	r1, [r2, #12]
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	430b      	orrs	r3, r1
 8001d0c:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8001d0e:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2b10      	cmp	r3, #16
 8001d16:	d003      	beq.n	8001d20 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d1c:	2b11      	cmp	r3, #17
 8001d1e:	d132      	bne.n	8001d86 <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a1d      	ldr	r2, [pc, #116]	; (8001d9c <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d125      	bne.n	8001d76 <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d126      	bne.n	8001d86 <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	689a      	ldr	r2, [r3, #8]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001d46:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b10      	cmp	r3, #16
 8001d4e:	d11a      	bne.n	8001d86 <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d50:	4b13      	ldr	r3, [pc, #76]	; (8001da0 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a13      	ldr	r2, [pc, #76]	; (8001da4 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8001d56:	fba2 2303 	umull	r2, r3, r2, r3
 8001d5a:	0c9a      	lsrs	r2, r3, #18
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d66:	e002      	b.n	8001d6e <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1f9      	bne.n	8001d68 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8001d74:	e007      	b.n	8001d86 <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7a:	f043 0220 	orr.w	r2, r3, #32
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc90      	pop	{r4, r7}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40012400 	.word	0x40012400
 8001da0:	20000000 	.word	0x20000000
 8001da4:	431bde83 	.word	0x431bde83

08001da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dda:	4a04      	ldr	r2, [pc, #16]	; (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	60d3      	str	r3, [r2, #12]
}
 8001de0:	bf00      	nop
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bc80      	pop	{r7}
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <__NVIC_GetPriorityGrouping+0x18>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0a1b      	lsrs	r3, r3, #8
 8001dfa:	f003 0307 	and.w	r3, r3, #7
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	db0b      	blt.n	8001e36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	f003 021f 	and.w	r2, r3, #31
 8001e24:	4906      	ldr	r1, [pc, #24]	; (8001e40 <__NVIC_EnableIRQ+0x34>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	095b      	lsrs	r3, r3, #5
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	e000e100 	.word	0xe000e100

08001e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	6039      	str	r1, [r7, #0]
 8001e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	db0a      	blt.n	8001e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	490c      	ldr	r1, [pc, #48]	; (8001e90 <__NVIC_SetPriority+0x4c>)
 8001e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e62:	0112      	lsls	r2, r2, #4
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	440b      	add	r3, r1
 8001e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e6c:	e00a      	b.n	8001e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	4908      	ldr	r1, [pc, #32]	; (8001e94 <__NVIC_SetPriority+0x50>)
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	3b04      	subs	r3, #4
 8001e7c:	0112      	lsls	r2, r2, #4
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	440b      	add	r3, r1
 8001e82:	761a      	strb	r2, [r3, #24]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000e100 	.word	0xe000e100
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b089      	sub	sp, #36	; 0x24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	f1c3 0307 	rsb	r3, r3, #7
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	bf28      	it	cs
 8001eb6:	2304      	movcs	r3, #4
 8001eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3304      	adds	r3, #4
 8001ebe:	2b06      	cmp	r3, #6
 8001ec0:	d902      	bls.n	8001ec8 <NVIC_EncodePriority+0x30>
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	3b03      	subs	r3, #3
 8001ec6:	e000      	b.n	8001eca <NVIC_EncodePriority+0x32>
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	43da      	mvns	r2, r3
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	401a      	ands	r2, r3
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eea:	43d9      	mvns	r1, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef0:	4313      	orrs	r3, r2
         );
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3724      	adds	r7, #36	; 0x24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3b01      	subs	r3, #1
 8001f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f0c:	d301      	bcc.n	8001f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e00f      	b.n	8001f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f12:	4a0a      	ldr	r2, [pc, #40]	; (8001f3c <SysTick_Config+0x40>)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f1a:	210f      	movs	r1, #15
 8001f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f20:	f7ff ff90 	bl	8001e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <SysTick_Config+0x40>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f2a:	4b04      	ldr	r3, [pc, #16]	; (8001f3c <SysTick_Config+0x40>)
 8001f2c:	2207      	movs	r2, #7
 8001f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	e000e010 	.word	0xe000e010

08001f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f7ff ff2d 	bl	8001da8 <__NVIC_SetPriorityGrouping>
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b086      	sub	sp, #24
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	60b9      	str	r1, [r7, #8]
 8001f60:	607a      	str	r2, [r7, #4]
 8001f62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f68:	f7ff ff42 	bl	8001df0 <__NVIC_GetPriorityGrouping>
 8001f6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	68b9      	ldr	r1, [r7, #8]
 8001f72:	6978      	ldr	r0, [r7, #20]
 8001f74:	f7ff ff90 	bl	8001e98 <NVIC_EncodePriority>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f7e:	4611      	mov	r1, r2
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff ff5f 	bl	8001e44 <__NVIC_SetPriority>
}
 8001f86:	bf00      	nop
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b082      	sub	sp, #8
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	4603      	mov	r3, r0
 8001f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff ff35 	bl	8001e0c <__NVIC_EnableIRQ>
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b082      	sub	sp, #8
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff ffa2 	bl	8001efc <SysTick_Config>
 8001fb8:	4603      	mov	r3, r0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e043      	b.n	8002062 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4b22      	ldr	r3, [pc, #136]	; (800206c <HAL_DMA_Init+0xa8>)
 8001fe2:	4413      	add	r3, r2
 8001fe4:	4a22      	ldr	r2, [pc, #136]	; (8002070 <HAL_DMA_Init+0xac>)
 8001fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fea:	091b      	lsrs	r3, r3, #4
 8001fec:	009a      	lsls	r2, r3, #2
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a1f      	ldr	r2, [pc, #124]	; (8002074 <HAL_DMA_Init+0xb0>)
 8001ff6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800200e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002012:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800201c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002028:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002034:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4313      	orrs	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr
 800206c:	bffdfff8 	.word	0xbffdfff8
 8002070:	cccccccd 	.word	0xcccccccd
 8002074:	40020000 	.word	0x40020000

08002078 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
 8002084:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002086:	2300      	movs	r3, #0
 8002088:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d101      	bne.n	8002098 <HAL_DMA_Start_IT+0x20>
 8002094:	2302      	movs	r3, #2
 8002096:	e04b      	b.n	8002130 <HAL_DMA_Start_IT+0xb8>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d13a      	bne.n	8002122 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2202      	movs	r2, #2
 80020b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 0201 	bic.w	r2, r2, #1
 80020c8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	68b9      	ldr	r1, [r7, #8]
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f000 f937 	bl	8002344 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d008      	beq.n	80020f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f042 020e 	orr.w	r2, r2, #14
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	e00f      	b.n	8002110 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0204 	bic.w	r2, r2, #4
 80020fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f042 020a 	orr.w	r2, r2, #10
 800210e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f042 0201 	orr.w	r2, r2, #1
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	e005      	b.n	800212e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800212a:	2302      	movs	r3, #2
 800212c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800212e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002154:	2204      	movs	r2, #4
 8002156:	409a      	lsls	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	4013      	ands	r3, r2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d04f      	beq.n	8002200 <HAL_DMA_IRQHandler+0xc8>
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	f003 0304 	and.w	r3, r3, #4
 8002166:	2b00      	cmp	r3, #0
 8002168:	d04a      	beq.n	8002200 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0320 	and.w	r3, r3, #32
 8002174:	2b00      	cmp	r3, #0
 8002176:	d107      	bne.n	8002188 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0204 	bic.w	r2, r2, #4
 8002186:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a66      	ldr	r2, [pc, #408]	; (8002328 <HAL_DMA_IRQHandler+0x1f0>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d029      	beq.n	80021e6 <HAL_DMA_IRQHandler+0xae>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a65      	ldr	r2, [pc, #404]	; (800232c <HAL_DMA_IRQHandler+0x1f4>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d022      	beq.n	80021e2 <HAL_DMA_IRQHandler+0xaa>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a63      	ldr	r2, [pc, #396]	; (8002330 <HAL_DMA_IRQHandler+0x1f8>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d01a      	beq.n	80021dc <HAL_DMA_IRQHandler+0xa4>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a62      	ldr	r2, [pc, #392]	; (8002334 <HAL_DMA_IRQHandler+0x1fc>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d012      	beq.n	80021d6 <HAL_DMA_IRQHandler+0x9e>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a60      	ldr	r2, [pc, #384]	; (8002338 <HAL_DMA_IRQHandler+0x200>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d00a      	beq.n	80021d0 <HAL_DMA_IRQHandler+0x98>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a5f      	ldr	r2, [pc, #380]	; (800233c <HAL_DMA_IRQHandler+0x204>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d102      	bne.n	80021ca <HAL_DMA_IRQHandler+0x92>
 80021c4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80021c8:	e00e      	b.n	80021e8 <HAL_DMA_IRQHandler+0xb0>
 80021ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80021ce:	e00b      	b.n	80021e8 <HAL_DMA_IRQHandler+0xb0>
 80021d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80021d4:	e008      	b.n	80021e8 <HAL_DMA_IRQHandler+0xb0>
 80021d6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021da:	e005      	b.n	80021e8 <HAL_DMA_IRQHandler+0xb0>
 80021dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021e0:	e002      	b.n	80021e8 <HAL_DMA_IRQHandler+0xb0>
 80021e2:	2340      	movs	r3, #64	; 0x40
 80021e4:	e000      	b.n	80021e8 <HAL_DMA_IRQHandler+0xb0>
 80021e6:	2304      	movs	r3, #4
 80021e8:	4a55      	ldr	r2, [pc, #340]	; (8002340 <HAL_DMA_IRQHandler+0x208>)
 80021ea:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f000 8094 	beq.w	800231e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80021fe:	e08e      	b.n	800231e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002204:	2202      	movs	r2, #2
 8002206:	409a      	lsls	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4013      	ands	r3, r2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d056      	beq.n	80022be <HAL_DMA_IRQHandler+0x186>
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d051      	beq.n	80022be <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0320 	and.w	r3, r3, #32
 8002224:	2b00      	cmp	r3, #0
 8002226:	d10b      	bne.n	8002240 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f022 020a 	bic.w	r2, r2, #10
 8002236:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a38      	ldr	r2, [pc, #224]	; (8002328 <HAL_DMA_IRQHandler+0x1f0>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d029      	beq.n	800229e <HAL_DMA_IRQHandler+0x166>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a37      	ldr	r2, [pc, #220]	; (800232c <HAL_DMA_IRQHandler+0x1f4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d022      	beq.n	800229a <HAL_DMA_IRQHandler+0x162>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a35      	ldr	r2, [pc, #212]	; (8002330 <HAL_DMA_IRQHandler+0x1f8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d01a      	beq.n	8002294 <HAL_DMA_IRQHandler+0x15c>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a34      	ldr	r2, [pc, #208]	; (8002334 <HAL_DMA_IRQHandler+0x1fc>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d012      	beq.n	800228e <HAL_DMA_IRQHandler+0x156>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a32      	ldr	r2, [pc, #200]	; (8002338 <HAL_DMA_IRQHandler+0x200>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d00a      	beq.n	8002288 <HAL_DMA_IRQHandler+0x150>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a31      	ldr	r2, [pc, #196]	; (800233c <HAL_DMA_IRQHandler+0x204>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d102      	bne.n	8002282 <HAL_DMA_IRQHandler+0x14a>
 800227c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002280:	e00e      	b.n	80022a0 <HAL_DMA_IRQHandler+0x168>
 8002282:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002286:	e00b      	b.n	80022a0 <HAL_DMA_IRQHandler+0x168>
 8002288:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800228c:	e008      	b.n	80022a0 <HAL_DMA_IRQHandler+0x168>
 800228e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002292:	e005      	b.n	80022a0 <HAL_DMA_IRQHandler+0x168>
 8002294:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002298:	e002      	b.n	80022a0 <HAL_DMA_IRQHandler+0x168>
 800229a:	2320      	movs	r3, #32
 800229c:	e000      	b.n	80022a0 <HAL_DMA_IRQHandler+0x168>
 800229e:	2302      	movs	r3, #2
 80022a0:	4a27      	ldr	r2, [pc, #156]	; (8002340 <HAL_DMA_IRQHandler+0x208>)
 80022a2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d034      	beq.n	800231e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80022bc:	e02f      	b.n	800231e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	2208      	movs	r2, #8
 80022c4:	409a      	lsls	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	4013      	ands	r3, r2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d028      	beq.n	8002320 <HAL_DMA_IRQHandler+0x1e8>
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	f003 0308 	and.w	r3, r3, #8
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d023      	beq.n	8002320 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f022 020e 	bic.w	r2, r2, #14
 80022e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f0:	2101      	movs	r1, #1
 80022f2:	fa01 f202 	lsl.w	r2, r1, r2
 80022f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	2b00      	cmp	r3, #0
 8002314:	d004      	beq.n	8002320 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	4798      	blx	r3
    }
  }
  return;
 800231e:	bf00      	nop
 8002320:	bf00      	nop
}
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40020008 	.word	0x40020008
 800232c:	4002001c 	.word	0x4002001c
 8002330:	40020030 	.word	0x40020030
 8002334:	40020044 	.word	0x40020044
 8002338:	40020058 	.word	0x40020058
 800233c:	4002006c 	.word	0x4002006c
 8002340:	40020000 	.word	0x40020000

08002344 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
 8002350:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800235a:	2101      	movs	r1, #1
 800235c:	fa01 f202 	lsl.w	r2, r1, r2
 8002360:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	683a      	ldr	r2, [r7, #0]
 8002368:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b10      	cmp	r3, #16
 8002370:	d108      	bne.n	8002384 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002382:	e007      	b.n	8002394 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68ba      	ldr	r2, [r7, #8]
 800238a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	60da      	str	r2, [r3, #12]
}
 8002394:	bf00      	nop
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr
	...

080023a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b08b      	sub	sp, #44	; 0x2c
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023aa:	2300      	movs	r3, #0
 80023ac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023ae:	2300      	movs	r3, #0
 80023b0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023b2:	e169      	b.n	8002688 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023b4:	2201      	movs	r2, #1
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	f040 8158 	bne.w	8002682 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	4a9a      	ldr	r2, [pc, #616]	; (8002640 <HAL_GPIO_Init+0x2a0>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d05e      	beq.n	800249a <HAL_GPIO_Init+0xfa>
 80023dc:	4a98      	ldr	r2, [pc, #608]	; (8002640 <HAL_GPIO_Init+0x2a0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d875      	bhi.n	80024ce <HAL_GPIO_Init+0x12e>
 80023e2:	4a98      	ldr	r2, [pc, #608]	; (8002644 <HAL_GPIO_Init+0x2a4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d058      	beq.n	800249a <HAL_GPIO_Init+0xfa>
 80023e8:	4a96      	ldr	r2, [pc, #600]	; (8002644 <HAL_GPIO_Init+0x2a4>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d86f      	bhi.n	80024ce <HAL_GPIO_Init+0x12e>
 80023ee:	4a96      	ldr	r2, [pc, #600]	; (8002648 <HAL_GPIO_Init+0x2a8>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d052      	beq.n	800249a <HAL_GPIO_Init+0xfa>
 80023f4:	4a94      	ldr	r2, [pc, #592]	; (8002648 <HAL_GPIO_Init+0x2a8>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d869      	bhi.n	80024ce <HAL_GPIO_Init+0x12e>
 80023fa:	4a94      	ldr	r2, [pc, #592]	; (800264c <HAL_GPIO_Init+0x2ac>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d04c      	beq.n	800249a <HAL_GPIO_Init+0xfa>
 8002400:	4a92      	ldr	r2, [pc, #584]	; (800264c <HAL_GPIO_Init+0x2ac>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d863      	bhi.n	80024ce <HAL_GPIO_Init+0x12e>
 8002406:	4a92      	ldr	r2, [pc, #584]	; (8002650 <HAL_GPIO_Init+0x2b0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d046      	beq.n	800249a <HAL_GPIO_Init+0xfa>
 800240c:	4a90      	ldr	r2, [pc, #576]	; (8002650 <HAL_GPIO_Init+0x2b0>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d85d      	bhi.n	80024ce <HAL_GPIO_Init+0x12e>
 8002412:	2b12      	cmp	r3, #18
 8002414:	d82a      	bhi.n	800246c <HAL_GPIO_Init+0xcc>
 8002416:	2b12      	cmp	r3, #18
 8002418:	d859      	bhi.n	80024ce <HAL_GPIO_Init+0x12e>
 800241a:	a201      	add	r2, pc, #4	; (adr r2, 8002420 <HAL_GPIO_Init+0x80>)
 800241c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002420:	0800249b 	.word	0x0800249b
 8002424:	08002475 	.word	0x08002475
 8002428:	08002487 	.word	0x08002487
 800242c:	080024c9 	.word	0x080024c9
 8002430:	080024cf 	.word	0x080024cf
 8002434:	080024cf 	.word	0x080024cf
 8002438:	080024cf 	.word	0x080024cf
 800243c:	080024cf 	.word	0x080024cf
 8002440:	080024cf 	.word	0x080024cf
 8002444:	080024cf 	.word	0x080024cf
 8002448:	080024cf 	.word	0x080024cf
 800244c:	080024cf 	.word	0x080024cf
 8002450:	080024cf 	.word	0x080024cf
 8002454:	080024cf 	.word	0x080024cf
 8002458:	080024cf 	.word	0x080024cf
 800245c:	080024cf 	.word	0x080024cf
 8002460:	080024cf 	.word	0x080024cf
 8002464:	0800247d 	.word	0x0800247d
 8002468:	08002491 	.word	0x08002491
 800246c:	4a79      	ldr	r2, [pc, #484]	; (8002654 <HAL_GPIO_Init+0x2b4>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d013      	beq.n	800249a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002472:	e02c      	b.n	80024ce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	623b      	str	r3, [r7, #32]
          break;
 800247a:	e029      	b.n	80024d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	3304      	adds	r3, #4
 8002482:	623b      	str	r3, [r7, #32]
          break;
 8002484:	e024      	b.n	80024d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	3308      	adds	r3, #8
 800248c:	623b      	str	r3, [r7, #32]
          break;
 800248e:	e01f      	b.n	80024d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	330c      	adds	r3, #12
 8002496:	623b      	str	r3, [r7, #32]
          break;
 8002498:	e01a      	b.n	80024d0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d102      	bne.n	80024a8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024a2:	2304      	movs	r3, #4
 80024a4:	623b      	str	r3, [r7, #32]
          break;
 80024a6:	e013      	b.n	80024d0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d105      	bne.n	80024bc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024b0:	2308      	movs	r3, #8
 80024b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69fa      	ldr	r2, [r7, #28]
 80024b8:	611a      	str	r2, [r3, #16]
          break;
 80024ba:	e009      	b.n	80024d0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024bc:	2308      	movs	r3, #8
 80024be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	69fa      	ldr	r2, [r7, #28]
 80024c4:	615a      	str	r2, [r3, #20]
          break;
 80024c6:	e003      	b.n	80024d0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024c8:	2300      	movs	r3, #0
 80024ca:	623b      	str	r3, [r7, #32]
          break;
 80024cc:	e000      	b.n	80024d0 <HAL_GPIO_Init+0x130>
          break;
 80024ce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	2bff      	cmp	r3, #255	; 0xff
 80024d4:	d801      	bhi.n	80024da <HAL_GPIO_Init+0x13a>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	e001      	b.n	80024de <HAL_GPIO_Init+0x13e>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3304      	adds	r3, #4
 80024de:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	2bff      	cmp	r3, #255	; 0xff
 80024e4:	d802      	bhi.n	80024ec <HAL_GPIO_Init+0x14c>
 80024e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	e002      	b.n	80024f2 <HAL_GPIO_Init+0x152>
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	3b08      	subs	r3, #8
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	210f      	movs	r1, #15
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	401a      	ands	r2, r3
 8002504:	6a39      	ldr	r1, [r7, #32]
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	fa01 f303 	lsl.w	r3, r1, r3
 800250c:	431a      	orrs	r2, r3
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 80b1 	beq.w	8002682 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002520:	4b4d      	ldr	r3, [pc, #308]	; (8002658 <HAL_GPIO_Init+0x2b8>)
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	4a4c      	ldr	r2, [pc, #304]	; (8002658 <HAL_GPIO_Init+0x2b8>)
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	6193      	str	r3, [r2, #24]
 800252c:	4b4a      	ldr	r3, [pc, #296]	; (8002658 <HAL_GPIO_Init+0x2b8>)
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002538:	4a48      	ldr	r2, [pc, #288]	; (800265c <HAL_GPIO_Init+0x2bc>)
 800253a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253c:	089b      	lsrs	r3, r3, #2
 800253e:	3302      	adds	r3, #2
 8002540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002544:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002548:	f003 0303 	and.w	r3, r3, #3
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	220f      	movs	r2, #15
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	4013      	ands	r3, r2
 800255a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a40      	ldr	r2, [pc, #256]	; (8002660 <HAL_GPIO_Init+0x2c0>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d013      	beq.n	800258c <HAL_GPIO_Init+0x1ec>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a3f      	ldr	r2, [pc, #252]	; (8002664 <HAL_GPIO_Init+0x2c4>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d00d      	beq.n	8002588 <HAL_GPIO_Init+0x1e8>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a3e      	ldr	r2, [pc, #248]	; (8002668 <HAL_GPIO_Init+0x2c8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d007      	beq.n	8002584 <HAL_GPIO_Init+0x1e4>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a3d      	ldr	r2, [pc, #244]	; (800266c <HAL_GPIO_Init+0x2cc>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d101      	bne.n	8002580 <HAL_GPIO_Init+0x1e0>
 800257c:	2303      	movs	r3, #3
 800257e:	e006      	b.n	800258e <HAL_GPIO_Init+0x1ee>
 8002580:	2304      	movs	r3, #4
 8002582:	e004      	b.n	800258e <HAL_GPIO_Init+0x1ee>
 8002584:	2302      	movs	r3, #2
 8002586:	e002      	b.n	800258e <HAL_GPIO_Init+0x1ee>
 8002588:	2301      	movs	r3, #1
 800258a:	e000      	b.n	800258e <HAL_GPIO_Init+0x1ee>
 800258c:	2300      	movs	r3, #0
 800258e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002590:	f002 0203 	and.w	r2, r2, #3
 8002594:	0092      	lsls	r2, r2, #2
 8002596:	4093      	lsls	r3, r2
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	4313      	orrs	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800259e:	492f      	ldr	r1, [pc, #188]	; (800265c <HAL_GPIO_Init+0x2bc>)
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	089b      	lsrs	r3, r3, #2
 80025a4:	3302      	adds	r3, #2
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d006      	beq.n	80025c6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80025b8:	4b2d      	ldr	r3, [pc, #180]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	492c      	ldr	r1, [pc, #176]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	600b      	str	r3, [r1, #0]
 80025c4:	e006      	b.n	80025d4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025c6:	4b2a      	ldr	r3, [pc, #168]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	43db      	mvns	r3, r3
 80025ce:	4928      	ldr	r1, [pc, #160]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d006      	beq.n	80025ee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025e0:	4b23      	ldr	r3, [pc, #140]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 80025e2:	685a      	ldr	r2, [r3, #4]
 80025e4:	4922      	ldr	r1, [pc, #136]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	604b      	str	r3, [r1, #4]
 80025ec:	e006      	b.n	80025fc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80025ee:	4b20      	ldr	r3, [pc, #128]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	43db      	mvns	r3, r3
 80025f6:	491e      	ldr	r1, [pc, #120]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 80025f8:	4013      	ands	r3, r2
 80025fa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d006      	beq.n	8002616 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002608:	4b19      	ldr	r3, [pc, #100]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 800260a:	689a      	ldr	r2, [r3, #8]
 800260c:	4918      	ldr	r1, [pc, #96]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	4313      	orrs	r3, r2
 8002612:	608b      	str	r3, [r1, #8]
 8002614:	e006      	b.n	8002624 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002616:	4b16      	ldr	r3, [pc, #88]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	43db      	mvns	r3, r3
 800261e:	4914      	ldr	r1, [pc, #80]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 8002620:	4013      	ands	r3, r2
 8002622:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d021      	beq.n	8002674 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002630:	4b0f      	ldr	r3, [pc, #60]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 8002632:	68da      	ldr	r2, [r3, #12]
 8002634:	490e      	ldr	r1, [pc, #56]	; (8002670 <HAL_GPIO_Init+0x2d0>)
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	4313      	orrs	r3, r2
 800263a:	60cb      	str	r3, [r1, #12]
 800263c:	e021      	b.n	8002682 <HAL_GPIO_Init+0x2e2>
 800263e:	bf00      	nop
 8002640:	10320000 	.word	0x10320000
 8002644:	10310000 	.word	0x10310000
 8002648:	10220000 	.word	0x10220000
 800264c:	10210000 	.word	0x10210000
 8002650:	10120000 	.word	0x10120000
 8002654:	10110000 	.word	0x10110000
 8002658:	40021000 	.word	0x40021000
 800265c:	40010000 	.word	0x40010000
 8002660:	40010800 	.word	0x40010800
 8002664:	40010c00 	.word	0x40010c00
 8002668:	40011000 	.word	0x40011000
 800266c:	40011400 	.word	0x40011400
 8002670:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002674:	4b0b      	ldr	r3, [pc, #44]	; (80026a4 <HAL_GPIO_Init+0x304>)
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	43db      	mvns	r3, r3
 800267c:	4909      	ldr	r1, [pc, #36]	; (80026a4 <HAL_GPIO_Init+0x304>)
 800267e:	4013      	ands	r3, r2
 8002680:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	3301      	adds	r3, #1
 8002686:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	fa22 f303 	lsr.w	r3, r2, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	f47f ae8e 	bne.w	80023b4 <HAL_GPIO_Init+0x14>
  }
}
 8002698:	bf00      	nop
 800269a:	bf00      	nop
 800269c:	372c      	adds	r7, #44	; 0x2c
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr
 80026a4:	40010400 	.word	0x40010400

080026a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026ba:	887a      	ldrh	r2, [r7, #2]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4013      	ands	r3, r2
 80026c0:	041a      	lsls	r2, r3, #16
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	43d9      	mvns	r1, r3
 80026c6:	887b      	ldrh	r3, [r7, #2]
 80026c8:	400b      	ands	r3, r1
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	611a      	str	r2, [r3, #16]
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr
	...

080026dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80026e6:	4b08      	ldr	r3, [pc, #32]	; (8002708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026e8:	695a      	ldr	r2, [r3, #20]
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	4013      	ands	r3, r2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d006      	beq.n	8002700 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026f2:	4a05      	ldr	r2, [pc, #20]	; (8002708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f000 f806 	bl	800270c <HAL_GPIO_EXTI_Callback>
  }
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40010400 	.word	0x40010400

0800270c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	4603      	mov	r3, r0
 8002714:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e272      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 8087 	beq.w	800284e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002740:	4b92      	ldr	r3, [pc, #584]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 030c 	and.w	r3, r3, #12
 8002748:	2b04      	cmp	r3, #4
 800274a:	d00c      	beq.n	8002766 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800274c:	4b8f      	ldr	r3, [pc, #572]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 030c 	and.w	r3, r3, #12
 8002754:	2b08      	cmp	r3, #8
 8002756:	d112      	bne.n	800277e <HAL_RCC_OscConfig+0x5e>
 8002758:	4b8c      	ldr	r3, [pc, #560]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002764:	d10b      	bne.n	800277e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002766:	4b89      	ldr	r3, [pc, #548]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d06c      	beq.n	800284c <HAL_RCC_OscConfig+0x12c>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d168      	bne.n	800284c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e24c      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002786:	d106      	bne.n	8002796 <HAL_RCC_OscConfig+0x76>
 8002788:	4b80      	ldr	r3, [pc, #512]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a7f      	ldr	r2, [pc, #508]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 800278e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	e02e      	b.n	80027f4 <HAL_RCC_OscConfig+0xd4>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10c      	bne.n	80027b8 <HAL_RCC_OscConfig+0x98>
 800279e:	4b7b      	ldr	r3, [pc, #492]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a7a      	ldr	r2, [pc, #488]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027a8:	6013      	str	r3, [r2, #0]
 80027aa:	4b78      	ldr	r3, [pc, #480]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a77      	ldr	r2, [pc, #476]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	e01d      	b.n	80027f4 <HAL_RCC_OscConfig+0xd4>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027c0:	d10c      	bne.n	80027dc <HAL_RCC_OscConfig+0xbc>
 80027c2:	4b72      	ldr	r3, [pc, #456]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a71      	ldr	r2, [pc, #452]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	4b6f      	ldr	r3, [pc, #444]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a6e      	ldr	r2, [pc, #440]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	e00b      	b.n	80027f4 <HAL_RCC_OscConfig+0xd4>
 80027dc:	4b6b      	ldr	r3, [pc, #428]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a6a      	ldr	r2, [pc, #424]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e6:	6013      	str	r3, [r2, #0]
 80027e8:	4b68      	ldr	r3, [pc, #416]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a67      	ldr	r2, [pc, #412]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80027ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d013      	beq.n	8002824 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fc:	f7fe fa94 	bl	8000d28 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002804:	f7fe fa90 	bl	8000d28 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b64      	cmp	r3, #100	; 0x64
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e200      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002816:	4b5d      	ldr	r3, [pc, #372]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0f0      	beq.n	8002804 <HAL_RCC_OscConfig+0xe4>
 8002822:	e014      	b.n	800284e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002824:	f7fe fa80 	bl	8000d28 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800282c:	f7fe fa7c 	bl	8000d28 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b64      	cmp	r3, #100	; 0x64
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e1ec      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800283e:	4b53      	ldr	r3, [pc, #332]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x10c>
 800284a:	e000      	b.n	800284e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800284c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d063      	beq.n	8002922 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800285a:	4b4c      	ldr	r3, [pc, #304]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f003 030c 	and.w	r3, r3, #12
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00b      	beq.n	800287e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002866:	4b49      	ldr	r3, [pc, #292]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f003 030c 	and.w	r3, r3, #12
 800286e:	2b08      	cmp	r3, #8
 8002870:	d11c      	bne.n	80028ac <HAL_RCC_OscConfig+0x18c>
 8002872:	4b46      	ldr	r3, [pc, #280]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d116      	bne.n	80028ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800287e:	4b43      	ldr	r3, [pc, #268]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d005      	beq.n	8002896 <HAL_RCC_OscConfig+0x176>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d001      	beq.n	8002896 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e1c0      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002896:	4b3d      	ldr	r3, [pc, #244]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	4939      	ldr	r1, [pc, #228]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028aa:	e03a      	b.n	8002922 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d020      	beq.n	80028f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028b4:	4b36      	ldr	r3, [pc, #216]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028b6:	2201      	movs	r2, #1
 80028b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ba:	f7fe fa35 	bl	8000d28 <HAL_GetTick>
 80028be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c2:	f7fe fa31 	bl	8000d28 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e1a1      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d4:	4b2d      	ldr	r3, [pc, #180]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d0f0      	beq.n	80028c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028e0:	4b2a      	ldr	r3, [pc, #168]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	4927      	ldr	r1, [pc, #156]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	600b      	str	r3, [r1, #0]
 80028f4:	e015      	b.n	8002922 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028f6:	4b26      	ldr	r3, [pc, #152]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fc:	f7fe fa14 	bl	8000d28 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002904:	f7fe fa10 	bl	8000d28 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e180      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002916:	4b1d      	ldr	r3, [pc, #116]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f0      	bne.n	8002904 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0308 	and.w	r3, r3, #8
 800292a:	2b00      	cmp	r3, #0
 800292c:	d03a      	beq.n	80029a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	699b      	ldr	r3, [r3, #24]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d019      	beq.n	800296a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002936:	4b17      	ldr	r3, [pc, #92]	; (8002994 <HAL_RCC_OscConfig+0x274>)
 8002938:	2201      	movs	r2, #1
 800293a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800293c:	f7fe f9f4 	bl	8000d28 <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002944:	f7fe f9f0 	bl	8000d28 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b02      	cmp	r3, #2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e160      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002956:	4b0d      	ldr	r3, [pc, #52]	; (800298c <HAL_RCC_OscConfig+0x26c>)
 8002958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0f0      	beq.n	8002944 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002962:	2001      	movs	r0, #1
 8002964:	f000 fad8 	bl	8002f18 <RCC_Delay>
 8002968:	e01c      	b.n	80029a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800296a:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <HAL_RCC_OscConfig+0x274>)
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002970:	f7fe f9da 	bl	8000d28 <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002976:	e00f      	b.n	8002998 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002978:	f7fe f9d6 	bl	8000d28 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d908      	bls.n	8002998 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e146      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
 800298a:	bf00      	nop
 800298c:	40021000 	.word	0x40021000
 8002990:	42420000 	.word	0x42420000
 8002994:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002998:	4b92      	ldr	r3, [pc, #584]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1e9      	bne.n	8002978 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 80a6 	beq.w	8002afe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029b2:	2300      	movs	r3, #0
 80029b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029b6:	4b8b      	ldr	r3, [pc, #556]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10d      	bne.n	80029de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029c2:	4b88      	ldr	r3, [pc, #544]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	4a87      	ldr	r2, [pc, #540]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 80029c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029cc:	61d3      	str	r3, [r2, #28]
 80029ce:	4b85      	ldr	r3, [pc, #532]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	69db      	ldr	r3, [r3, #28]
 80029d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d6:	60bb      	str	r3, [r7, #8]
 80029d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029da:	2301      	movs	r3, #1
 80029dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029de:	4b82      	ldr	r3, [pc, #520]	; (8002be8 <HAL_RCC_OscConfig+0x4c8>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d118      	bne.n	8002a1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ea:	4b7f      	ldr	r3, [pc, #508]	; (8002be8 <HAL_RCC_OscConfig+0x4c8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a7e      	ldr	r2, [pc, #504]	; (8002be8 <HAL_RCC_OscConfig+0x4c8>)
 80029f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029f6:	f7fe f997 	bl	8000d28 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029fe:	f7fe f993 	bl	8000d28 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b64      	cmp	r3, #100	; 0x64
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e103      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a10:	4b75      	ldr	r3, [pc, #468]	; (8002be8 <HAL_RCC_OscConfig+0x4c8>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d106      	bne.n	8002a32 <HAL_RCC_OscConfig+0x312>
 8002a24:	4b6f      	ldr	r3, [pc, #444]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	4a6e      	ldr	r2, [pc, #440]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a2a:	f043 0301 	orr.w	r3, r3, #1
 8002a2e:	6213      	str	r3, [r2, #32]
 8002a30:	e02d      	b.n	8002a8e <HAL_RCC_OscConfig+0x36e>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10c      	bne.n	8002a54 <HAL_RCC_OscConfig+0x334>
 8002a3a:	4b6a      	ldr	r3, [pc, #424]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	4a69      	ldr	r2, [pc, #420]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a40:	f023 0301 	bic.w	r3, r3, #1
 8002a44:	6213      	str	r3, [r2, #32]
 8002a46:	4b67      	ldr	r3, [pc, #412]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	4a66      	ldr	r2, [pc, #408]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a4c:	f023 0304 	bic.w	r3, r3, #4
 8002a50:	6213      	str	r3, [r2, #32]
 8002a52:	e01c      	b.n	8002a8e <HAL_RCC_OscConfig+0x36e>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	2b05      	cmp	r3, #5
 8002a5a:	d10c      	bne.n	8002a76 <HAL_RCC_OscConfig+0x356>
 8002a5c:	4b61      	ldr	r3, [pc, #388]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	4a60      	ldr	r2, [pc, #384]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a62:	f043 0304 	orr.w	r3, r3, #4
 8002a66:	6213      	str	r3, [r2, #32]
 8002a68:	4b5e      	ldr	r3, [pc, #376]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	4a5d      	ldr	r2, [pc, #372]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	6213      	str	r3, [r2, #32]
 8002a74:	e00b      	b.n	8002a8e <HAL_RCC_OscConfig+0x36e>
 8002a76:	4b5b      	ldr	r3, [pc, #364]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a78:	6a1b      	ldr	r3, [r3, #32]
 8002a7a:	4a5a      	ldr	r2, [pc, #360]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a7c:	f023 0301 	bic.w	r3, r3, #1
 8002a80:	6213      	str	r3, [r2, #32]
 8002a82:	4b58      	ldr	r3, [pc, #352]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	4a57      	ldr	r2, [pc, #348]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	f023 0304 	bic.w	r3, r3, #4
 8002a8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d015      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a96:	f7fe f947 	bl	8000d28 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a9c:	e00a      	b.n	8002ab4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a9e:	f7fe f943 	bl	8000d28 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e0b1      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ab4:	4b4b      	ldr	r3, [pc, #300]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0ee      	beq.n	8002a9e <HAL_RCC_OscConfig+0x37e>
 8002ac0:	e014      	b.n	8002aec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ac2:	f7fe f931 	bl	8000d28 <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ac8:	e00a      	b.n	8002ae0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aca:	f7fe f92d 	bl	8000d28 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e09b      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ae0:	4b40      	ldr	r3, [pc, #256]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1ee      	bne.n	8002aca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002aec:	7dfb      	ldrb	r3, [r7, #23]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d105      	bne.n	8002afe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af2:	4b3c      	ldr	r3, [pc, #240]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	4a3b      	ldr	r2, [pc, #236]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002afc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69db      	ldr	r3, [r3, #28]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 8087 	beq.w	8002c16 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b08:	4b36      	ldr	r3, [pc, #216]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f003 030c 	and.w	r3, r3, #12
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d061      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d146      	bne.n	8002baa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b1c:	4b33      	ldr	r3, [pc, #204]	; (8002bec <HAL_RCC_OscConfig+0x4cc>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b22:	f7fe f901 	bl	8000d28 <HAL_GetTick>
 8002b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b28:	e008      	b.n	8002b3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b2a:	f7fe f8fd 	bl	8000d28 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d901      	bls.n	8002b3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e06d      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b3c:	4b29      	ldr	r3, [pc, #164]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1f0      	bne.n	8002b2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b50:	d108      	bne.n	8002b64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b52:	4b24      	ldr	r3, [pc, #144]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	4921      	ldr	r1, [pc, #132]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b64:	4b1f      	ldr	r3, [pc, #124]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a19      	ldr	r1, [r3, #32]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b74:	430b      	orrs	r3, r1
 8002b76:	491b      	ldr	r1, [pc, #108]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b7c:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <HAL_RCC_OscConfig+0x4cc>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b82:	f7fe f8d1 	bl	8000d28 <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b8a:	f7fe f8cd 	bl	8000d28 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e03d      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b9c:	4b11      	ldr	r3, [pc, #68]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0f0      	beq.n	8002b8a <HAL_RCC_OscConfig+0x46a>
 8002ba8:	e035      	b.n	8002c16 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002baa:	4b10      	ldr	r3, [pc, #64]	; (8002bec <HAL_RCC_OscConfig+0x4cc>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb0:	f7fe f8ba 	bl	8000d28 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bb8:	f7fe f8b6 	bl	8000d28 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e026      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bca:	4b06      	ldr	r3, [pc, #24]	; (8002be4 <HAL_RCC_OscConfig+0x4c4>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f0      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x498>
 8002bd6:	e01e      	b.n	8002c16 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d107      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e019      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
 8002be4:	40021000 	.word	0x40021000
 8002be8:	40007000 	.word	0x40007000
 8002bec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bf0:	4b0b      	ldr	r3, [pc, #44]	; (8002c20 <HAL_RCC_OscConfig+0x500>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d106      	bne.n	8002c12 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d001      	beq.n	8002c16 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3718      	adds	r7, #24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40021000 	.word	0x40021000

08002c24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d101      	bne.n	8002c38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e0d0      	b.n	8002dda <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c38:	4b6a      	ldr	r3, [pc, #424]	; (8002de4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0307 	and.w	r3, r3, #7
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d910      	bls.n	8002c68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c46:	4b67      	ldr	r3, [pc, #412]	; (8002de4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f023 0207 	bic.w	r2, r3, #7
 8002c4e:	4965      	ldr	r1, [pc, #404]	; (8002de4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c56:	4b63      	ldr	r3, [pc, #396]	; (8002de4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0307 	and.w	r3, r3, #7
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d001      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e0b8      	b.n	8002dda <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d020      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d005      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c80:	4b59      	ldr	r3, [pc, #356]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	4a58      	ldr	r2, [pc, #352]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c86:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c8a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d005      	beq.n	8002ca4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c98:	4b53      	ldr	r3, [pc, #332]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	4a52      	ldr	r2, [pc, #328]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ca2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ca4:	4b50      	ldr	r3, [pc, #320]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	494d      	ldr	r1, [pc, #308]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d040      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d107      	bne.n	8002cda <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cca:	4b47      	ldr	r3, [pc, #284]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d115      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e07f      	b.n	8002dda <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d107      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ce2:	4b41      	ldr	r3, [pc, #260]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d109      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e073      	b.n	8002dda <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf2:	4b3d      	ldr	r3, [pc, #244]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e06b      	b.n	8002dda <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d02:	4b39      	ldr	r3, [pc, #228]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f023 0203 	bic.w	r2, r3, #3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	4936      	ldr	r1, [pc, #216]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d14:	f7fe f808 	bl	8000d28 <HAL_GetTick>
 8002d18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1a:	e00a      	b.n	8002d32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d1c:	f7fe f804 	bl	8000d28 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e053      	b.n	8002dda <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d32:	4b2d      	ldr	r3, [pc, #180]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f003 020c 	and.w	r2, r3, #12
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d1eb      	bne.n	8002d1c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d44:	4b27      	ldr	r3, [pc, #156]	; (8002de4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0307 	and.w	r3, r3, #7
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d210      	bcs.n	8002d74 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d52:	4b24      	ldr	r3, [pc, #144]	; (8002de4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f023 0207 	bic.w	r2, r3, #7
 8002d5a:	4922      	ldr	r1, [pc, #136]	; (8002de4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d62:	4b20      	ldr	r3, [pc, #128]	; (8002de4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d001      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e032      	b.n	8002dda <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0304 	and.w	r3, r3, #4
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d008      	beq.n	8002d92 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d80:	4b19      	ldr	r3, [pc, #100]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4916      	ldr	r1, [pc, #88]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d009      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d9e:	4b12      	ldr	r3, [pc, #72]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	490e      	ldr	r1, [pc, #56]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002db2:	f000 f821 	bl	8002df8 <HAL_RCC_GetSysClockFreq>
 8002db6:	4602      	mov	r2, r0
 8002db8:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	091b      	lsrs	r3, r3, #4
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	490a      	ldr	r1, [pc, #40]	; (8002dec <HAL_RCC_ClockConfig+0x1c8>)
 8002dc4:	5ccb      	ldrb	r3, [r1, r3]
 8002dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dca:	4a09      	ldr	r2, [pc, #36]	; (8002df0 <HAL_RCC_ClockConfig+0x1cc>)
 8002dcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002dce:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <HAL_RCC_ClockConfig+0x1d0>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fd ff66 	bl	8000ca4 <HAL_InitTick>

  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40022000 	.word	0x40022000
 8002de8:	40021000 	.word	0x40021000
 8002dec:	08006d10 	.word	0x08006d10
 8002df0:	20000000 	.word	0x20000000
 8002df4:	20000004 	.word	0x20000004

08002df8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002df8:	b490      	push	{r4, r7}
 8002dfa:	b08a      	sub	sp, #40	; 0x28
 8002dfc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002dfe:	4b29      	ldr	r3, [pc, #164]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002e00:	1d3c      	adds	r4, r7, #4
 8002e02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002e08:	f240 2301 	movw	r3, #513	; 0x201
 8002e0c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61fb      	str	r3, [r7, #28]
 8002e12:	2300      	movs	r3, #0
 8002e14:	61bb      	str	r3, [r7, #24]
 8002e16:	2300      	movs	r3, #0
 8002e18:	627b      	str	r3, [r7, #36]	; 0x24
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e22:	4b21      	ldr	r3, [pc, #132]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	f003 030c 	and.w	r3, r3, #12
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d002      	beq.n	8002e38 <HAL_RCC_GetSysClockFreq+0x40>
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d003      	beq.n	8002e3e <HAL_RCC_GetSysClockFreq+0x46>
 8002e36:	e02b      	b.n	8002e90 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e38:	4b1c      	ldr	r3, [pc, #112]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e3a:	623b      	str	r3, [r7, #32]
      break;
 8002e3c:	e02b      	b.n	8002e96 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	0c9b      	lsrs	r3, r3, #18
 8002e42:	f003 030f 	and.w	r3, r3, #15
 8002e46:	3328      	adds	r3, #40	; 0x28
 8002e48:	443b      	add	r3, r7
 8002e4a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002e4e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d012      	beq.n	8002e80 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e5a:	4b13      	ldr	r3, [pc, #76]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	0c5b      	lsrs	r3, r3, #17
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	3328      	adds	r3, #40	; 0x28
 8002e66:	443b      	add	r3, r7
 8002e68:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002e6c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	4a0e      	ldr	r2, [pc, #56]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e72:	fb03 f202 	mul.w	r2, r3, r2
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e7e:	e004      	b.n	8002e8a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	4a0b      	ldr	r2, [pc, #44]	; (8002eb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e84:	fb02 f303 	mul.w	r3, r2, r3
 8002e88:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8c:	623b      	str	r3, [r7, #32]
      break;
 8002e8e:	e002      	b.n	8002e96 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e90:	4b06      	ldr	r3, [pc, #24]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e92:	623b      	str	r3, [r7, #32]
      break;
 8002e94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e96:	6a3b      	ldr	r3, [r7, #32]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3728      	adds	r7, #40	; 0x28
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc90      	pop	{r4, r7}
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	08006cf0 	.word	0x08006cf0
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	007a1200 	.word	0x007a1200
 8002eb0:	003d0900 	.word	0x003d0900

08002eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002eb8:	4b02      	ldr	r3, [pc, #8]	; (8002ec4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002eba:	681b      	ldr	r3, [r3, #0]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr
 8002ec4:	20000000 	.word	0x20000000

08002ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ecc:	f7ff fff2 	bl	8002eb4 <HAL_RCC_GetHCLKFreq>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	4b05      	ldr	r3, [pc, #20]	; (8002ee8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	0a1b      	lsrs	r3, r3, #8
 8002ed8:	f003 0307 	and.w	r3, r3, #7
 8002edc:	4903      	ldr	r1, [pc, #12]	; (8002eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ede:	5ccb      	ldrb	r3, [r1, r3]
 8002ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	08006d20 	.word	0x08006d20

08002ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ef4:	f7ff ffde 	bl	8002eb4 <HAL_RCC_GetHCLKFreq>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	4b05      	ldr	r3, [pc, #20]	; (8002f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	0adb      	lsrs	r3, r3, #11
 8002f00:	f003 0307 	and.w	r3, r3, #7
 8002f04:	4903      	ldr	r1, [pc, #12]	; (8002f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f06:	5ccb      	ldrb	r3, [r1, r3]
 8002f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40021000 	.word	0x40021000
 8002f14:	08006d20 	.word	0x08006d20

08002f18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f20:	4b0a      	ldr	r3, [pc, #40]	; (8002f4c <RCC_Delay+0x34>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a0a      	ldr	r2, [pc, #40]	; (8002f50 <RCC_Delay+0x38>)
 8002f26:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2a:	0a5b      	lsrs	r3, r3, #9
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	fb02 f303 	mul.w	r3, r2, r3
 8002f32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f34:	bf00      	nop
  }
  while (Delay --);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	1e5a      	subs	r2, r3, #1
 8002f3a:	60fa      	str	r2, [r7, #12]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d1f9      	bne.n	8002f34 <RCC_Delay+0x1c>
}
 8002f40:	bf00      	nop
 8002f42:	bf00      	nop
 8002f44:	3714      	adds	r7, #20
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr
 8002f4c:	20000000 	.word	0x20000000
 8002f50:	10624dd3 	.word	0x10624dd3

08002f54 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002f54:	b590      	push	{r4, r7, lr}
 8002f56:	b08d      	sub	sp, #52	; 0x34
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f5c:	4b58      	ldr	r3, [pc, #352]	; (80030c0 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8002f5e:	f107 040c 	add.w	r4, r7, #12
 8002f62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f68:	f240 2301 	movw	r3, #513	; 0x201
 8002f6c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
 8002f72:	2300      	movs	r3, #0
 8002f74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f76:	2300      	movs	r3, #0
 8002f78:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	2300      	movs	r3, #0
 8002f80:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b10      	cmp	r3, #16
 8002f86:	d00a      	beq.n	8002f9e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b10      	cmp	r3, #16
 8002f8c:	f200 808e 	bhi.w	80030ac <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d049      	beq.n	800302a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d079      	beq.n	8003090 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002f9c:	e086      	b.n	80030ac <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8002f9e:	4b49      	ldr	r3, [pc, #292]	; (80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002fa4:	4b47      	ldr	r3, [pc, #284]	; (80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d07f      	beq.n	80030b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	0c9b      	lsrs	r3, r3, #18
 8002fb4:	f003 030f 	and.w	r3, r3, #15
 8002fb8:	3330      	adds	r3, #48	; 0x30
 8002fba:	443b      	add	r3, r7
 8002fbc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002fc0:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d017      	beq.n	8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fcc:	4b3d      	ldr	r3, [pc, #244]	; (80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	0c5b      	lsrs	r3, r3, #17
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	3330      	adds	r3, #48	; 0x30
 8002fd8:	443b      	add	r3, r7
 8002fda:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002fde:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00d      	beq.n	8003006 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002fea:	4a37      	ldr	r2, [pc, #220]	; (80030c8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fee:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	fb02 f303 	mul.w	r3, r2, r3
 8002ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ffa:	e004      	b.n	8003006 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ffc:	6a3b      	ldr	r3, [r7, #32]
 8002ffe:	4a33      	ldr	r2, [pc, #204]	; (80030cc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003000:	fb02 f303 	mul.w	r3, r2, r3
 8003004:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003006:	4b2f      	ldr	r3, [pc, #188]	; (80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800300e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003012:	d102      	bne.n	800301a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8003014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003016:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003018:	e04a      	b.n	80030b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 800301a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	4a2c      	ldr	r2, [pc, #176]	; (80030d0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003020:	fba2 2303 	umull	r2, r3, r2, r3
 8003024:	085b      	lsrs	r3, r3, #1
 8003026:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003028:	e042      	b.n	80030b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800302a:	4b26      	ldr	r3, [pc, #152]	; (80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800303a:	d108      	bne.n	800304e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8003046:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800304a:	62bb      	str	r3, [r7, #40]	; 0x28
 800304c:	e01f      	b.n	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003058:	d109      	bne.n	800306e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800305a:	4b1a      	ldr	r3, [pc, #104]	; (80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800305c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305e:	f003 0302 	and.w	r3, r3, #2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8003066:	f649 4340 	movw	r3, #40000	; 0x9c40
 800306a:	62bb      	str	r3, [r7, #40]	; 0x28
 800306c:	e00f      	b.n	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003074:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003078:	d11c      	bne.n	80030b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800307a:	4b12      	ldr	r3, [pc, #72]	; (80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d016      	beq.n	80030b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8003086:	f24f 4324 	movw	r3, #62500	; 0xf424
 800308a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800308c:	e012      	b.n	80030b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800308e:	e011      	b.n	80030b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003090:	f7ff ff2e 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 8003094:	4602      	mov	r2, r0
 8003096:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	0b9b      	lsrs	r3, r3, #14
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	3301      	adds	r3, #1
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80030aa:	e004      	b.n	80030b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80030ac:	bf00      	nop
 80030ae:	e002      	b.n	80030b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80030b0:	bf00      	nop
 80030b2:	e000      	b.n	80030b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80030b4:	bf00      	nop
    }
  }
  return (frequency);
 80030b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3734      	adds	r7, #52	; 0x34
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd90      	pop	{r4, r7, pc}
 80030c0:	08006d00 	.word	0x08006d00
 80030c4:	40021000 	.word	0x40021000
 80030c8:	007a1200 	.word	0x007a1200
 80030cc:	003d0900 	.word	0x003d0900
 80030d0:	aaaaaaab 	.word	0xaaaaaaab

080030d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e041      	b.n	800316a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d106      	bne.n	8003100 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f839 	bl	8003172 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2202      	movs	r2, #2
 8003104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	3304      	adds	r3, #4
 8003110:	4619      	mov	r1, r3
 8003112:	4610      	mov	r0, r2
 8003114:	f000 f944 	bl	80033a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800317a:	bf00      	nop
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr

08003184 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2b01      	cmp	r3, #1
 8003196:	d001      	beq.n	800319c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e032      	b.n	8003202 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a18      	ldr	r2, [pc, #96]	; (800320c <HAL_TIM_Base_Start+0x88>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d00e      	beq.n	80031cc <HAL_TIM_Base_Start+0x48>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b6:	d009      	beq.n	80031cc <HAL_TIM_Base_Start+0x48>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a14      	ldr	r2, [pc, #80]	; (8003210 <HAL_TIM_Base_Start+0x8c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d004      	beq.n	80031cc <HAL_TIM_Base_Start+0x48>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a13      	ldr	r2, [pc, #76]	; (8003214 <HAL_TIM_Base_Start+0x90>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d111      	bne.n	80031f0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2b06      	cmp	r3, #6
 80031dc:	d010      	beq.n	8003200 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0201 	orr.w	r2, r2, #1
 80031ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ee:	e007      	b.n	8003200 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0201 	orr.w	r2, r2, #1
 80031fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3714      	adds	r7, #20
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr
 800320c:	40012c00 	.word	0x40012c00
 8003210:	40000400 	.word	0x40000400
 8003214:	40000800 	.word	0x40000800

08003218 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003228:	2b01      	cmp	r3, #1
 800322a:	d101      	bne.n	8003230 <HAL_TIM_ConfigClockSource+0x18>
 800322c:	2302      	movs	r3, #2
 800322e:	e0b3      	b.n	8003398 <HAL_TIM_ConfigClockSource+0x180>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2202      	movs	r2, #2
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800324e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003256:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003268:	d03e      	beq.n	80032e8 <HAL_TIM_ConfigClockSource+0xd0>
 800326a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800326e:	f200 8087 	bhi.w	8003380 <HAL_TIM_ConfigClockSource+0x168>
 8003272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003276:	f000 8085 	beq.w	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 800327a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800327e:	d87f      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x168>
 8003280:	2b70      	cmp	r3, #112	; 0x70
 8003282:	d01a      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0xa2>
 8003284:	2b70      	cmp	r3, #112	; 0x70
 8003286:	d87b      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x168>
 8003288:	2b60      	cmp	r3, #96	; 0x60
 800328a:	d050      	beq.n	800332e <HAL_TIM_ConfigClockSource+0x116>
 800328c:	2b60      	cmp	r3, #96	; 0x60
 800328e:	d877      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x168>
 8003290:	2b50      	cmp	r3, #80	; 0x50
 8003292:	d03c      	beq.n	800330e <HAL_TIM_ConfigClockSource+0xf6>
 8003294:	2b50      	cmp	r3, #80	; 0x50
 8003296:	d873      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x168>
 8003298:	2b40      	cmp	r3, #64	; 0x40
 800329a:	d058      	beq.n	800334e <HAL_TIM_ConfigClockSource+0x136>
 800329c:	2b40      	cmp	r3, #64	; 0x40
 800329e:	d86f      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x168>
 80032a0:	2b30      	cmp	r3, #48	; 0x30
 80032a2:	d064      	beq.n	800336e <HAL_TIM_ConfigClockSource+0x156>
 80032a4:	2b30      	cmp	r3, #48	; 0x30
 80032a6:	d86b      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x168>
 80032a8:	2b20      	cmp	r3, #32
 80032aa:	d060      	beq.n	800336e <HAL_TIM_ConfigClockSource+0x156>
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	d867      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x168>
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d05c      	beq.n	800336e <HAL_TIM_ConfigClockSource+0x156>
 80032b4:	2b10      	cmp	r3, #16
 80032b6:	d05a      	beq.n	800336e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80032b8:	e062      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6818      	ldr	r0, [r3, #0]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	6899      	ldr	r1, [r3, #8]
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	f000 f942 	bl	8003552 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032dc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	609a      	str	r2, [r3, #8]
      break;
 80032e6:	e04e      	b.n	8003386 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6818      	ldr	r0, [r3, #0]
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	6899      	ldr	r1, [r3, #8]
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f000 f92b 	bl	8003552 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800330a:	609a      	str	r2, [r3, #8]
      break;
 800330c:	e03b      	b.n	8003386 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6818      	ldr	r0, [r3, #0]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	6859      	ldr	r1, [r3, #4]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	461a      	mov	r2, r3
 800331c:	f000 f8a2 	bl	8003464 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2150      	movs	r1, #80	; 0x50
 8003326:	4618      	mov	r0, r3
 8003328:	f000 f8f9 	bl	800351e <TIM_ITRx_SetConfig>
      break;
 800332c:	e02b      	b.n	8003386 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	6859      	ldr	r1, [r3, #4]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	461a      	mov	r2, r3
 800333c:	f000 f8c0 	bl	80034c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2160      	movs	r1, #96	; 0x60
 8003346:	4618      	mov	r0, r3
 8003348:	f000 f8e9 	bl	800351e <TIM_ITRx_SetConfig>
      break;
 800334c:	e01b      	b.n	8003386 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6818      	ldr	r0, [r3, #0]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	6859      	ldr	r1, [r3, #4]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	461a      	mov	r2, r3
 800335c:	f000 f882 	bl	8003464 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2140      	movs	r1, #64	; 0x40
 8003366:	4618      	mov	r0, r3
 8003368:	f000 f8d9 	bl	800351e <TIM_ITRx_SetConfig>
      break;
 800336c:	e00b      	b.n	8003386 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4619      	mov	r1, r3
 8003378:	4610      	mov	r0, r2
 800337a:	f000 f8d0 	bl	800351e <TIM_ITRx_SetConfig>
        break;
 800337e:	e002      	b.n	8003386 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003380:	bf00      	nop
 8003382:	e000      	b.n	8003386 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003384:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a29      	ldr	r2, [pc, #164]	; (8003458 <TIM_Base_SetConfig+0xb8>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00b      	beq.n	80033d0 <TIM_Base_SetConfig+0x30>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033be:	d007      	beq.n	80033d0 <TIM_Base_SetConfig+0x30>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a26      	ldr	r2, [pc, #152]	; (800345c <TIM_Base_SetConfig+0xbc>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d003      	beq.n	80033d0 <TIM_Base_SetConfig+0x30>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a25      	ldr	r2, [pc, #148]	; (8003460 <TIM_Base_SetConfig+0xc0>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d108      	bne.n	80033e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	4313      	orrs	r3, r2
 80033e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a1c      	ldr	r2, [pc, #112]	; (8003458 <TIM_Base_SetConfig+0xb8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00b      	beq.n	8003402 <TIM_Base_SetConfig+0x62>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033f0:	d007      	beq.n	8003402 <TIM_Base_SetConfig+0x62>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a19      	ldr	r2, [pc, #100]	; (800345c <TIM_Base_SetConfig+0xbc>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d003      	beq.n	8003402 <TIM_Base_SetConfig+0x62>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a18      	ldr	r2, [pc, #96]	; (8003460 <TIM_Base_SetConfig+0xc0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d108      	bne.n	8003414 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	4313      	orrs	r3, r2
 8003412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	4313      	orrs	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a07      	ldr	r2, [pc, #28]	; (8003458 <TIM_Base_SetConfig+0xb8>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d103      	bne.n	8003448 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	691a      	ldr	r2, [r3, #16]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	615a      	str	r2, [r3, #20]
}
 800344e:	bf00      	nop
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr
 8003458:	40012c00 	.word	0x40012c00
 800345c:	40000400 	.word	0x40000400
 8003460:	40000800 	.word	0x40000800

08003464 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003464:	b480      	push	{r7}
 8003466:	b087      	sub	sp, #28
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6a1b      	ldr	r3, [r3, #32]
 8003474:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6a1b      	ldr	r3, [r3, #32]
 800347a:	f023 0201 	bic.w	r2, r3, #1
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800348e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	011b      	lsls	r3, r3, #4
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	4313      	orrs	r3, r2
 8003498:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f023 030a 	bic.w	r3, r3, #10
 80034a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	621a      	str	r2, [r3, #32]
}
 80034b6:	bf00      	nop
 80034b8:	371c      	adds	r7, #28
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bc80      	pop	{r7}
 80034be:	4770      	bx	lr

080034c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	f023 0210 	bic.w	r2, r3, #16
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	031b      	lsls	r3, r3, #12
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80034fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	011b      	lsls	r3, r3, #4
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	621a      	str	r2, [r3, #32]
}
 8003514:	bf00      	nop
 8003516:	371c      	adds	r7, #28
 8003518:	46bd      	mov	sp, r7
 800351a:	bc80      	pop	{r7}
 800351c:	4770      	bx	lr

0800351e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800351e:	b480      	push	{r7}
 8003520:	b085      	sub	sp, #20
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
 8003526:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003534:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4313      	orrs	r3, r2
 800353c:	f043 0307 	orr.w	r3, r3, #7
 8003540:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	609a      	str	r2, [r3, #8]
}
 8003548:	bf00      	nop
 800354a:	3714      	adds	r7, #20
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr

08003552 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003552:	b480      	push	{r7}
 8003554:	b087      	sub	sp, #28
 8003556:	af00      	add	r7, sp, #0
 8003558:	60f8      	str	r0, [r7, #12]
 800355a:	60b9      	str	r1, [r7, #8]
 800355c:	607a      	str	r2, [r7, #4]
 800355e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800356c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	021a      	lsls	r2, r3, #8
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	431a      	orrs	r2, r3
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	4313      	orrs	r3, r2
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	4313      	orrs	r3, r2
 800357e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	609a      	str	r2, [r3, #8]
}
 8003586:	bf00      	nop
 8003588:	371c      	adds	r7, #28
 800358a:	46bd      	mov	sp, r7
 800358c:	bc80      	pop	{r7}
 800358e:	4770      	bx	lr

08003590 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d101      	bne.n	80035a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035a4:	2302      	movs	r3, #2
 80035a6:	e046      	b.n	8003636 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a16      	ldr	r2, [pc, #88]	; (8003640 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d00e      	beq.n	800360a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f4:	d009      	beq.n	800360a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a12      	ldr	r2, [pc, #72]	; (8003644 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d004      	beq.n	800360a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a10      	ldr	r2, [pc, #64]	; (8003648 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d10c      	bne.n	8003624 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003610:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	4313      	orrs	r3, r2
 800361a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr
 8003640:	40012c00 	.word	0x40012c00
 8003644:	40000400 	.word	0x40000400
 8003648:	40000800 	.word	0x40000800

0800364c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e03f      	b.n	80036de <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d106      	bne.n	8003678 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f837 	bl	80036e6 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2224      	movs	r2, #36	; 0x24
 800367c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800368e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 f90d 	bl	80038b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	691a      	ldr	r2, [r3, #16]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	695a      	ldr	r2, [r3, #20]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68da      	ldr	r2, [r3, #12]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b083      	sub	sp, #12
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr

080036f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b08a      	sub	sp, #40	; 0x28
 80036fc:	af02      	add	r7, sp, #8
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	603b      	str	r3, [r7, #0]
 8003704:	4613      	mov	r3, r2
 8003706:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b20      	cmp	r3, #32
 8003716:	d17c      	bne.n	8003812 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d002      	beq.n	8003724 <HAL_UART_Transmit+0x2c>
 800371e:	88fb      	ldrh	r3, [r7, #6]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d101      	bne.n	8003728 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e075      	b.n	8003814 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800372e:	2b01      	cmp	r3, #1
 8003730:	d101      	bne.n	8003736 <HAL_UART_Transmit+0x3e>
 8003732:	2302      	movs	r3, #2
 8003734:	e06e      	b.n	8003814 <HAL_UART_Transmit+0x11c>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2221      	movs	r2, #33	; 0x21
 8003748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800374c:	f7fd faec 	bl	8000d28 <HAL_GetTick>
 8003750:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	88fa      	ldrh	r2, [r7, #6]
 8003756:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	88fa      	ldrh	r2, [r7, #6]
 800375c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003766:	d108      	bne.n	800377a <HAL_UART_Transmit+0x82>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d104      	bne.n	800377a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003770:	2300      	movs	r3, #0
 8003772:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	61bb      	str	r3, [r7, #24]
 8003778:	e003      	b.n	8003782 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800377e:	2300      	movs	r3, #0
 8003780:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800378a:	e02a      	b.n	80037e2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	2200      	movs	r2, #0
 8003794:	2180      	movs	r1, #128	; 0x80
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f000 f840 	bl	800381c <UART_WaitOnFlagUntilTimeout>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e036      	b.n	8003814 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d10b      	bne.n	80037c4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	461a      	mov	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037ba:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	3302      	adds	r3, #2
 80037c0:	61bb      	str	r3, [r7, #24]
 80037c2:	e007      	b.n	80037d4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	781a      	ldrb	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3301      	adds	r3, #1
 80037d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037d8:	b29b      	uxth	r3, r3
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1cf      	bne.n	800378c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	2200      	movs	r2, #0
 80037f4:	2140      	movs	r1, #64	; 0x40
 80037f6:	68f8      	ldr	r0, [r7, #12]
 80037f8:	f000 f810 	bl	800381c <UART_WaitOnFlagUntilTimeout>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e006      	b.n	8003814 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2220      	movs	r2, #32
 800380a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	e000      	b.n	8003814 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003812:	2302      	movs	r3, #2
  }
}
 8003814:	4618      	mov	r0, r3
 8003816:	3720      	adds	r7, #32
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	4613      	mov	r3, r2
 800382a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800382c:	e02c      	b.n	8003888 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003834:	d028      	beq.n	8003888 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d007      	beq.n	800384c <UART_WaitOnFlagUntilTimeout+0x30>
 800383c:	f7fd fa74 	bl	8000d28 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	429a      	cmp	r2, r3
 800384a:	d21d      	bcs.n	8003888 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800385a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695a      	ldr	r2, [r3, #20]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0201 	bic.w	r2, r2, #1
 800386a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e00f      	b.n	80038a8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	4013      	ands	r3, r2
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	429a      	cmp	r2, r3
 8003896:	bf0c      	ite	eq
 8003898:	2301      	moveq	r3, #1
 800389a:	2300      	movne	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	461a      	mov	r2, r3
 80038a0:	79fb      	ldrb	r3, [r7, #7]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d0c3      	beq.n	800382e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68da      	ldr	r2, [r3, #12]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689a      	ldr	r2, [r3, #8]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	4313      	orrs	r3, r2
 80038de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038ea:	f023 030c 	bic.w	r3, r3, #12
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6812      	ldr	r2, [r2, #0]
 80038f2:	68b9      	ldr	r1, [r7, #8]
 80038f4:	430b      	orrs	r3, r1
 80038f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699a      	ldr	r2, [r3, #24]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a2c      	ldr	r2, [pc, #176]	; (80039c4 <UART_SetConfig+0x114>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d103      	bne.n	8003920 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003918:	f7ff faea 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 800391c:	60f8      	str	r0, [r7, #12]
 800391e:	e002      	b.n	8003926 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003920:	f7ff fad2 	bl	8002ec8 <HAL_RCC_GetPCLK1Freq>
 8003924:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	4613      	mov	r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	4413      	add	r3, r2
 800392e:	009a      	lsls	r2, r3, #2
 8003930:	441a      	add	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	fbb2 f3f3 	udiv	r3, r2, r3
 800393c:	4a22      	ldr	r2, [pc, #136]	; (80039c8 <UART_SetConfig+0x118>)
 800393e:	fba2 2303 	umull	r2, r3, r2, r3
 8003942:	095b      	lsrs	r3, r3, #5
 8003944:	0119      	lsls	r1, r3, #4
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4613      	mov	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	4413      	add	r3, r2
 800394e:	009a      	lsls	r2, r3, #2
 8003950:	441a      	add	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	fbb2 f2f3 	udiv	r2, r2, r3
 800395c:	4b1a      	ldr	r3, [pc, #104]	; (80039c8 <UART_SetConfig+0x118>)
 800395e:	fba3 0302 	umull	r0, r3, r3, r2
 8003962:	095b      	lsrs	r3, r3, #5
 8003964:	2064      	movs	r0, #100	; 0x64
 8003966:	fb00 f303 	mul.w	r3, r0, r3
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	3332      	adds	r3, #50	; 0x32
 8003970:	4a15      	ldr	r2, [pc, #84]	; (80039c8 <UART_SetConfig+0x118>)
 8003972:	fba2 2303 	umull	r2, r3, r2, r3
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800397c:	4419      	add	r1, r3
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	4613      	mov	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	4413      	add	r3, r2
 8003986:	009a      	lsls	r2, r3, #2
 8003988:	441a      	add	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	fbb2 f2f3 	udiv	r2, r2, r3
 8003994:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <UART_SetConfig+0x118>)
 8003996:	fba3 0302 	umull	r0, r3, r3, r2
 800399a:	095b      	lsrs	r3, r3, #5
 800399c:	2064      	movs	r0, #100	; 0x64
 800399e:	fb00 f303 	mul.w	r3, r0, r3
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	3332      	adds	r3, #50	; 0x32
 80039a8:	4a07      	ldr	r2, [pc, #28]	; (80039c8 <UART_SetConfig+0x118>)
 80039aa:	fba2 2303 	umull	r2, r3, r2, r3
 80039ae:	095b      	lsrs	r3, r3, #5
 80039b0:	f003 020f 	and.w	r2, r3, #15
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	440a      	add	r2, r1
 80039ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80039bc:	bf00      	nop
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40013800 	.word	0x40013800
 80039c8:	51eb851f 	.word	0x51eb851f

080039cc <adc_GPIO_config>:

/*
// @brief ADC Channels GPIO Configuration
*/
void adc_GPIO_config(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_init_struct = {0};
 80039d2:	f107 0308 	add.w	r3, r7, #8
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	605a      	str	r2, [r3, #4]
 80039dc:	609a      	str	r2, [r3, #8]
 80039de:	60da      	str	r2, [r3, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80039e0:	4b0d      	ldr	r3, [pc, #52]	; (8003a18 <adc_GPIO_config+0x4c>)
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	4a0c      	ldr	r2, [pc, #48]	; (8003a18 <adc_GPIO_config+0x4c>)
 80039e6:	f043 0304 	orr.w	r3, r3, #4
 80039ea:	6193      	str	r3, [r2, #24]
 80039ec:	4b0a      	ldr	r3, [pc, #40]	; (8003a18 <adc_GPIO_config+0x4c>)
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	607b      	str	r3, [r7, #4]
 80039f6:	687b      	ldr	r3, [r7, #4]

	GPIO_init_struct.Mode = GPIO_MODE_ANALOG;
 80039f8:	2303      	movs	r3, #3
 80039fa:	60fb      	str	r3, [r7, #12]
	GPIO_init_struct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 80039fc:	230e      	movs	r3, #14
 80039fe:	60bb      	str	r3, [r7, #8]
	GPIO_init_struct.Pull = GPIO_NOPULL;
 8003a00:	2300      	movs	r3, #0
 8003a02:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_init_struct);
 8003a04:	f107 0308 	add.w	r3, r7, #8
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4804      	ldr	r0, [pc, #16]	; (8003a1c <adc_GPIO_config+0x50>)
 8003a0c:	f7fe fcc8 	bl	80023a0 <HAL_GPIO_Init>


}
 8003a10:	bf00      	nop
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40010800 	.word	0x40010800

08003a20 <adc_multi_channel_config>:

/*
// @brief ADC Multi-channel configuration
*/
bool adc_multi_channel_config(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8003a26:	4b32      	ldr	r3, [pc, #200]	; (8003af0 <adc_multi_channel_config+0xd0>)
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	4a31      	ldr	r2, [pc, #196]	; (8003af0 <adc_multi_channel_config+0xd0>)
 8003a2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a30:	6193      	str	r3, [r2, #24]
 8003a32:	4b2f      	ldr	r3, [pc, #188]	; (8003af0 <adc_multi_channel_config+0xd0>)
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a3a:	603b      	str	r3, [r7, #0]
 8003a3c:	683b      	ldr	r3, [r7, #0]

	adc_1_handle.Instance = ADC1;
 8003a3e:	4b2d      	ldr	r3, [pc, #180]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a40:	4a2d      	ldr	r2, [pc, #180]	; (8003af8 <adc_multi_channel_config+0xd8>)
 8003a42:	601a      	str	r2, [r3, #0]
	adc_1_handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003a44:	4b2b      	ldr	r3, [pc, #172]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	605a      	str	r2, [r3, #4]
	adc_1_handle.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003a4a:	4b2a      	ldr	r3, [pc, #168]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a50:	609a      	str	r2, [r3, #8]
	adc_1_handle.Init.ContinuousConvMode = DISABLE;
 8003a52:	4b28      	ldr	r3, [pc, #160]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	731a      	strb	r2, [r3, #12]
	adc_1_handle.Init.NbrOfConversion = 3;
 8003a58:	4b26      	ldr	r3, [pc, #152]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	611a      	str	r2, [r3, #16]
	adc_1_handle.Init.DiscontinuousConvMode = DISABLE;
 8003a5e:	4b25      	ldr	r3, [pc, #148]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	751a      	strb	r2, [r3, #20]
	adc_1_handle.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8003a64:	4b23      	ldr	r3, [pc, #140]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a66:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003a6a:	61da      	str	r2, [r3, #28]
	if(HAL_ADC_Init(&adc_1_handle) != HAL_OK)
 8003a6c:	4821      	ldr	r0, [pc, #132]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a6e:	f7fd f965 	bl	8000d3c <HAL_ADC_Init>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <adc_multi_channel_config+0x5c>
	{
		return false;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	e035      	b.n	8003ae8 <adc_multi_channel_config+0xc8>
	}
	// ADC channel configuration
	// channel-1 => PA1
	ADC_ChannelConfTypeDef channel_config = {0};
 8003a7c:	1d3b      	adds	r3, r7, #4
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	605a      	str	r2, [r3, #4]
 8003a84:	609a      	str	r2, [r3, #8]
	channel_config.Channel = ADC_CHANNEL_1;
 8003a86:	2301      	movs	r3, #1
 8003a88:	607b      	str	r3, [r7, #4]
	channel_config.Rank = 1;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	60bb      	str	r3, [r7, #8]
	channel_config.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	60fb      	str	r3, [r7, #12]
	if(HAL_ADC_ConfigChannel(&adc_1_handle, &channel_config) != HAL_OK)
 8003a92:	1d3b      	adds	r3, r7, #4
 8003a94:	4619      	mov	r1, r3
 8003a96:	4817      	ldr	r0, [pc, #92]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003a98:	f7fd fbe6 	bl	8001268 <HAL_ADC_ConfigChannel>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <adc_multi_channel_config+0x86>
	{
		return false;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	e020      	b.n	8003ae8 <adc_multi_channel_config+0xc8>
	}
	// channel-2 => PA2
	channel_config.Channel = ADC_CHANNEL_2;
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	607b      	str	r3, [r7, #4]
	channel_config.Rank = 2;
 8003aaa:	2302      	movs	r3, #2
 8003aac:	60bb      	str	r3, [r7, #8]
	channel_config.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	60fb      	str	r3, [r7, #12]
	if(HAL_ADC_ConfigChannel(&adc_1_handle, &channel_config) != HAL_OK)
 8003ab2:	1d3b      	adds	r3, r7, #4
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	480f      	ldr	r0, [pc, #60]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003ab8:	f7fd fbd6 	bl	8001268 <HAL_ADC_ConfigChannel>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <adc_multi_channel_config+0xa6>
	{
		return false;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	e010      	b.n	8003ae8 <adc_multi_channel_config+0xc8>
	}
	// channel-3 => PA3
	channel_config.Channel = ADC_CHANNEL_3;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	607b      	str	r3, [r7, #4]
	channel_config.Rank = 3;
 8003aca:	2303      	movs	r3, #3
 8003acc:	60bb      	str	r3, [r7, #8]
	channel_config.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	60fb      	str	r3, [r7, #12]
	if(HAL_ADC_ConfigChannel(&adc_1_handle, &channel_config) != HAL_OK)
 8003ad2:	1d3b      	adds	r3, r7, #4
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4807      	ldr	r0, [pc, #28]	; (8003af4 <adc_multi_channel_config+0xd4>)
 8003ad8:	f7fd fbc6 	bl	8001268 <HAL_ADC_ConfigChannel>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <adc_multi_channel_config+0xc6>
	{
		return false;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	e000      	b.n	8003ae8 <adc_multi_channel_config+0xc8>
	}
	return true;
 8003ae6:	2301      	movs	r3, #1
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	40021000 	.word	0x40021000
 8003af4:	20000208 	.word	0x20000208
 8003af8:	40012400 	.word	0x40012400

08003afc <adc_dma_config>:

/*
// @brief ADC DMA configuration
*/
void adc_dma_config(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003b02:	4b1e      	ldr	r3, [pc, #120]	; (8003b7c <adc_dma_config+0x80>)
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	4a1d      	ldr	r2, [pc, #116]	; (8003b7c <adc_dma_config+0x80>)
 8003b08:	f043 0301 	orr.w	r3, r3, #1
 8003b0c:	6153      	str	r3, [r2, #20]
 8003b0e:	4b1b      	ldr	r3, [pc, #108]	; (8003b7c <adc_dma_config+0x80>)
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	607b      	str	r3, [r7, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
	static DMA_HandleTypeDef dma_1_handle;
	dma_1_handle.Instance = DMA1_Channel1;
 8003b1a:	4b19      	ldr	r3, [pc, #100]	; (8003b80 <adc_dma_config+0x84>)
 8003b1c:	4a19      	ldr	r2, [pc, #100]	; (8003b84 <adc_dma_config+0x88>)
 8003b1e:	601a      	str	r2, [r3, #0]
	dma_1_handle.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b20:	4b17      	ldr	r3, [pc, #92]	; (8003b80 <adc_dma_config+0x84>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	605a      	str	r2, [r3, #4]
	dma_1_handle.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b26:	4b16      	ldr	r3, [pc, #88]	; (8003b80 <adc_dma_config+0x84>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	609a      	str	r2, [r3, #8]
	dma_1_handle.Init.MemInc = DMA_MINC_ENABLE;
 8003b2c:	4b14      	ldr	r3, [pc, #80]	; (8003b80 <adc_dma_config+0x84>)
 8003b2e:	2280      	movs	r2, #128	; 0x80
 8003b30:	60da      	str	r2, [r3, #12]
	dma_1_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD; // 16 bit
 8003b32:	4b13      	ldr	r3, [pc, #76]	; (8003b80 <adc_dma_config+0x84>)
 8003b34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b38:	611a      	str	r2, [r3, #16]
	dma_1_handle.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b3a:	4b11      	ldr	r3, [pc, #68]	; (8003b80 <adc_dma_config+0x84>)
 8003b3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b40:	615a      	str	r2, [r3, #20]
	dma_1_handle.Init.Mode = DMA_CIRCULAR;
 8003b42:	4b0f      	ldr	r3, [pc, #60]	; (8003b80 <adc_dma_config+0x84>)
 8003b44:	2220      	movs	r2, #32
 8003b46:	619a      	str	r2, [r3, #24]
	dma_1_handle.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003b48:	4b0d      	ldr	r3, [pc, #52]	; (8003b80 <adc_dma_config+0x84>)
 8003b4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003b4e:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&dma_1_handle);
 8003b50:	480b      	ldr	r0, [pc, #44]	; (8003b80 <adc_dma_config+0x84>)
 8003b52:	f7fe fa37 	bl	8001fc4 <HAL_DMA_Init>
	__HAL_LINKDMA(&adc_1_handle, DMA_Handle, dma_1_handle);
 8003b56:	4b0c      	ldr	r3, [pc, #48]	; (8003b88 <adc_dma_config+0x8c>)
 8003b58:	4a09      	ldr	r2, [pc, #36]	; (8003b80 <adc_dma_config+0x84>)
 8003b5a:	621a      	str	r2, [r3, #32]
 8003b5c:	4b08      	ldr	r3, [pc, #32]	; (8003b80 <adc_dma_config+0x84>)
 8003b5e:	4a0a      	ldr	r2, [pc, #40]	; (8003b88 <adc_dma_config+0x8c>)
 8003b60:	625a      	str	r2, [r3, #36]	; 0x24
	// enable DMA interrupt
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8003b62:	2200      	movs	r2, #0
 8003b64:	2105      	movs	r1, #5
 8003b66:	200b      	movs	r0, #11
 8003b68:	f7fe f9f5 	bl	8001f56 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003b6c:	200b      	movs	r0, #11
 8003b6e:	f7fe fa0e 	bl	8001f8e <HAL_NVIC_EnableIRQ>

}
 8003b72:	bf00      	nop
 8003b74:	3708      	adds	r7, #8
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	20000238 	.word	0x20000238
 8003b84:	40020008 	.word	0x40020008
 8003b88:	20000208 	.word	0x20000208

08003b8c <adc_AWDG_config>:

/*
// @brief ADC AWDG configuration
*/
bool adc_AWDG_config(ADC_single_select_e channel)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b088      	sub	sp, #32
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	4603      	mov	r3, r0
 8003b94:	71fb      	strb	r3, [r7, #7]
	ADC_AnalogWDGConfTypeDef analog_WDG_config = {0};
 8003b96:	f107 0308 	add.w	r3, r7, #8
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	605a      	str	r2, [r3, #4]
 8003ba0:	609a      	str	r2, [r3, #8]
 8003ba2:	60da      	str	r2, [r3, #12]
 8003ba4:	611a      	str	r2, [r3, #16]
 8003ba6:	615a      	str	r2, [r3, #20]
	analog_WDG_config.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003ba8:	4b15      	ldr	r3, [pc, #84]	; (8003c00 <adc_AWDG_config+0x74>)
 8003baa:	60bb      	str	r3, [r7, #8]
	analog_WDG_config.HighThreshold = 4000;
 8003bac:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8003bb0:	617b      	str	r3, [r7, #20]
	analog_WDG_config.LowThreshold = 1000;
 8003bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bb6:	61bb      	str	r3, [r7, #24]
	analog_WDG_config.Channel = channel;
 8003bb8:	79fb      	ldrb	r3, [r7, #7]
 8003bba:	60fb      	str	r3, [r7, #12]
	analog_WDG_config.ITMode = ENABLE;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	743b      	strb	r3, [r7, #16]
	if(HAL_ADC_AnalogWDGConfig(&adc_1_handle, &analog_WDG_config) != HAL_OK)
 8003bc0:	f107 0308 	add.w	r3, r7, #8
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	480f      	ldr	r0, [pc, #60]	; (8003c04 <adc_AWDG_config+0x78>)
 8003bc8:	f7fd fc46 	bl	8001458 <HAL_ADC_AnalogWDGConfig>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <adc_AWDG_config+0x4a>
	{
		return false;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e010      	b.n	8003bf8 <adc_AWDG_config+0x6c>
	}
	__HAL_ADC_ENABLE_IT(&adc_1_handle, ADC_IT_AWD);
 8003bd6:	4b0b      	ldr	r3, [pc, #44]	; (8003c04 <adc_AWDG_config+0x78>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	4b09      	ldr	r3, [pc, #36]	; (8003c04 <adc_AWDG_config+0x78>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003be4:	605a      	str	r2, [r3, #4]
	HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8003be6:	2200      	movs	r2, #0
 8003be8:	2105      	movs	r1, #5
 8003bea:	2012      	movs	r0, #18
 8003bec:	f7fe f9b3 	bl	8001f56 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003bf0:	2012      	movs	r0, #18
 8003bf2:	f7fe f9cc 	bl	8001f8e <HAL_NVIC_EnableIRQ>

	return true;
 8003bf6:	2301      	movs	r3, #1
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3720      	adds	r7, #32
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	00800200 	.word	0x00800200
 8003c04:	20000208 	.word	0x20000208

08003c08 <adc_injected_config>:

/*
// @brief ADC Injected mode configuration
*/
bool adc_injected_config(ADC_single_select_e channel)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08a      	sub	sp, #40	; 0x28
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	4603      	mov	r3, r0
 8003c10:	71fb      	strb	r3, [r7, #7]
	ADC_InjectionConfTypeDef injected_config = {0};
 8003c12:	f107 030c 	add.w	r3, r7, #12
 8003c16:	2200      	movs	r2, #0
 8003c18:	601a      	str	r2, [r3, #0]
 8003c1a:	605a      	str	r2, [r3, #4]
 8003c1c:	609a      	str	r2, [r3, #8]
 8003c1e:	60da      	str	r2, [r3, #12]
 8003c20:	611a      	str	r2, [r3, #16]
 8003c22:	615a      	str	r2, [r3, #20]
 8003c24:	619a      	str	r2, [r3, #24]
	injected_config.InjectedChannel = channel;
 8003c26:	79fb      	ldrb	r3, [r7, #7]
 8003c28:	60fb      	str	r3, [r7, #12]
	injected_config.InjectedRank = ADC_INJECTED_RANK_1;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	613b      	str	r3, [r7, #16]
	injected_config.InjectedNbrOfConversion = 1;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	61fb      	str	r3, [r7, #28]
	injected_config.InjectedSamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8003c32:	2303      	movs	r3, #3
 8003c34:	617b      	str	r3, [r7, #20]
	injected_config.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8003c36:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003c3a:	627b      	str	r3, [r7, #36]	; 0x24
	injected_config.AutoInjectedConv = ENABLE;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	injected_config.InjectedDiscontinuousConvMode = DISABLE;
 8003c42:	2300      	movs	r3, #0
 8003c44:	f887 3020 	strb.w	r3, [r7, #32]
	injected_config.InjectedOffset = 0;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	61bb      	str	r3, [r7, #24]
	if(HAL_ADCEx_InjectedConfigChannel(&adc_1_handle, &injected_config) != HAL_OK)
 8003c4c:	f107 030c 	add.w	r3, r7, #12
 8003c50:	4619      	mov	r1, r3
 8003c52:	4806      	ldr	r0, [pc, #24]	; (8003c6c <adc_injected_config+0x64>)
 8003c54:	f7fd ff0e 	bl	8001a74 <HAL_ADCEx_InjectedConfigChannel>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <adc_injected_config+0x5a>
	{
		return false;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	e000      	b.n	8003c64 <adc_injected_config+0x5c>
	}

	return true;
 8003c62:	2301      	movs	r3, #1
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3728      	adds	r7, #40	; 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20000208 	.word	0x20000208

08003c70 <gpio_LED_config>:

/*
// @brief LED GPIO Configuration
*/
void gpio_LED_config(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
	// green LED => PB13
	// red   LED => PB14

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c76:	4b13      	ldr	r3, [pc, #76]	; (8003cc4 <gpio_LED_config+0x54>)
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	4a12      	ldr	r2, [pc, #72]	; (8003cc4 <gpio_LED_config+0x54>)
 8003c7c:	f043 0308 	orr.w	r3, r3, #8
 8003c80:	6193      	str	r3, [r2, #24]
 8003c82:	4b10      	ldr	r3, [pc, #64]	; (8003cc4 <gpio_LED_config+0x54>)
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	f003 0308 	and.w	r3, r3, #8
 8003c8a:	607b      	str	r3, [r7, #4]
 8003c8c:	687b      	ldr	r3, [r7, #4]

  GPIO_InitTypeDef gpio_init_struct = {0};
 8003c8e:	f107 0308 	add.w	r3, r7, #8
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	605a      	str	r2, [r3, #4]
 8003c98:	609a      	str	r2, [r3, #8]
 8003c9a:	60da      	str	r2, [r3, #12]
  gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	60fb      	str	r3, [r7, #12]
  gpio_init_struct.Pin = GPIO_PIN_13 | GPIO_PIN_14;
 8003ca0:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8003ca4:	60bb      	str	r3, [r7, #8]
  gpio_init_struct.Pull = GPIO_NOPULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	613b      	str	r3, [r7, #16]
  gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;
 8003caa:	2302      	movs	r3, #2
 8003cac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &gpio_init_struct);
 8003cae:	f107 0308 	add.w	r3, r7, #8
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4804      	ldr	r0, [pc, #16]	; (8003cc8 <gpio_LED_config+0x58>)
 8003cb6:	f7fe fb73 	bl	80023a0 <HAL_GPIO_Init>

}
 8003cba:	bf00      	nop
 8003cbc:	3718      	adds	r7, #24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	40021000 	.word	0x40021000
 8003cc8:	40010c00 	.word	0x40010c00

08003ccc <gpio_LED_toggle_green>:
void gpio_LED_write_red(bool state)
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, (GPIO_PinState)state);
}
void gpio_LED_toggle_green(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8003cd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003cd4:	4802      	ldr	r0, [pc, #8]	; (8003ce0 <gpio_LED_toggle_green+0x14>)
 8003cd6:	f7fe fce7 	bl	80026a8 <HAL_GPIO_TogglePin>
}
 8003cda:	bf00      	nop
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	40010c00 	.word	0x40010c00

08003ce4 <gpio_PB_config>:

/*
// @brief PB GPIO Configuration
*/
void gpio_PB_config(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
	// user button PA0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003cea:	4b12      	ldr	r3, [pc, #72]	; (8003d34 <gpio_PB_config+0x50>)
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	4a11      	ldr	r2, [pc, #68]	; (8003d34 <gpio_PB_config+0x50>)
 8003cf0:	f043 0304 	orr.w	r3, r3, #4
 8003cf4:	6193      	str	r3, [r2, #24]
 8003cf6:	4b0f      	ldr	r3, [pc, #60]	; (8003d34 <gpio_PB_config+0x50>)
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	f003 0304 	and.w	r3, r3, #4
 8003cfe:	607b      	str	r3, [r7, #4]
 8003d00:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef gpio_init_struct = {0};
 8003d02:	f107 0308 	add.w	r3, r7, #8
 8003d06:	2200      	movs	r2, #0
 8003d08:	601a      	str	r2, [r3, #0]
 8003d0a:	605a      	str	r2, [r3, #4]
 8003d0c:	609a      	str	r2, [r3, #8]
 8003d0e:	60da      	str	r2, [r3, #12]
	gpio_init_struct.Mode = GPIO_MODE_INPUT;
 8003d10:	2300      	movs	r3, #0
 8003d12:	60fb      	str	r3, [r7, #12]
	gpio_init_struct.Pin = GPIO_PIN_0;
 8003d14:	2301      	movs	r3, #1
 8003d16:	60bb      	str	r3, [r7, #8]
	gpio_init_struct.Pull = GPIO_NOPULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	613b      	str	r3, [r7, #16]
	gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_init_struct);
 8003d20:	f107 0308 	add.w	r3, r7, #8
 8003d24:	4619      	mov	r1, r3
 8003d26:	4804      	ldr	r0, [pc, #16]	; (8003d38 <gpio_PB_config+0x54>)
 8003d28:	f7fe fb3a 	bl	80023a0 <HAL_GPIO_Init>

}
 8003d2c:	bf00      	nop
 8003d2e:	3718      	adds	r7, #24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	40021000 	.word	0x40021000
 8003d38:	40010800 	.word	0x40010800

08003d3c <gpio_SW_config>:

/*
// @brief PB GPIO Configuration
*/
void gpio_SW_config(void)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b088      	sub	sp, #32
 8003d40:	af00      	add	r7, sp, #0
	// sw-1 PA8
	// sw-2 PA15

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003d42:	4b20      	ldr	r3, [pc, #128]	; (8003dc4 <gpio_SW_config+0x88>)
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	4a1f      	ldr	r2, [pc, #124]	; (8003dc4 <gpio_SW_config+0x88>)
 8003d48:	f043 0304 	orr.w	r3, r3, #4
 8003d4c:	6193      	str	r3, [r2, #24]
 8003d4e:	4b1d      	ldr	r3, [pc, #116]	; (8003dc4 <gpio_SW_config+0x88>)
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	f003 0304 	and.w	r3, r3, #4
 8003d56:	60bb      	str	r3, [r7, #8]
 8003d58:	68bb      	ldr	r3, [r7, #8]

	GPIO_InitTypeDef gpio_init_struct = {0};
 8003d5a:	f107 030c 	add.w	r3, r7, #12
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	605a      	str	r2, [r3, #4]
 8003d64:	609a      	str	r2, [r3, #8]
 8003d66:	60da      	str	r2, [r3, #12]
	gpio_init_struct.Mode = GPIO_MODE_INPUT;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	613b      	str	r3, [r7, #16]
	gpio_init_struct.Pin = GPIO_PIN_8 | GPIO_PIN_15;
 8003d6c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8003d70:	60fb      	str	r3, [r7, #12]
	gpio_init_struct.Pull = GPIO_NOPULL;
 8003d72:	2300      	movs	r3, #0
 8003d74:	617b      	str	r3, [r7, #20]
	gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d76:	2302      	movs	r3, #2
 8003d78:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &gpio_init_struct);
 8003d7a:	f107 030c 	add.w	r3, r7, #12
 8003d7e:	4619      	mov	r1, r3
 8003d80:	4811      	ldr	r0, [pc, #68]	; (8003dc8 <gpio_SW_config+0x8c>)
 8003d82:	f7fe fb0d 	bl	80023a0 <HAL_GPIO_Init>

	// remap
	__HAL_RCC_AFIO_CLK_ENABLE();
 8003d86:	4b0f      	ldr	r3, [pc, #60]	; (8003dc4 <gpio_SW_config+0x88>)
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	4a0e      	ldr	r2, [pc, #56]	; (8003dc4 <gpio_SW_config+0x88>)
 8003d8c:	f043 0301 	orr.w	r3, r3, #1
 8003d90:	6193      	str	r3, [r2, #24]
 8003d92:	4b0c      	ldr	r3, [pc, #48]	; (8003dc4 <gpio_SW_config+0x88>)
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	607b      	str	r3, [r7, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
	__HAL_AFIO_REMAP_SWJ_DISABLE();
 8003d9e:	4b0b      	ldr	r3, [pc, #44]	; (8003dcc <gpio_SW_config+0x90>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	61fb      	str	r3, [r7, #28]
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003daa:	61fb      	str	r3, [r7, #28]
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003db2:	61fb      	str	r3, [r7, #28]
 8003db4:	4a05      	ldr	r2, [pc, #20]	; (8003dcc <gpio_SW_config+0x90>)
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	6053      	str	r3, [r2, #4]
}
 8003dba:	bf00      	nop
 8003dbc:	3720      	adds	r7, #32
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	40021000 	.word	0x40021000
 8003dc8:	40010800 	.word	0x40010800
 8003dcc:	40010000 	.word	0x40010000

08003dd0 <rcc_system_clock_config>:
//-----------------------------------------------------------------------//
/*
// rcc clock configuration
*/
bool rcc_system_clock_config(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b090      	sub	sp, #64	; 0x40
 8003dd4:	af00      	add	r7, sp, #0

    // APB1 Prescaler = 2 => 36, 72 MHz
    // APB2 Prescaler = 1 => 72, 72 MHz
    // ADC Prescaler = 6 => 12 MHz

    RCC_OscInitTypeDef osc_init_struct = {0};
 8003dd6:	f107 0318 	add.w	r3, r7, #24
 8003dda:	2228      	movs	r2, #40	; 0x28
 8003ddc:	2100      	movs	r1, #0
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 f956 	bl	8004090 <memset>
    RCC_ClkInitTypeDef clk_init_struct = {0};
 8003de4:	1d3b      	adds	r3, r7, #4
 8003de6:	2200      	movs	r2, #0
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	605a      	str	r2, [r3, #4]
 8003dec:	609a      	str	r2, [r3, #8]
 8003dee:	60da      	str	r2, [r3, #12]
 8003df0:	611a      	str	r2, [r3, #16]

    osc_init_struct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003df2:	2301      	movs	r3, #1
 8003df4:	61bb      	str	r3, [r7, #24]
    osc_init_struct.HSEState = RCC_HSE_ON;
 8003df6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dfa:	61fb      	str	r3, [r7, #28]
    osc_init_struct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	623b      	str	r3, [r7, #32]
    osc_init_struct.PLL.PLLState = RCC_PLL_ON;
 8003e00:	2302      	movs	r3, #2
 8003e02:	637b      	str	r3, [r7, #52]	; 0x34
    osc_init_struct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e08:	63bb      	str	r3, [r7, #56]	; 0x38
    osc_init_struct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003e0a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003e0e:	63fb      	str	r3, [r7, #60]	; 0x3c

    if(HAL_RCC_OscConfig(&osc_init_struct) != HAL_OK)
 8003e10:	f107 0318 	add.w	r3, r7, #24
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7fe fc83 	bl	8002720 <HAL_RCC_OscConfig>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <rcc_system_clock_config+0x54>
    {
      return false;
 8003e20:	2300      	movs	r3, #0
 8003e22:	e014      	b.n	8003e4e <rcc_system_clock_config+0x7e>
    }

    // clock initialization
    clk_init_struct.ClockType = RCC_CLOCKTYPE_HCLK   |
 8003e24:	230f      	movs	r3, #15
 8003e26:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1  |
                                RCC_CLOCKTYPE_PCLK2  |
                                RCC_CLOCKTYPE_SYSCLK ;

    clk_init_struct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e28:	2302      	movs	r3, #2
 8003e2a:	60bb      	str	r3, [r7, #8]
    clk_init_struct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	60fb      	str	r3, [r7, #12]
    clk_init_struct.APB1CLKDivider = RCC_SYSCLK_DIV2;
 8003e30:	2380      	movs	r3, #128	; 0x80
 8003e32:	613b      	str	r3, [r7, #16]
    clk_init_struct.APB2CLKDivider = RCC_SYSCLK_DIV1;
 8003e34:	2300      	movs	r3, #0
 8003e36:	617b      	str	r3, [r7, #20]
    // 00 - 24MHz => 0
    // 24 - 48MHz => 1
    // 48 - 72MHz => 2
    if(HAL_RCC_ClockConfig(&clk_init_struct, FLASH_LATENCY_2) != HAL_OK)
 8003e38:	1d3b      	adds	r3, r7, #4
 8003e3a:	2102      	movs	r1, #2
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7fe fef1 	bl	8002c24 <HAL_RCC_ClockConfig>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <rcc_system_clock_config+0x7c>
    {
      return false;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	e000      	b.n	8003e4e <rcc_system_clock_config+0x7e>
    }

    return true;
 8003e4c:	2301      	movs	r3, #1
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3740      	adds	r7, #64	; 0x40
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
	...

08003e58 <tim_TIM3_config>:

/*
// @brief TIM3 Configuration
*/
bool tim_TIM3_config(uint32_t ms_period)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b08a      	sub	sp, #40	; 0x28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
	__HAL_RCC_TIM3_CLK_ENABLE();
 8003e60:	4b2c      	ldr	r3, [pc, #176]	; (8003f14 <tim_TIM3_config+0xbc>)
 8003e62:	69db      	ldr	r3, [r3, #28]
 8003e64:	4a2b      	ldr	r2, [pc, #172]	; (8003f14 <tim_TIM3_config+0xbc>)
 8003e66:	f043 0302 	orr.w	r3, r3, #2
 8003e6a:	61d3      	str	r3, [r2, #28]
 8003e6c:	4b29      	ldr	r3, [pc, #164]	; (8003f14 <tim_TIM3_config+0xbc>)
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	68fb      	ldr	r3, [r7, #12]

	htim3.Instance = TIM3;
 8003e78:	4b27      	ldr	r3, [pc, #156]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003e7a:	4a28      	ldr	r2, [pc, #160]	; (8003f1c <tim_TIM3_config+0xc4>)
 8003e7c:	601a      	str	r2, [r3, #0]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e7e:	4b26      	ldr	r3, [pc, #152]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 7200 - 1; // 10KHz
 8003e84:	4b24      	ldr	r3, [pc, #144]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003e86:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003e8a:	60da      	str	r2, [r3, #12]
	htim3.Init.Prescaler = (ms_period * 10) - 1;
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4413      	add	r3, r2
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	3b01      	subs	r3, #1
 8003e98:	4a1f      	ldr	r2, [pc, #124]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003e9a:	6053      	str	r3, [r2, #4]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e9c:	4b1e      	ldr	r3, [pc, #120]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ea2:	4b1d      	ldr	r3, [pc, #116]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	619a      	str	r2, [r3, #24]
	if(HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003ea8:	481b      	ldr	r0, [pc, #108]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003eaa:	f7ff f913 	bl	80030d4 <HAL_TIM_Base_Init>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <tim_TIM3_config+0x60>
	{
		return false;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	e029      	b.n	8003f0c <tim_TIM3_config+0xb4>
	}


	// clock source configuration
	TIM_ClockConfigTypeDef clock_src_config = {0};
 8003eb8:	f107 0318 	add.w	r3, r7, #24
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	605a      	str	r2, [r3, #4]
 8003ec2:	609a      	str	r2, [r3, #8]
 8003ec4:	60da      	str	r2, [r3, #12]
	clock_src_config.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ec6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003eca:	61bb      	str	r3, [r7, #24]
	if(HAL_TIM_ConfigClockSource(&htim3, &clock_src_config) != HAL_OK)
 8003ecc:	f107 0318 	add.w	r3, r7, #24
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	4811      	ldr	r0, [pc, #68]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003ed4:	f7ff f9a0 	bl	8003218 <HAL_TIM_ConfigClockSource>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <tim_TIM3_config+0x8a>
	{
		return false;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	e014      	b.n	8003f0c <tim_TIM3_config+0xb4>
	}

	// Master Output Trigger
	TIM_MasterConfigTypeDef master_clock_config = {0};
 8003ee2:	f107 0310 	add.w	r3, r7, #16
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	605a      	str	r2, [r3, #4]
	master_clock_config.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003eec:	2320      	movs	r3, #32
 8003eee:	613b      	str	r3, [r7, #16]
	master_clock_config.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	617b      	str	r3, [r7, #20]
	if(HAL_TIMEx_MasterConfigSynchronization(&htim3, &master_clock_config) != HAL_OK)
 8003ef4:	f107 0310 	add.w	r3, r7, #16
 8003ef8:	4619      	mov	r1, r3
 8003efa:	4807      	ldr	r0, [pc, #28]	; (8003f18 <tim_TIM3_config+0xc0>)
 8003efc:	f7ff fb48 	bl	8003590 <HAL_TIMEx_MasterConfigSynchronization>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <tim_TIM3_config+0xb2>
	{
		return false;
 8003f06:	2300      	movs	r3, #0
 8003f08:	e000      	b.n	8003f0c <tim_TIM3_config+0xb4>
	}

	return true;
 8003f0a:	2301      	movs	r3, #1

}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3728      	adds	r7, #40	; 0x28
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40021000 	.word	0x40021000
 8003f18:	2000027c 	.word	0x2000027c
 8003f1c:	40000400 	.word	0x40000400

08003f20 <uart_UART1_GPIO_config>:
//-----------------------------------------------------------------------//
/*
// @brief UART1 GPIO configuration
*/
void uart_UART1_GPIO_config(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
    // PA9  => TX
    // PA10 => RX
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f26:	4b15      	ldr	r3, [pc, #84]	; (8003f7c <uart_UART1_GPIO_config+0x5c>)
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	4a14      	ldr	r2, [pc, #80]	; (8003f7c <uart_UART1_GPIO_config+0x5c>)
 8003f2c:	f043 0304 	orr.w	r3, r3, #4
 8003f30:	6193      	str	r3, [r2, #24]
 8003f32:	4b12      	ldr	r3, [pc, #72]	; (8003f7c <uart_UART1_GPIO_config+0x5c>)
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	f003 0304 	and.w	r3, r3, #4
 8003f3a:	607b      	str	r3, [r7, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;

    // PA9  => TX
    gpio_init_struct.Pin = GPIO_PIN_9;
 8003f3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f42:	60bb      	str	r3, [r7, #8]
    gpio_init_struct.Mode = GPIO_MODE_AF_PP;
 8003f44:	2302      	movs	r3, #2
 8003f46:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &gpio_init_struct);
 8003f4c:	f107 0308 	add.w	r3, r7, #8
 8003f50:	4619      	mov	r1, r3
 8003f52:	480b      	ldr	r0, [pc, #44]	; (8003f80 <uart_UART1_GPIO_config+0x60>)
 8003f54:	f7fe fa24 	bl	80023a0 <HAL_GPIO_Init>

    // PA10 => RX
    gpio_init_struct.Pin = GPIO_PIN_10;
 8003f58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f5c:	60bb      	str	r3, [r7, #8]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Pull = GPIO_NOPULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &gpio_init_struct);
 8003f66:	f107 0308 	add.w	r3, r7, #8
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4804      	ldr	r0, [pc, #16]	; (8003f80 <uart_UART1_GPIO_config+0x60>)
 8003f6e:	f7fe fa17 	bl	80023a0 <HAL_GPIO_Init>




}
 8003f72:	bf00      	nop
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	40010800 	.word	0x40010800

08003f84 <uart_UART1_config>:
/*
// @brief UART1 Peripheral configuration
*/
bool uart_UART1_config(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
  __HAL_RCC_USART1_CLK_ENABLE();
 8003f8a:	4b19      	ldr	r3, [pc, #100]	; (8003ff0 <uart_UART1_config+0x6c>)
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	4a18      	ldr	r2, [pc, #96]	; (8003ff0 <uart_UART1_config+0x6c>)
 8003f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f94:	6193      	str	r3, [r2, #24]
 8003f96:	4b16      	ldr	r3, [pc, #88]	; (8003ff0 <uart_UART1_config+0x6c>)
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f9e:	607b      	str	r3, [r7, #4]
 8003fa0:	687b      	ldr	r3, [r7, #4]

  huart1.Instance = USART1;
 8003fa2:	4b14      	ldr	r3, [pc, #80]	; (8003ff4 <uart_UART1_config+0x70>)
 8003fa4:	4a14      	ldr	r2, [pc, #80]	; (8003ff8 <uart_UART1_config+0x74>)
 8003fa6:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003fa8:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <uart_UART1_config+0x70>)
 8003faa:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003fae:	605a      	str	r2, [r3, #4]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fb0:	4b10      	ldr	r3, [pc, #64]	; (8003ff4 <uart_UART1_config+0x70>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	619a      	str	r2, [r3, #24]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003fb6:	4b0f      	ldr	r3, [pc, #60]	; (8003ff4 <uart_UART1_config+0x70>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003fbc:	4b0d      	ldr	r3, [pc, #52]	; (8003ff4 <uart_UART1_config+0x70>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003fc2:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <uart_UART1_config+0x70>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003fc8:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <uart_UART1_config+0x70>)
 8003fca:	220c      	movs	r2, #12
 8003fcc:	615a      	str	r2, [r3, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fce:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <uart_UART1_config+0x70>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	61da      	str	r2, [r3, #28]

  if(HAL_UART_Init(&huart1) != HAL_OK)
 8003fd4:	4807      	ldr	r0, [pc, #28]	; (8003ff4 <uart_UART1_config+0x70>)
 8003fd6:	f7ff fb39 	bl	800364c <HAL_UART_Init>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <uart_UART1_config+0x60>
  {
    return false;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	e000      	b.n	8003fe6 <uart_UART1_config+0x62>
  }

  return true;
 8003fe4:	2301      	movs	r3, #1
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	200002c4 	.word	0x200002c4
 8003ff8:	40013800 	.word	0x40013800

08003ffc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ffc:	480c      	ldr	r0, [pc, #48]	; (8004030 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003ffe:	490d      	ldr	r1, [pc, #52]	; (8004034 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004000:	4a0d      	ldr	r2, [pc, #52]	; (8004038 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004004:	e002      	b.n	800400c <LoopCopyDataInit>

08004006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800400a:	3304      	adds	r3, #4

0800400c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800400c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800400e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004010:	d3f9      	bcc.n	8004006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004012:	4a0a      	ldr	r2, [pc, #40]	; (800403c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004014:	4c0a      	ldr	r4, [pc, #40]	; (8004040 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004018:	e001      	b.n	800401e <LoopFillZerobss>

0800401a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800401a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800401c:	3204      	adds	r2, #4

0800401e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800401e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004020:	d3fb      	bcc.n	800401a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004022:	f7fc fe1d 	bl	8000c60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004026:	f000 f80f 	bl	8004048 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800402a:	f7fc fd2d 	bl	8000a88 <main>
  bx lr
 800402e:	4770      	bx	lr
  ldr r0, =_sdata
 8004030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004034:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004038:	0800710c 	.word	0x0800710c
  ldr r2, =_sbss
 800403c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8004040:	2000031c 	.word	0x2000031c

08004044 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004044:	e7fe      	b.n	8004044 <BusFault_Handler>
	...

08004048 <__libc_init_array>:
 8004048:	b570      	push	{r4, r5, r6, lr}
 800404a:	2600      	movs	r6, #0
 800404c:	4d0c      	ldr	r5, [pc, #48]	; (8004080 <__libc_init_array+0x38>)
 800404e:	4c0d      	ldr	r4, [pc, #52]	; (8004084 <__libc_init_array+0x3c>)
 8004050:	1b64      	subs	r4, r4, r5
 8004052:	10a4      	asrs	r4, r4, #2
 8004054:	42a6      	cmp	r6, r4
 8004056:	d109      	bne.n	800406c <__libc_init_array+0x24>
 8004058:	f002 fe04 	bl	8006c64 <_init>
 800405c:	2600      	movs	r6, #0
 800405e:	4d0a      	ldr	r5, [pc, #40]	; (8004088 <__libc_init_array+0x40>)
 8004060:	4c0a      	ldr	r4, [pc, #40]	; (800408c <__libc_init_array+0x44>)
 8004062:	1b64      	subs	r4, r4, r5
 8004064:	10a4      	asrs	r4, r4, #2
 8004066:	42a6      	cmp	r6, r4
 8004068:	d105      	bne.n	8004076 <__libc_init_array+0x2e>
 800406a:	bd70      	pop	{r4, r5, r6, pc}
 800406c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004070:	4798      	blx	r3
 8004072:	3601      	adds	r6, #1
 8004074:	e7ee      	b.n	8004054 <__libc_init_array+0xc>
 8004076:	f855 3b04 	ldr.w	r3, [r5], #4
 800407a:	4798      	blx	r3
 800407c:	3601      	adds	r6, #1
 800407e:	e7f2      	b.n	8004066 <__libc_init_array+0x1e>
 8004080:	08007104 	.word	0x08007104
 8004084:	08007104 	.word	0x08007104
 8004088:	08007104 	.word	0x08007104
 800408c:	08007108 	.word	0x08007108

08004090 <memset>:
 8004090:	4603      	mov	r3, r0
 8004092:	4402      	add	r2, r0
 8004094:	4293      	cmp	r3, r2
 8004096:	d100      	bne.n	800409a <memset+0xa>
 8004098:	4770      	bx	lr
 800409a:	f803 1b01 	strb.w	r1, [r3], #1
 800409e:	e7f9      	b.n	8004094 <memset+0x4>

080040a0 <__cvt>:
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040a6:	461f      	mov	r7, r3
 80040a8:	bfbb      	ittet	lt
 80040aa:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80040ae:	461f      	movlt	r7, r3
 80040b0:	2300      	movge	r3, #0
 80040b2:	232d      	movlt	r3, #45	; 0x2d
 80040b4:	b088      	sub	sp, #32
 80040b6:	4614      	mov	r4, r2
 80040b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80040ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80040bc:	7013      	strb	r3, [r2, #0]
 80040be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80040c0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80040c4:	f023 0820 	bic.w	r8, r3, #32
 80040c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80040cc:	d005      	beq.n	80040da <__cvt+0x3a>
 80040ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80040d2:	d100      	bne.n	80040d6 <__cvt+0x36>
 80040d4:	3501      	adds	r5, #1
 80040d6:	2302      	movs	r3, #2
 80040d8:	e000      	b.n	80040dc <__cvt+0x3c>
 80040da:	2303      	movs	r3, #3
 80040dc:	aa07      	add	r2, sp, #28
 80040de:	9204      	str	r2, [sp, #16]
 80040e0:	aa06      	add	r2, sp, #24
 80040e2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80040e6:	e9cd 3500 	strd	r3, r5, [sp]
 80040ea:	4622      	mov	r2, r4
 80040ec:	463b      	mov	r3, r7
 80040ee:	f000 fe13 	bl	8004d18 <_dtoa_r>
 80040f2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80040f6:	4606      	mov	r6, r0
 80040f8:	d102      	bne.n	8004100 <__cvt+0x60>
 80040fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80040fc:	07db      	lsls	r3, r3, #31
 80040fe:	d522      	bpl.n	8004146 <__cvt+0xa6>
 8004100:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004104:	eb06 0905 	add.w	r9, r6, r5
 8004108:	d110      	bne.n	800412c <__cvt+0x8c>
 800410a:	7833      	ldrb	r3, [r6, #0]
 800410c:	2b30      	cmp	r3, #48	; 0x30
 800410e:	d10a      	bne.n	8004126 <__cvt+0x86>
 8004110:	2200      	movs	r2, #0
 8004112:	2300      	movs	r3, #0
 8004114:	4620      	mov	r0, r4
 8004116:	4639      	mov	r1, r7
 8004118:	f7fc fc46 	bl	80009a8 <__aeabi_dcmpeq>
 800411c:	b918      	cbnz	r0, 8004126 <__cvt+0x86>
 800411e:	f1c5 0501 	rsb	r5, r5, #1
 8004122:	f8ca 5000 	str.w	r5, [sl]
 8004126:	f8da 3000 	ldr.w	r3, [sl]
 800412a:	4499      	add	r9, r3
 800412c:	2200      	movs	r2, #0
 800412e:	2300      	movs	r3, #0
 8004130:	4620      	mov	r0, r4
 8004132:	4639      	mov	r1, r7
 8004134:	f7fc fc38 	bl	80009a8 <__aeabi_dcmpeq>
 8004138:	b108      	cbz	r0, 800413e <__cvt+0x9e>
 800413a:	f8cd 901c 	str.w	r9, [sp, #28]
 800413e:	2230      	movs	r2, #48	; 0x30
 8004140:	9b07      	ldr	r3, [sp, #28]
 8004142:	454b      	cmp	r3, r9
 8004144:	d307      	bcc.n	8004156 <__cvt+0xb6>
 8004146:	4630      	mov	r0, r6
 8004148:	9b07      	ldr	r3, [sp, #28]
 800414a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800414c:	1b9b      	subs	r3, r3, r6
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	b008      	add	sp, #32
 8004152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004156:	1c59      	adds	r1, r3, #1
 8004158:	9107      	str	r1, [sp, #28]
 800415a:	701a      	strb	r2, [r3, #0]
 800415c:	e7f0      	b.n	8004140 <__cvt+0xa0>

0800415e <__exponent>:
 800415e:	4603      	mov	r3, r0
 8004160:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004162:	2900      	cmp	r1, #0
 8004164:	f803 2b02 	strb.w	r2, [r3], #2
 8004168:	bfb6      	itet	lt
 800416a:	222d      	movlt	r2, #45	; 0x2d
 800416c:	222b      	movge	r2, #43	; 0x2b
 800416e:	4249      	neglt	r1, r1
 8004170:	2909      	cmp	r1, #9
 8004172:	7042      	strb	r2, [r0, #1]
 8004174:	dd2b      	ble.n	80041ce <__exponent+0x70>
 8004176:	f10d 0407 	add.w	r4, sp, #7
 800417a:	46a4      	mov	ip, r4
 800417c:	270a      	movs	r7, #10
 800417e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004182:	460a      	mov	r2, r1
 8004184:	46a6      	mov	lr, r4
 8004186:	fb07 1516 	mls	r5, r7, r6, r1
 800418a:	2a63      	cmp	r2, #99	; 0x63
 800418c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004190:	4631      	mov	r1, r6
 8004192:	f104 34ff 	add.w	r4, r4, #4294967295
 8004196:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800419a:	dcf0      	bgt.n	800417e <__exponent+0x20>
 800419c:	3130      	adds	r1, #48	; 0x30
 800419e:	f1ae 0502 	sub.w	r5, lr, #2
 80041a2:	f804 1c01 	strb.w	r1, [r4, #-1]
 80041a6:	4629      	mov	r1, r5
 80041a8:	1c44      	adds	r4, r0, #1
 80041aa:	4561      	cmp	r1, ip
 80041ac:	d30a      	bcc.n	80041c4 <__exponent+0x66>
 80041ae:	f10d 0209 	add.w	r2, sp, #9
 80041b2:	eba2 020e 	sub.w	r2, r2, lr
 80041b6:	4565      	cmp	r5, ip
 80041b8:	bf88      	it	hi
 80041ba:	2200      	movhi	r2, #0
 80041bc:	4413      	add	r3, r2
 80041be:	1a18      	subs	r0, r3, r0
 80041c0:	b003      	add	sp, #12
 80041c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80041c8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80041cc:	e7ed      	b.n	80041aa <__exponent+0x4c>
 80041ce:	2330      	movs	r3, #48	; 0x30
 80041d0:	3130      	adds	r1, #48	; 0x30
 80041d2:	7083      	strb	r3, [r0, #2]
 80041d4:	70c1      	strb	r1, [r0, #3]
 80041d6:	1d03      	adds	r3, r0, #4
 80041d8:	e7f1      	b.n	80041be <__exponent+0x60>
	...

080041dc <_printf_float>:
 80041dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041e0:	b091      	sub	sp, #68	; 0x44
 80041e2:	460c      	mov	r4, r1
 80041e4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80041e8:	4616      	mov	r6, r2
 80041ea:	461f      	mov	r7, r3
 80041ec:	4605      	mov	r5, r0
 80041ee:	f001 fd35 	bl	8005c5c <_localeconv_r>
 80041f2:	6803      	ldr	r3, [r0, #0]
 80041f4:	4618      	mov	r0, r3
 80041f6:	9309      	str	r3, [sp, #36]	; 0x24
 80041f8:	f7fb ffaa 	bl	8000150 <strlen>
 80041fc:	2300      	movs	r3, #0
 80041fe:	930e      	str	r3, [sp, #56]	; 0x38
 8004200:	f8d8 3000 	ldr.w	r3, [r8]
 8004204:	900a      	str	r0, [sp, #40]	; 0x28
 8004206:	3307      	adds	r3, #7
 8004208:	f023 0307 	bic.w	r3, r3, #7
 800420c:	f103 0208 	add.w	r2, r3, #8
 8004210:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004214:	f8d4 b000 	ldr.w	fp, [r4]
 8004218:	f8c8 2000 	str.w	r2, [r8]
 800421c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004220:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004224:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004228:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800422c:	930b      	str	r3, [sp, #44]	; 0x2c
 800422e:	f04f 32ff 	mov.w	r2, #4294967295
 8004232:	4640      	mov	r0, r8
 8004234:	4b9c      	ldr	r3, [pc, #624]	; (80044a8 <_printf_float+0x2cc>)
 8004236:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004238:	f7fc fbe8 	bl	8000a0c <__aeabi_dcmpun>
 800423c:	bb70      	cbnz	r0, 800429c <_printf_float+0xc0>
 800423e:	f04f 32ff 	mov.w	r2, #4294967295
 8004242:	4640      	mov	r0, r8
 8004244:	4b98      	ldr	r3, [pc, #608]	; (80044a8 <_printf_float+0x2cc>)
 8004246:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004248:	f7fc fbc2 	bl	80009d0 <__aeabi_dcmple>
 800424c:	bb30      	cbnz	r0, 800429c <_printf_float+0xc0>
 800424e:	2200      	movs	r2, #0
 8004250:	2300      	movs	r3, #0
 8004252:	4640      	mov	r0, r8
 8004254:	4651      	mov	r1, sl
 8004256:	f7fc fbb1 	bl	80009bc <__aeabi_dcmplt>
 800425a:	b110      	cbz	r0, 8004262 <_printf_float+0x86>
 800425c:	232d      	movs	r3, #45	; 0x2d
 800425e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004262:	4b92      	ldr	r3, [pc, #584]	; (80044ac <_printf_float+0x2d0>)
 8004264:	4892      	ldr	r0, [pc, #584]	; (80044b0 <_printf_float+0x2d4>)
 8004266:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800426a:	bf94      	ite	ls
 800426c:	4698      	movls	r8, r3
 800426e:	4680      	movhi	r8, r0
 8004270:	2303      	movs	r3, #3
 8004272:	f04f 0a00 	mov.w	sl, #0
 8004276:	6123      	str	r3, [r4, #16]
 8004278:	f02b 0304 	bic.w	r3, fp, #4
 800427c:	6023      	str	r3, [r4, #0]
 800427e:	4633      	mov	r3, r6
 8004280:	4621      	mov	r1, r4
 8004282:	4628      	mov	r0, r5
 8004284:	9700      	str	r7, [sp, #0]
 8004286:	aa0f      	add	r2, sp, #60	; 0x3c
 8004288:	f000 f9d4 	bl	8004634 <_printf_common>
 800428c:	3001      	adds	r0, #1
 800428e:	f040 8090 	bne.w	80043b2 <_printf_float+0x1d6>
 8004292:	f04f 30ff 	mov.w	r0, #4294967295
 8004296:	b011      	add	sp, #68	; 0x44
 8004298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800429c:	4642      	mov	r2, r8
 800429e:	4653      	mov	r3, sl
 80042a0:	4640      	mov	r0, r8
 80042a2:	4651      	mov	r1, sl
 80042a4:	f7fc fbb2 	bl	8000a0c <__aeabi_dcmpun>
 80042a8:	b148      	cbz	r0, 80042be <_printf_float+0xe2>
 80042aa:	f1ba 0f00 	cmp.w	sl, #0
 80042ae:	bfb8      	it	lt
 80042b0:	232d      	movlt	r3, #45	; 0x2d
 80042b2:	4880      	ldr	r0, [pc, #512]	; (80044b4 <_printf_float+0x2d8>)
 80042b4:	bfb8      	it	lt
 80042b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80042ba:	4b7f      	ldr	r3, [pc, #508]	; (80044b8 <_printf_float+0x2dc>)
 80042bc:	e7d3      	b.n	8004266 <_printf_float+0x8a>
 80042be:	6863      	ldr	r3, [r4, #4]
 80042c0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80042c4:	1c5a      	adds	r2, r3, #1
 80042c6:	d142      	bne.n	800434e <_printf_float+0x172>
 80042c8:	2306      	movs	r3, #6
 80042ca:	6063      	str	r3, [r4, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	9206      	str	r2, [sp, #24]
 80042d0:	aa0e      	add	r2, sp, #56	; 0x38
 80042d2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80042d6:	aa0d      	add	r2, sp, #52	; 0x34
 80042d8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80042dc:	9203      	str	r2, [sp, #12]
 80042de:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80042e2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80042e6:	6023      	str	r3, [r4, #0]
 80042e8:	6863      	ldr	r3, [r4, #4]
 80042ea:	4642      	mov	r2, r8
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	4628      	mov	r0, r5
 80042f0:	4653      	mov	r3, sl
 80042f2:	910b      	str	r1, [sp, #44]	; 0x2c
 80042f4:	f7ff fed4 	bl	80040a0 <__cvt>
 80042f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80042fa:	4680      	mov	r8, r0
 80042fc:	2947      	cmp	r1, #71	; 0x47
 80042fe:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004300:	d108      	bne.n	8004314 <_printf_float+0x138>
 8004302:	1cc8      	adds	r0, r1, #3
 8004304:	db02      	blt.n	800430c <_printf_float+0x130>
 8004306:	6863      	ldr	r3, [r4, #4]
 8004308:	4299      	cmp	r1, r3
 800430a:	dd40      	ble.n	800438e <_printf_float+0x1b2>
 800430c:	f1a9 0902 	sub.w	r9, r9, #2
 8004310:	fa5f f989 	uxtb.w	r9, r9
 8004314:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004318:	d81f      	bhi.n	800435a <_printf_float+0x17e>
 800431a:	464a      	mov	r2, r9
 800431c:	3901      	subs	r1, #1
 800431e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004322:	910d      	str	r1, [sp, #52]	; 0x34
 8004324:	f7ff ff1b 	bl	800415e <__exponent>
 8004328:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800432a:	4682      	mov	sl, r0
 800432c:	1813      	adds	r3, r2, r0
 800432e:	2a01      	cmp	r2, #1
 8004330:	6123      	str	r3, [r4, #16]
 8004332:	dc02      	bgt.n	800433a <_printf_float+0x15e>
 8004334:	6822      	ldr	r2, [r4, #0]
 8004336:	07d2      	lsls	r2, r2, #31
 8004338:	d501      	bpl.n	800433e <_printf_float+0x162>
 800433a:	3301      	adds	r3, #1
 800433c:	6123      	str	r3, [r4, #16]
 800433e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004342:	2b00      	cmp	r3, #0
 8004344:	d09b      	beq.n	800427e <_printf_float+0xa2>
 8004346:	232d      	movs	r3, #45	; 0x2d
 8004348:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800434c:	e797      	b.n	800427e <_printf_float+0xa2>
 800434e:	2947      	cmp	r1, #71	; 0x47
 8004350:	d1bc      	bne.n	80042cc <_printf_float+0xf0>
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1ba      	bne.n	80042cc <_printf_float+0xf0>
 8004356:	2301      	movs	r3, #1
 8004358:	e7b7      	b.n	80042ca <_printf_float+0xee>
 800435a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800435e:	d118      	bne.n	8004392 <_printf_float+0x1b6>
 8004360:	2900      	cmp	r1, #0
 8004362:	6863      	ldr	r3, [r4, #4]
 8004364:	dd0b      	ble.n	800437e <_printf_float+0x1a2>
 8004366:	6121      	str	r1, [r4, #16]
 8004368:	b913      	cbnz	r3, 8004370 <_printf_float+0x194>
 800436a:	6822      	ldr	r2, [r4, #0]
 800436c:	07d0      	lsls	r0, r2, #31
 800436e:	d502      	bpl.n	8004376 <_printf_float+0x19a>
 8004370:	3301      	adds	r3, #1
 8004372:	440b      	add	r3, r1
 8004374:	6123      	str	r3, [r4, #16]
 8004376:	f04f 0a00 	mov.w	sl, #0
 800437a:	65a1      	str	r1, [r4, #88]	; 0x58
 800437c:	e7df      	b.n	800433e <_printf_float+0x162>
 800437e:	b913      	cbnz	r3, 8004386 <_printf_float+0x1aa>
 8004380:	6822      	ldr	r2, [r4, #0]
 8004382:	07d2      	lsls	r2, r2, #31
 8004384:	d501      	bpl.n	800438a <_printf_float+0x1ae>
 8004386:	3302      	adds	r3, #2
 8004388:	e7f4      	b.n	8004374 <_printf_float+0x198>
 800438a:	2301      	movs	r3, #1
 800438c:	e7f2      	b.n	8004374 <_printf_float+0x198>
 800438e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004392:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004394:	4299      	cmp	r1, r3
 8004396:	db05      	blt.n	80043a4 <_printf_float+0x1c8>
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	6121      	str	r1, [r4, #16]
 800439c:	07d8      	lsls	r0, r3, #31
 800439e:	d5ea      	bpl.n	8004376 <_printf_float+0x19a>
 80043a0:	1c4b      	adds	r3, r1, #1
 80043a2:	e7e7      	b.n	8004374 <_printf_float+0x198>
 80043a4:	2900      	cmp	r1, #0
 80043a6:	bfcc      	ite	gt
 80043a8:	2201      	movgt	r2, #1
 80043aa:	f1c1 0202 	rsble	r2, r1, #2
 80043ae:	4413      	add	r3, r2
 80043b0:	e7e0      	b.n	8004374 <_printf_float+0x198>
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	055a      	lsls	r2, r3, #21
 80043b6:	d407      	bmi.n	80043c8 <_printf_float+0x1ec>
 80043b8:	6923      	ldr	r3, [r4, #16]
 80043ba:	4642      	mov	r2, r8
 80043bc:	4631      	mov	r1, r6
 80043be:	4628      	mov	r0, r5
 80043c0:	47b8      	blx	r7
 80043c2:	3001      	adds	r0, #1
 80043c4:	d12b      	bne.n	800441e <_printf_float+0x242>
 80043c6:	e764      	b.n	8004292 <_printf_float+0xb6>
 80043c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80043cc:	f240 80dd 	bls.w	800458a <_printf_float+0x3ae>
 80043d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80043d4:	2200      	movs	r2, #0
 80043d6:	2300      	movs	r3, #0
 80043d8:	f7fc fae6 	bl	80009a8 <__aeabi_dcmpeq>
 80043dc:	2800      	cmp	r0, #0
 80043de:	d033      	beq.n	8004448 <_printf_float+0x26c>
 80043e0:	2301      	movs	r3, #1
 80043e2:	4631      	mov	r1, r6
 80043e4:	4628      	mov	r0, r5
 80043e6:	4a35      	ldr	r2, [pc, #212]	; (80044bc <_printf_float+0x2e0>)
 80043e8:	47b8      	blx	r7
 80043ea:	3001      	adds	r0, #1
 80043ec:	f43f af51 	beq.w	8004292 <_printf_float+0xb6>
 80043f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80043f4:	429a      	cmp	r2, r3
 80043f6:	db02      	blt.n	80043fe <_printf_float+0x222>
 80043f8:	6823      	ldr	r3, [r4, #0]
 80043fa:	07d8      	lsls	r0, r3, #31
 80043fc:	d50f      	bpl.n	800441e <_printf_float+0x242>
 80043fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004402:	4631      	mov	r1, r6
 8004404:	4628      	mov	r0, r5
 8004406:	47b8      	blx	r7
 8004408:	3001      	adds	r0, #1
 800440a:	f43f af42 	beq.w	8004292 <_printf_float+0xb6>
 800440e:	f04f 0800 	mov.w	r8, #0
 8004412:	f104 091a 	add.w	r9, r4, #26
 8004416:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004418:	3b01      	subs	r3, #1
 800441a:	4543      	cmp	r3, r8
 800441c:	dc09      	bgt.n	8004432 <_printf_float+0x256>
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	079b      	lsls	r3, r3, #30
 8004422:	f100 8102 	bmi.w	800462a <_printf_float+0x44e>
 8004426:	68e0      	ldr	r0, [r4, #12]
 8004428:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800442a:	4298      	cmp	r0, r3
 800442c:	bfb8      	it	lt
 800442e:	4618      	movlt	r0, r3
 8004430:	e731      	b.n	8004296 <_printf_float+0xba>
 8004432:	2301      	movs	r3, #1
 8004434:	464a      	mov	r2, r9
 8004436:	4631      	mov	r1, r6
 8004438:	4628      	mov	r0, r5
 800443a:	47b8      	blx	r7
 800443c:	3001      	adds	r0, #1
 800443e:	f43f af28 	beq.w	8004292 <_printf_float+0xb6>
 8004442:	f108 0801 	add.w	r8, r8, #1
 8004446:	e7e6      	b.n	8004416 <_printf_float+0x23a>
 8004448:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800444a:	2b00      	cmp	r3, #0
 800444c:	dc38      	bgt.n	80044c0 <_printf_float+0x2e4>
 800444e:	2301      	movs	r3, #1
 8004450:	4631      	mov	r1, r6
 8004452:	4628      	mov	r0, r5
 8004454:	4a19      	ldr	r2, [pc, #100]	; (80044bc <_printf_float+0x2e0>)
 8004456:	47b8      	blx	r7
 8004458:	3001      	adds	r0, #1
 800445a:	f43f af1a 	beq.w	8004292 <_printf_float+0xb6>
 800445e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004462:	4313      	orrs	r3, r2
 8004464:	d102      	bne.n	800446c <_printf_float+0x290>
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	07d9      	lsls	r1, r3, #31
 800446a:	d5d8      	bpl.n	800441e <_printf_float+0x242>
 800446c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004470:	4631      	mov	r1, r6
 8004472:	4628      	mov	r0, r5
 8004474:	47b8      	blx	r7
 8004476:	3001      	adds	r0, #1
 8004478:	f43f af0b 	beq.w	8004292 <_printf_float+0xb6>
 800447c:	f04f 0900 	mov.w	r9, #0
 8004480:	f104 0a1a 	add.w	sl, r4, #26
 8004484:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004486:	425b      	negs	r3, r3
 8004488:	454b      	cmp	r3, r9
 800448a:	dc01      	bgt.n	8004490 <_printf_float+0x2b4>
 800448c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800448e:	e794      	b.n	80043ba <_printf_float+0x1de>
 8004490:	2301      	movs	r3, #1
 8004492:	4652      	mov	r2, sl
 8004494:	4631      	mov	r1, r6
 8004496:	4628      	mov	r0, r5
 8004498:	47b8      	blx	r7
 800449a:	3001      	adds	r0, #1
 800449c:	f43f aef9 	beq.w	8004292 <_printf_float+0xb6>
 80044a0:	f109 0901 	add.w	r9, r9, #1
 80044a4:	e7ee      	b.n	8004484 <_printf_float+0x2a8>
 80044a6:	bf00      	nop
 80044a8:	7fefffff 	.word	0x7fefffff
 80044ac:	08006d2c 	.word	0x08006d2c
 80044b0:	08006d30 	.word	0x08006d30
 80044b4:	08006d38 	.word	0x08006d38
 80044b8:	08006d34 	.word	0x08006d34
 80044bc:	08006d3c 	.word	0x08006d3c
 80044c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80044c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80044c4:	429a      	cmp	r2, r3
 80044c6:	bfa8      	it	ge
 80044c8:	461a      	movge	r2, r3
 80044ca:	2a00      	cmp	r2, #0
 80044cc:	4691      	mov	r9, r2
 80044ce:	dc37      	bgt.n	8004540 <_printf_float+0x364>
 80044d0:	f04f 0b00 	mov.w	fp, #0
 80044d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044d8:	f104 021a 	add.w	r2, r4, #26
 80044dc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80044e0:	ebaa 0309 	sub.w	r3, sl, r9
 80044e4:	455b      	cmp	r3, fp
 80044e6:	dc33      	bgt.n	8004550 <_printf_float+0x374>
 80044e8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80044ec:	429a      	cmp	r2, r3
 80044ee:	db3b      	blt.n	8004568 <_printf_float+0x38c>
 80044f0:	6823      	ldr	r3, [r4, #0]
 80044f2:	07da      	lsls	r2, r3, #31
 80044f4:	d438      	bmi.n	8004568 <_printf_float+0x38c>
 80044f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044f8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80044fa:	eba3 020a 	sub.w	r2, r3, sl
 80044fe:	eba3 0901 	sub.w	r9, r3, r1
 8004502:	4591      	cmp	r9, r2
 8004504:	bfa8      	it	ge
 8004506:	4691      	movge	r9, r2
 8004508:	f1b9 0f00 	cmp.w	r9, #0
 800450c:	dc34      	bgt.n	8004578 <_printf_float+0x39c>
 800450e:	f04f 0800 	mov.w	r8, #0
 8004512:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004516:	f104 0a1a 	add.w	sl, r4, #26
 800451a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800451e:	1a9b      	subs	r3, r3, r2
 8004520:	eba3 0309 	sub.w	r3, r3, r9
 8004524:	4543      	cmp	r3, r8
 8004526:	f77f af7a 	ble.w	800441e <_printf_float+0x242>
 800452a:	2301      	movs	r3, #1
 800452c:	4652      	mov	r2, sl
 800452e:	4631      	mov	r1, r6
 8004530:	4628      	mov	r0, r5
 8004532:	47b8      	blx	r7
 8004534:	3001      	adds	r0, #1
 8004536:	f43f aeac 	beq.w	8004292 <_printf_float+0xb6>
 800453a:	f108 0801 	add.w	r8, r8, #1
 800453e:	e7ec      	b.n	800451a <_printf_float+0x33e>
 8004540:	4613      	mov	r3, r2
 8004542:	4631      	mov	r1, r6
 8004544:	4642      	mov	r2, r8
 8004546:	4628      	mov	r0, r5
 8004548:	47b8      	blx	r7
 800454a:	3001      	adds	r0, #1
 800454c:	d1c0      	bne.n	80044d0 <_printf_float+0x2f4>
 800454e:	e6a0      	b.n	8004292 <_printf_float+0xb6>
 8004550:	2301      	movs	r3, #1
 8004552:	4631      	mov	r1, r6
 8004554:	4628      	mov	r0, r5
 8004556:	920b      	str	r2, [sp, #44]	; 0x2c
 8004558:	47b8      	blx	r7
 800455a:	3001      	adds	r0, #1
 800455c:	f43f ae99 	beq.w	8004292 <_printf_float+0xb6>
 8004560:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004562:	f10b 0b01 	add.w	fp, fp, #1
 8004566:	e7b9      	b.n	80044dc <_printf_float+0x300>
 8004568:	4631      	mov	r1, r6
 800456a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800456e:	4628      	mov	r0, r5
 8004570:	47b8      	blx	r7
 8004572:	3001      	adds	r0, #1
 8004574:	d1bf      	bne.n	80044f6 <_printf_float+0x31a>
 8004576:	e68c      	b.n	8004292 <_printf_float+0xb6>
 8004578:	464b      	mov	r3, r9
 800457a:	4631      	mov	r1, r6
 800457c:	4628      	mov	r0, r5
 800457e:	eb08 020a 	add.w	r2, r8, sl
 8004582:	47b8      	blx	r7
 8004584:	3001      	adds	r0, #1
 8004586:	d1c2      	bne.n	800450e <_printf_float+0x332>
 8004588:	e683      	b.n	8004292 <_printf_float+0xb6>
 800458a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800458c:	2a01      	cmp	r2, #1
 800458e:	dc01      	bgt.n	8004594 <_printf_float+0x3b8>
 8004590:	07db      	lsls	r3, r3, #31
 8004592:	d537      	bpl.n	8004604 <_printf_float+0x428>
 8004594:	2301      	movs	r3, #1
 8004596:	4642      	mov	r2, r8
 8004598:	4631      	mov	r1, r6
 800459a:	4628      	mov	r0, r5
 800459c:	47b8      	blx	r7
 800459e:	3001      	adds	r0, #1
 80045a0:	f43f ae77 	beq.w	8004292 <_printf_float+0xb6>
 80045a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045a8:	4631      	mov	r1, r6
 80045aa:	4628      	mov	r0, r5
 80045ac:	47b8      	blx	r7
 80045ae:	3001      	adds	r0, #1
 80045b0:	f43f ae6f 	beq.w	8004292 <_printf_float+0xb6>
 80045b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80045b8:	2200      	movs	r2, #0
 80045ba:	2300      	movs	r3, #0
 80045bc:	f7fc f9f4 	bl	80009a8 <__aeabi_dcmpeq>
 80045c0:	b9d8      	cbnz	r0, 80045fa <_printf_float+0x41e>
 80045c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045c4:	f108 0201 	add.w	r2, r8, #1
 80045c8:	3b01      	subs	r3, #1
 80045ca:	4631      	mov	r1, r6
 80045cc:	4628      	mov	r0, r5
 80045ce:	47b8      	blx	r7
 80045d0:	3001      	adds	r0, #1
 80045d2:	d10e      	bne.n	80045f2 <_printf_float+0x416>
 80045d4:	e65d      	b.n	8004292 <_printf_float+0xb6>
 80045d6:	2301      	movs	r3, #1
 80045d8:	464a      	mov	r2, r9
 80045da:	4631      	mov	r1, r6
 80045dc:	4628      	mov	r0, r5
 80045de:	47b8      	blx	r7
 80045e0:	3001      	adds	r0, #1
 80045e2:	f43f ae56 	beq.w	8004292 <_printf_float+0xb6>
 80045e6:	f108 0801 	add.w	r8, r8, #1
 80045ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045ec:	3b01      	subs	r3, #1
 80045ee:	4543      	cmp	r3, r8
 80045f0:	dcf1      	bgt.n	80045d6 <_printf_float+0x3fa>
 80045f2:	4653      	mov	r3, sl
 80045f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80045f8:	e6e0      	b.n	80043bc <_printf_float+0x1e0>
 80045fa:	f04f 0800 	mov.w	r8, #0
 80045fe:	f104 091a 	add.w	r9, r4, #26
 8004602:	e7f2      	b.n	80045ea <_printf_float+0x40e>
 8004604:	2301      	movs	r3, #1
 8004606:	4642      	mov	r2, r8
 8004608:	e7df      	b.n	80045ca <_printf_float+0x3ee>
 800460a:	2301      	movs	r3, #1
 800460c:	464a      	mov	r2, r9
 800460e:	4631      	mov	r1, r6
 8004610:	4628      	mov	r0, r5
 8004612:	47b8      	blx	r7
 8004614:	3001      	adds	r0, #1
 8004616:	f43f ae3c 	beq.w	8004292 <_printf_float+0xb6>
 800461a:	f108 0801 	add.w	r8, r8, #1
 800461e:	68e3      	ldr	r3, [r4, #12]
 8004620:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004622:	1a5b      	subs	r3, r3, r1
 8004624:	4543      	cmp	r3, r8
 8004626:	dcf0      	bgt.n	800460a <_printf_float+0x42e>
 8004628:	e6fd      	b.n	8004426 <_printf_float+0x24a>
 800462a:	f04f 0800 	mov.w	r8, #0
 800462e:	f104 0919 	add.w	r9, r4, #25
 8004632:	e7f4      	b.n	800461e <_printf_float+0x442>

08004634 <_printf_common>:
 8004634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004638:	4616      	mov	r6, r2
 800463a:	4699      	mov	r9, r3
 800463c:	688a      	ldr	r2, [r1, #8]
 800463e:	690b      	ldr	r3, [r1, #16]
 8004640:	4607      	mov	r7, r0
 8004642:	4293      	cmp	r3, r2
 8004644:	bfb8      	it	lt
 8004646:	4613      	movlt	r3, r2
 8004648:	6033      	str	r3, [r6, #0]
 800464a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800464e:	460c      	mov	r4, r1
 8004650:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004654:	b10a      	cbz	r2, 800465a <_printf_common+0x26>
 8004656:	3301      	adds	r3, #1
 8004658:	6033      	str	r3, [r6, #0]
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	0699      	lsls	r1, r3, #26
 800465e:	bf42      	ittt	mi
 8004660:	6833      	ldrmi	r3, [r6, #0]
 8004662:	3302      	addmi	r3, #2
 8004664:	6033      	strmi	r3, [r6, #0]
 8004666:	6825      	ldr	r5, [r4, #0]
 8004668:	f015 0506 	ands.w	r5, r5, #6
 800466c:	d106      	bne.n	800467c <_printf_common+0x48>
 800466e:	f104 0a19 	add.w	sl, r4, #25
 8004672:	68e3      	ldr	r3, [r4, #12]
 8004674:	6832      	ldr	r2, [r6, #0]
 8004676:	1a9b      	subs	r3, r3, r2
 8004678:	42ab      	cmp	r3, r5
 800467a:	dc28      	bgt.n	80046ce <_printf_common+0x9a>
 800467c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004680:	1e13      	subs	r3, r2, #0
 8004682:	6822      	ldr	r2, [r4, #0]
 8004684:	bf18      	it	ne
 8004686:	2301      	movne	r3, #1
 8004688:	0692      	lsls	r2, r2, #26
 800468a:	d42d      	bmi.n	80046e8 <_printf_common+0xb4>
 800468c:	4649      	mov	r1, r9
 800468e:	4638      	mov	r0, r7
 8004690:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004694:	47c0      	blx	r8
 8004696:	3001      	adds	r0, #1
 8004698:	d020      	beq.n	80046dc <_printf_common+0xa8>
 800469a:	6823      	ldr	r3, [r4, #0]
 800469c:	68e5      	ldr	r5, [r4, #12]
 800469e:	f003 0306 	and.w	r3, r3, #6
 80046a2:	2b04      	cmp	r3, #4
 80046a4:	bf18      	it	ne
 80046a6:	2500      	movne	r5, #0
 80046a8:	6832      	ldr	r2, [r6, #0]
 80046aa:	f04f 0600 	mov.w	r6, #0
 80046ae:	68a3      	ldr	r3, [r4, #8]
 80046b0:	bf08      	it	eq
 80046b2:	1aad      	subeq	r5, r5, r2
 80046b4:	6922      	ldr	r2, [r4, #16]
 80046b6:	bf08      	it	eq
 80046b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046bc:	4293      	cmp	r3, r2
 80046be:	bfc4      	itt	gt
 80046c0:	1a9b      	subgt	r3, r3, r2
 80046c2:	18ed      	addgt	r5, r5, r3
 80046c4:	341a      	adds	r4, #26
 80046c6:	42b5      	cmp	r5, r6
 80046c8:	d11a      	bne.n	8004700 <_printf_common+0xcc>
 80046ca:	2000      	movs	r0, #0
 80046cc:	e008      	b.n	80046e0 <_printf_common+0xac>
 80046ce:	2301      	movs	r3, #1
 80046d0:	4652      	mov	r2, sl
 80046d2:	4649      	mov	r1, r9
 80046d4:	4638      	mov	r0, r7
 80046d6:	47c0      	blx	r8
 80046d8:	3001      	adds	r0, #1
 80046da:	d103      	bne.n	80046e4 <_printf_common+0xb0>
 80046dc:	f04f 30ff 	mov.w	r0, #4294967295
 80046e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046e4:	3501      	adds	r5, #1
 80046e6:	e7c4      	b.n	8004672 <_printf_common+0x3e>
 80046e8:	2030      	movs	r0, #48	; 0x30
 80046ea:	18e1      	adds	r1, r4, r3
 80046ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80046f0:	1c5a      	adds	r2, r3, #1
 80046f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80046f6:	4422      	add	r2, r4
 80046f8:	3302      	adds	r3, #2
 80046fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80046fe:	e7c5      	b.n	800468c <_printf_common+0x58>
 8004700:	2301      	movs	r3, #1
 8004702:	4622      	mov	r2, r4
 8004704:	4649      	mov	r1, r9
 8004706:	4638      	mov	r0, r7
 8004708:	47c0      	blx	r8
 800470a:	3001      	adds	r0, #1
 800470c:	d0e6      	beq.n	80046dc <_printf_common+0xa8>
 800470e:	3601      	adds	r6, #1
 8004710:	e7d9      	b.n	80046c6 <_printf_common+0x92>
	...

08004714 <_printf_i>:
 8004714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004718:	7e0f      	ldrb	r7, [r1, #24]
 800471a:	4691      	mov	r9, r2
 800471c:	2f78      	cmp	r7, #120	; 0x78
 800471e:	4680      	mov	r8, r0
 8004720:	460c      	mov	r4, r1
 8004722:	469a      	mov	sl, r3
 8004724:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004726:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800472a:	d807      	bhi.n	800473c <_printf_i+0x28>
 800472c:	2f62      	cmp	r7, #98	; 0x62
 800472e:	d80a      	bhi.n	8004746 <_printf_i+0x32>
 8004730:	2f00      	cmp	r7, #0
 8004732:	f000 80d9 	beq.w	80048e8 <_printf_i+0x1d4>
 8004736:	2f58      	cmp	r7, #88	; 0x58
 8004738:	f000 80a4 	beq.w	8004884 <_printf_i+0x170>
 800473c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004740:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004744:	e03a      	b.n	80047bc <_printf_i+0xa8>
 8004746:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800474a:	2b15      	cmp	r3, #21
 800474c:	d8f6      	bhi.n	800473c <_printf_i+0x28>
 800474e:	a101      	add	r1, pc, #4	; (adr r1, 8004754 <_printf_i+0x40>)
 8004750:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004754:	080047ad 	.word	0x080047ad
 8004758:	080047c1 	.word	0x080047c1
 800475c:	0800473d 	.word	0x0800473d
 8004760:	0800473d 	.word	0x0800473d
 8004764:	0800473d 	.word	0x0800473d
 8004768:	0800473d 	.word	0x0800473d
 800476c:	080047c1 	.word	0x080047c1
 8004770:	0800473d 	.word	0x0800473d
 8004774:	0800473d 	.word	0x0800473d
 8004778:	0800473d 	.word	0x0800473d
 800477c:	0800473d 	.word	0x0800473d
 8004780:	080048cf 	.word	0x080048cf
 8004784:	080047f1 	.word	0x080047f1
 8004788:	080048b1 	.word	0x080048b1
 800478c:	0800473d 	.word	0x0800473d
 8004790:	0800473d 	.word	0x0800473d
 8004794:	080048f1 	.word	0x080048f1
 8004798:	0800473d 	.word	0x0800473d
 800479c:	080047f1 	.word	0x080047f1
 80047a0:	0800473d 	.word	0x0800473d
 80047a4:	0800473d 	.word	0x0800473d
 80047a8:	080048b9 	.word	0x080048b9
 80047ac:	682b      	ldr	r3, [r5, #0]
 80047ae:	1d1a      	adds	r2, r3, #4
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	602a      	str	r2, [r5, #0]
 80047b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80047bc:	2301      	movs	r3, #1
 80047be:	e0a4      	b.n	800490a <_printf_i+0x1f6>
 80047c0:	6820      	ldr	r0, [r4, #0]
 80047c2:	6829      	ldr	r1, [r5, #0]
 80047c4:	0606      	lsls	r6, r0, #24
 80047c6:	f101 0304 	add.w	r3, r1, #4
 80047ca:	d50a      	bpl.n	80047e2 <_printf_i+0xce>
 80047cc:	680e      	ldr	r6, [r1, #0]
 80047ce:	602b      	str	r3, [r5, #0]
 80047d0:	2e00      	cmp	r6, #0
 80047d2:	da03      	bge.n	80047dc <_printf_i+0xc8>
 80047d4:	232d      	movs	r3, #45	; 0x2d
 80047d6:	4276      	negs	r6, r6
 80047d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047dc:	230a      	movs	r3, #10
 80047de:	485e      	ldr	r0, [pc, #376]	; (8004958 <_printf_i+0x244>)
 80047e0:	e019      	b.n	8004816 <_printf_i+0x102>
 80047e2:	680e      	ldr	r6, [r1, #0]
 80047e4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80047e8:	602b      	str	r3, [r5, #0]
 80047ea:	bf18      	it	ne
 80047ec:	b236      	sxthne	r6, r6
 80047ee:	e7ef      	b.n	80047d0 <_printf_i+0xbc>
 80047f0:	682b      	ldr	r3, [r5, #0]
 80047f2:	6820      	ldr	r0, [r4, #0]
 80047f4:	1d19      	adds	r1, r3, #4
 80047f6:	6029      	str	r1, [r5, #0]
 80047f8:	0601      	lsls	r1, r0, #24
 80047fa:	d501      	bpl.n	8004800 <_printf_i+0xec>
 80047fc:	681e      	ldr	r6, [r3, #0]
 80047fe:	e002      	b.n	8004806 <_printf_i+0xf2>
 8004800:	0646      	lsls	r6, r0, #25
 8004802:	d5fb      	bpl.n	80047fc <_printf_i+0xe8>
 8004804:	881e      	ldrh	r6, [r3, #0]
 8004806:	2f6f      	cmp	r7, #111	; 0x6f
 8004808:	bf0c      	ite	eq
 800480a:	2308      	moveq	r3, #8
 800480c:	230a      	movne	r3, #10
 800480e:	4852      	ldr	r0, [pc, #328]	; (8004958 <_printf_i+0x244>)
 8004810:	2100      	movs	r1, #0
 8004812:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004816:	6865      	ldr	r5, [r4, #4]
 8004818:	2d00      	cmp	r5, #0
 800481a:	bfa8      	it	ge
 800481c:	6821      	ldrge	r1, [r4, #0]
 800481e:	60a5      	str	r5, [r4, #8]
 8004820:	bfa4      	itt	ge
 8004822:	f021 0104 	bicge.w	r1, r1, #4
 8004826:	6021      	strge	r1, [r4, #0]
 8004828:	b90e      	cbnz	r6, 800482e <_printf_i+0x11a>
 800482a:	2d00      	cmp	r5, #0
 800482c:	d04d      	beq.n	80048ca <_printf_i+0x1b6>
 800482e:	4615      	mov	r5, r2
 8004830:	fbb6 f1f3 	udiv	r1, r6, r3
 8004834:	fb03 6711 	mls	r7, r3, r1, r6
 8004838:	5dc7      	ldrb	r7, [r0, r7]
 800483a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800483e:	4637      	mov	r7, r6
 8004840:	42bb      	cmp	r3, r7
 8004842:	460e      	mov	r6, r1
 8004844:	d9f4      	bls.n	8004830 <_printf_i+0x11c>
 8004846:	2b08      	cmp	r3, #8
 8004848:	d10b      	bne.n	8004862 <_printf_i+0x14e>
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	07de      	lsls	r6, r3, #31
 800484e:	d508      	bpl.n	8004862 <_printf_i+0x14e>
 8004850:	6923      	ldr	r3, [r4, #16]
 8004852:	6861      	ldr	r1, [r4, #4]
 8004854:	4299      	cmp	r1, r3
 8004856:	bfde      	ittt	le
 8004858:	2330      	movle	r3, #48	; 0x30
 800485a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800485e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004862:	1b52      	subs	r2, r2, r5
 8004864:	6122      	str	r2, [r4, #16]
 8004866:	464b      	mov	r3, r9
 8004868:	4621      	mov	r1, r4
 800486a:	4640      	mov	r0, r8
 800486c:	f8cd a000 	str.w	sl, [sp]
 8004870:	aa03      	add	r2, sp, #12
 8004872:	f7ff fedf 	bl	8004634 <_printf_common>
 8004876:	3001      	adds	r0, #1
 8004878:	d14c      	bne.n	8004914 <_printf_i+0x200>
 800487a:	f04f 30ff 	mov.w	r0, #4294967295
 800487e:	b004      	add	sp, #16
 8004880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004884:	4834      	ldr	r0, [pc, #208]	; (8004958 <_printf_i+0x244>)
 8004886:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800488a:	6829      	ldr	r1, [r5, #0]
 800488c:	6823      	ldr	r3, [r4, #0]
 800488e:	f851 6b04 	ldr.w	r6, [r1], #4
 8004892:	6029      	str	r1, [r5, #0]
 8004894:	061d      	lsls	r5, r3, #24
 8004896:	d514      	bpl.n	80048c2 <_printf_i+0x1ae>
 8004898:	07df      	lsls	r7, r3, #31
 800489a:	bf44      	itt	mi
 800489c:	f043 0320 	orrmi.w	r3, r3, #32
 80048a0:	6023      	strmi	r3, [r4, #0]
 80048a2:	b91e      	cbnz	r6, 80048ac <_printf_i+0x198>
 80048a4:	6823      	ldr	r3, [r4, #0]
 80048a6:	f023 0320 	bic.w	r3, r3, #32
 80048aa:	6023      	str	r3, [r4, #0]
 80048ac:	2310      	movs	r3, #16
 80048ae:	e7af      	b.n	8004810 <_printf_i+0xfc>
 80048b0:	6823      	ldr	r3, [r4, #0]
 80048b2:	f043 0320 	orr.w	r3, r3, #32
 80048b6:	6023      	str	r3, [r4, #0]
 80048b8:	2378      	movs	r3, #120	; 0x78
 80048ba:	4828      	ldr	r0, [pc, #160]	; (800495c <_printf_i+0x248>)
 80048bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80048c0:	e7e3      	b.n	800488a <_printf_i+0x176>
 80048c2:	0659      	lsls	r1, r3, #25
 80048c4:	bf48      	it	mi
 80048c6:	b2b6      	uxthmi	r6, r6
 80048c8:	e7e6      	b.n	8004898 <_printf_i+0x184>
 80048ca:	4615      	mov	r5, r2
 80048cc:	e7bb      	b.n	8004846 <_printf_i+0x132>
 80048ce:	682b      	ldr	r3, [r5, #0]
 80048d0:	6826      	ldr	r6, [r4, #0]
 80048d2:	1d18      	adds	r0, r3, #4
 80048d4:	6961      	ldr	r1, [r4, #20]
 80048d6:	6028      	str	r0, [r5, #0]
 80048d8:	0635      	lsls	r5, r6, #24
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	d501      	bpl.n	80048e2 <_printf_i+0x1ce>
 80048de:	6019      	str	r1, [r3, #0]
 80048e0:	e002      	b.n	80048e8 <_printf_i+0x1d4>
 80048e2:	0670      	lsls	r0, r6, #25
 80048e4:	d5fb      	bpl.n	80048de <_printf_i+0x1ca>
 80048e6:	8019      	strh	r1, [r3, #0]
 80048e8:	2300      	movs	r3, #0
 80048ea:	4615      	mov	r5, r2
 80048ec:	6123      	str	r3, [r4, #16]
 80048ee:	e7ba      	b.n	8004866 <_printf_i+0x152>
 80048f0:	682b      	ldr	r3, [r5, #0]
 80048f2:	2100      	movs	r1, #0
 80048f4:	1d1a      	adds	r2, r3, #4
 80048f6:	602a      	str	r2, [r5, #0]
 80048f8:	681d      	ldr	r5, [r3, #0]
 80048fa:	6862      	ldr	r2, [r4, #4]
 80048fc:	4628      	mov	r0, r5
 80048fe:	f001 fa21 	bl	8005d44 <memchr>
 8004902:	b108      	cbz	r0, 8004908 <_printf_i+0x1f4>
 8004904:	1b40      	subs	r0, r0, r5
 8004906:	6060      	str	r0, [r4, #4]
 8004908:	6863      	ldr	r3, [r4, #4]
 800490a:	6123      	str	r3, [r4, #16]
 800490c:	2300      	movs	r3, #0
 800490e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004912:	e7a8      	b.n	8004866 <_printf_i+0x152>
 8004914:	462a      	mov	r2, r5
 8004916:	4649      	mov	r1, r9
 8004918:	4640      	mov	r0, r8
 800491a:	6923      	ldr	r3, [r4, #16]
 800491c:	47d0      	blx	sl
 800491e:	3001      	adds	r0, #1
 8004920:	d0ab      	beq.n	800487a <_printf_i+0x166>
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	079b      	lsls	r3, r3, #30
 8004926:	d413      	bmi.n	8004950 <_printf_i+0x23c>
 8004928:	68e0      	ldr	r0, [r4, #12]
 800492a:	9b03      	ldr	r3, [sp, #12]
 800492c:	4298      	cmp	r0, r3
 800492e:	bfb8      	it	lt
 8004930:	4618      	movlt	r0, r3
 8004932:	e7a4      	b.n	800487e <_printf_i+0x16a>
 8004934:	2301      	movs	r3, #1
 8004936:	4632      	mov	r2, r6
 8004938:	4649      	mov	r1, r9
 800493a:	4640      	mov	r0, r8
 800493c:	47d0      	blx	sl
 800493e:	3001      	adds	r0, #1
 8004940:	d09b      	beq.n	800487a <_printf_i+0x166>
 8004942:	3501      	adds	r5, #1
 8004944:	68e3      	ldr	r3, [r4, #12]
 8004946:	9903      	ldr	r1, [sp, #12]
 8004948:	1a5b      	subs	r3, r3, r1
 800494a:	42ab      	cmp	r3, r5
 800494c:	dcf2      	bgt.n	8004934 <_printf_i+0x220>
 800494e:	e7eb      	b.n	8004928 <_printf_i+0x214>
 8004950:	2500      	movs	r5, #0
 8004952:	f104 0619 	add.w	r6, r4, #25
 8004956:	e7f5      	b.n	8004944 <_printf_i+0x230>
 8004958:	08006d3e 	.word	0x08006d3e
 800495c:	08006d4f 	.word	0x08006d4f

08004960 <iprintf>:
 8004960:	b40f      	push	{r0, r1, r2, r3}
 8004962:	4b0a      	ldr	r3, [pc, #40]	; (800498c <iprintf+0x2c>)
 8004964:	b513      	push	{r0, r1, r4, lr}
 8004966:	681c      	ldr	r4, [r3, #0]
 8004968:	b124      	cbz	r4, 8004974 <iprintf+0x14>
 800496a:	69a3      	ldr	r3, [r4, #24]
 800496c:	b913      	cbnz	r3, 8004974 <iprintf+0x14>
 800496e:	4620      	mov	r0, r4
 8004970:	f001 f8d6 	bl	8005b20 <__sinit>
 8004974:	ab05      	add	r3, sp, #20
 8004976:	4620      	mov	r0, r4
 8004978:	9a04      	ldr	r2, [sp, #16]
 800497a:	68a1      	ldr	r1, [r4, #8]
 800497c:	9301      	str	r3, [sp, #4]
 800497e:	f001 fe97 	bl	80066b0 <_vfiprintf_r>
 8004982:	b002      	add	sp, #8
 8004984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004988:	b004      	add	sp, #16
 800498a:	4770      	bx	lr
 800498c:	2000000c 	.word	0x2000000c

08004990 <_puts_r>:
 8004990:	b570      	push	{r4, r5, r6, lr}
 8004992:	460e      	mov	r6, r1
 8004994:	4605      	mov	r5, r0
 8004996:	b118      	cbz	r0, 80049a0 <_puts_r+0x10>
 8004998:	6983      	ldr	r3, [r0, #24]
 800499a:	b90b      	cbnz	r3, 80049a0 <_puts_r+0x10>
 800499c:	f001 f8c0 	bl	8005b20 <__sinit>
 80049a0:	69ab      	ldr	r3, [r5, #24]
 80049a2:	68ac      	ldr	r4, [r5, #8]
 80049a4:	b913      	cbnz	r3, 80049ac <_puts_r+0x1c>
 80049a6:	4628      	mov	r0, r5
 80049a8:	f001 f8ba 	bl	8005b20 <__sinit>
 80049ac:	4b2c      	ldr	r3, [pc, #176]	; (8004a60 <_puts_r+0xd0>)
 80049ae:	429c      	cmp	r4, r3
 80049b0:	d120      	bne.n	80049f4 <_puts_r+0x64>
 80049b2:	686c      	ldr	r4, [r5, #4]
 80049b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049b6:	07db      	lsls	r3, r3, #31
 80049b8:	d405      	bmi.n	80049c6 <_puts_r+0x36>
 80049ba:	89a3      	ldrh	r3, [r4, #12]
 80049bc:	0598      	lsls	r0, r3, #22
 80049be:	d402      	bmi.n	80049c6 <_puts_r+0x36>
 80049c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049c2:	f001 f950 	bl	8005c66 <__retarget_lock_acquire_recursive>
 80049c6:	89a3      	ldrh	r3, [r4, #12]
 80049c8:	0719      	lsls	r1, r3, #28
 80049ca:	d51d      	bpl.n	8004a08 <_puts_r+0x78>
 80049cc:	6923      	ldr	r3, [r4, #16]
 80049ce:	b1db      	cbz	r3, 8004a08 <_puts_r+0x78>
 80049d0:	3e01      	subs	r6, #1
 80049d2:	68a3      	ldr	r3, [r4, #8]
 80049d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80049d8:	3b01      	subs	r3, #1
 80049da:	60a3      	str	r3, [r4, #8]
 80049dc:	bb39      	cbnz	r1, 8004a2e <_puts_r+0x9e>
 80049de:	2b00      	cmp	r3, #0
 80049e0:	da38      	bge.n	8004a54 <_puts_r+0xc4>
 80049e2:	4622      	mov	r2, r4
 80049e4:	210a      	movs	r1, #10
 80049e6:	4628      	mov	r0, r5
 80049e8:	f000 f848 	bl	8004a7c <__swbuf_r>
 80049ec:	3001      	adds	r0, #1
 80049ee:	d011      	beq.n	8004a14 <_puts_r+0x84>
 80049f0:	250a      	movs	r5, #10
 80049f2:	e011      	b.n	8004a18 <_puts_r+0x88>
 80049f4:	4b1b      	ldr	r3, [pc, #108]	; (8004a64 <_puts_r+0xd4>)
 80049f6:	429c      	cmp	r4, r3
 80049f8:	d101      	bne.n	80049fe <_puts_r+0x6e>
 80049fa:	68ac      	ldr	r4, [r5, #8]
 80049fc:	e7da      	b.n	80049b4 <_puts_r+0x24>
 80049fe:	4b1a      	ldr	r3, [pc, #104]	; (8004a68 <_puts_r+0xd8>)
 8004a00:	429c      	cmp	r4, r3
 8004a02:	bf08      	it	eq
 8004a04:	68ec      	ldreq	r4, [r5, #12]
 8004a06:	e7d5      	b.n	80049b4 <_puts_r+0x24>
 8004a08:	4621      	mov	r1, r4
 8004a0a:	4628      	mov	r0, r5
 8004a0c:	f000 f888 	bl	8004b20 <__swsetup_r>
 8004a10:	2800      	cmp	r0, #0
 8004a12:	d0dd      	beq.n	80049d0 <_puts_r+0x40>
 8004a14:	f04f 35ff 	mov.w	r5, #4294967295
 8004a18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a1a:	07da      	lsls	r2, r3, #31
 8004a1c:	d405      	bmi.n	8004a2a <_puts_r+0x9a>
 8004a1e:	89a3      	ldrh	r3, [r4, #12]
 8004a20:	059b      	lsls	r3, r3, #22
 8004a22:	d402      	bmi.n	8004a2a <_puts_r+0x9a>
 8004a24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a26:	f001 f91f 	bl	8005c68 <__retarget_lock_release_recursive>
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	bd70      	pop	{r4, r5, r6, pc}
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	da04      	bge.n	8004a3c <_puts_r+0xac>
 8004a32:	69a2      	ldr	r2, [r4, #24]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	dc06      	bgt.n	8004a46 <_puts_r+0xb6>
 8004a38:	290a      	cmp	r1, #10
 8004a3a:	d004      	beq.n	8004a46 <_puts_r+0xb6>
 8004a3c:	6823      	ldr	r3, [r4, #0]
 8004a3e:	1c5a      	adds	r2, r3, #1
 8004a40:	6022      	str	r2, [r4, #0]
 8004a42:	7019      	strb	r1, [r3, #0]
 8004a44:	e7c5      	b.n	80049d2 <_puts_r+0x42>
 8004a46:	4622      	mov	r2, r4
 8004a48:	4628      	mov	r0, r5
 8004a4a:	f000 f817 	bl	8004a7c <__swbuf_r>
 8004a4e:	3001      	adds	r0, #1
 8004a50:	d1bf      	bne.n	80049d2 <_puts_r+0x42>
 8004a52:	e7df      	b.n	8004a14 <_puts_r+0x84>
 8004a54:	250a      	movs	r5, #10
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	6022      	str	r2, [r4, #0]
 8004a5c:	701d      	strb	r5, [r3, #0]
 8004a5e:	e7db      	b.n	8004a18 <_puts_r+0x88>
 8004a60:	08006e10 	.word	0x08006e10
 8004a64:	08006e30 	.word	0x08006e30
 8004a68:	08006df0 	.word	0x08006df0

08004a6c <puts>:
 8004a6c:	4b02      	ldr	r3, [pc, #8]	; (8004a78 <puts+0xc>)
 8004a6e:	4601      	mov	r1, r0
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	f7ff bf8d 	b.w	8004990 <_puts_r>
 8004a76:	bf00      	nop
 8004a78:	2000000c 	.word	0x2000000c

08004a7c <__swbuf_r>:
 8004a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a7e:	460e      	mov	r6, r1
 8004a80:	4614      	mov	r4, r2
 8004a82:	4605      	mov	r5, r0
 8004a84:	b118      	cbz	r0, 8004a8e <__swbuf_r+0x12>
 8004a86:	6983      	ldr	r3, [r0, #24]
 8004a88:	b90b      	cbnz	r3, 8004a8e <__swbuf_r+0x12>
 8004a8a:	f001 f849 	bl	8005b20 <__sinit>
 8004a8e:	4b21      	ldr	r3, [pc, #132]	; (8004b14 <__swbuf_r+0x98>)
 8004a90:	429c      	cmp	r4, r3
 8004a92:	d12b      	bne.n	8004aec <__swbuf_r+0x70>
 8004a94:	686c      	ldr	r4, [r5, #4]
 8004a96:	69a3      	ldr	r3, [r4, #24]
 8004a98:	60a3      	str	r3, [r4, #8]
 8004a9a:	89a3      	ldrh	r3, [r4, #12]
 8004a9c:	071a      	lsls	r2, r3, #28
 8004a9e:	d52f      	bpl.n	8004b00 <__swbuf_r+0x84>
 8004aa0:	6923      	ldr	r3, [r4, #16]
 8004aa2:	b36b      	cbz	r3, 8004b00 <__swbuf_r+0x84>
 8004aa4:	6923      	ldr	r3, [r4, #16]
 8004aa6:	6820      	ldr	r0, [r4, #0]
 8004aa8:	b2f6      	uxtb	r6, r6
 8004aaa:	1ac0      	subs	r0, r0, r3
 8004aac:	6963      	ldr	r3, [r4, #20]
 8004aae:	4637      	mov	r7, r6
 8004ab0:	4283      	cmp	r3, r0
 8004ab2:	dc04      	bgt.n	8004abe <__swbuf_r+0x42>
 8004ab4:	4621      	mov	r1, r4
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	f000 ff9e 	bl	80059f8 <_fflush_r>
 8004abc:	bb30      	cbnz	r0, 8004b0c <__swbuf_r+0x90>
 8004abe:	68a3      	ldr	r3, [r4, #8]
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	60a3      	str	r3, [r4, #8]
 8004ac6:	6823      	ldr	r3, [r4, #0]
 8004ac8:	1c5a      	adds	r2, r3, #1
 8004aca:	6022      	str	r2, [r4, #0]
 8004acc:	701e      	strb	r6, [r3, #0]
 8004ace:	6963      	ldr	r3, [r4, #20]
 8004ad0:	4283      	cmp	r3, r0
 8004ad2:	d004      	beq.n	8004ade <__swbuf_r+0x62>
 8004ad4:	89a3      	ldrh	r3, [r4, #12]
 8004ad6:	07db      	lsls	r3, r3, #31
 8004ad8:	d506      	bpl.n	8004ae8 <__swbuf_r+0x6c>
 8004ada:	2e0a      	cmp	r6, #10
 8004adc:	d104      	bne.n	8004ae8 <__swbuf_r+0x6c>
 8004ade:	4621      	mov	r1, r4
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	f000 ff89 	bl	80059f8 <_fflush_r>
 8004ae6:	b988      	cbnz	r0, 8004b0c <__swbuf_r+0x90>
 8004ae8:	4638      	mov	r0, r7
 8004aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004aec:	4b0a      	ldr	r3, [pc, #40]	; (8004b18 <__swbuf_r+0x9c>)
 8004aee:	429c      	cmp	r4, r3
 8004af0:	d101      	bne.n	8004af6 <__swbuf_r+0x7a>
 8004af2:	68ac      	ldr	r4, [r5, #8]
 8004af4:	e7cf      	b.n	8004a96 <__swbuf_r+0x1a>
 8004af6:	4b09      	ldr	r3, [pc, #36]	; (8004b1c <__swbuf_r+0xa0>)
 8004af8:	429c      	cmp	r4, r3
 8004afa:	bf08      	it	eq
 8004afc:	68ec      	ldreq	r4, [r5, #12]
 8004afe:	e7ca      	b.n	8004a96 <__swbuf_r+0x1a>
 8004b00:	4621      	mov	r1, r4
 8004b02:	4628      	mov	r0, r5
 8004b04:	f000 f80c 	bl	8004b20 <__swsetup_r>
 8004b08:	2800      	cmp	r0, #0
 8004b0a:	d0cb      	beq.n	8004aa4 <__swbuf_r+0x28>
 8004b0c:	f04f 37ff 	mov.w	r7, #4294967295
 8004b10:	e7ea      	b.n	8004ae8 <__swbuf_r+0x6c>
 8004b12:	bf00      	nop
 8004b14:	08006e10 	.word	0x08006e10
 8004b18:	08006e30 	.word	0x08006e30
 8004b1c:	08006df0 	.word	0x08006df0

08004b20 <__swsetup_r>:
 8004b20:	4b32      	ldr	r3, [pc, #200]	; (8004bec <__swsetup_r+0xcc>)
 8004b22:	b570      	push	{r4, r5, r6, lr}
 8004b24:	681d      	ldr	r5, [r3, #0]
 8004b26:	4606      	mov	r6, r0
 8004b28:	460c      	mov	r4, r1
 8004b2a:	b125      	cbz	r5, 8004b36 <__swsetup_r+0x16>
 8004b2c:	69ab      	ldr	r3, [r5, #24]
 8004b2e:	b913      	cbnz	r3, 8004b36 <__swsetup_r+0x16>
 8004b30:	4628      	mov	r0, r5
 8004b32:	f000 fff5 	bl	8005b20 <__sinit>
 8004b36:	4b2e      	ldr	r3, [pc, #184]	; (8004bf0 <__swsetup_r+0xd0>)
 8004b38:	429c      	cmp	r4, r3
 8004b3a:	d10f      	bne.n	8004b5c <__swsetup_r+0x3c>
 8004b3c:	686c      	ldr	r4, [r5, #4]
 8004b3e:	89a3      	ldrh	r3, [r4, #12]
 8004b40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b44:	0719      	lsls	r1, r3, #28
 8004b46:	d42c      	bmi.n	8004ba2 <__swsetup_r+0x82>
 8004b48:	06dd      	lsls	r5, r3, #27
 8004b4a:	d411      	bmi.n	8004b70 <__swsetup_r+0x50>
 8004b4c:	2309      	movs	r3, #9
 8004b4e:	6033      	str	r3, [r6, #0]
 8004b50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b54:	f04f 30ff 	mov.w	r0, #4294967295
 8004b58:	81a3      	strh	r3, [r4, #12]
 8004b5a:	e03e      	b.n	8004bda <__swsetup_r+0xba>
 8004b5c:	4b25      	ldr	r3, [pc, #148]	; (8004bf4 <__swsetup_r+0xd4>)
 8004b5e:	429c      	cmp	r4, r3
 8004b60:	d101      	bne.n	8004b66 <__swsetup_r+0x46>
 8004b62:	68ac      	ldr	r4, [r5, #8]
 8004b64:	e7eb      	b.n	8004b3e <__swsetup_r+0x1e>
 8004b66:	4b24      	ldr	r3, [pc, #144]	; (8004bf8 <__swsetup_r+0xd8>)
 8004b68:	429c      	cmp	r4, r3
 8004b6a:	bf08      	it	eq
 8004b6c:	68ec      	ldreq	r4, [r5, #12]
 8004b6e:	e7e6      	b.n	8004b3e <__swsetup_r+0x1e>
 8004b70:	0758      	lsls	r0, r3, #29
 8004b72:	d512      	bpl.n	8004b9a <__swsetup_r+0x7a>
 8004b74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b76:	b141      	cbz	r1, 8004b8a <__swsetup_r+0x6a>
 8004b78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b7c:	4299      	cmp	r1, r3
 8004b7e:	d002      	beq.n	8004b86 <__swsetup_r+0x66>
 8004b80:	4630      	mov	r0, r6
 8004b82:	f001 fc91 	bl	80064a8 <_free_r>
 8004b86:	2300      	movs	r3, #0
 8004b88:	6363      	str	r3, [r4, #52]	; 0x34
 8004b8a:	89a3      	ldrh	r3, [r4, #12]
 8004b8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004b90:	81a3      	strh	r3, [r4, #12]
 8004b92:	2300      	movs	r3, #0
 8004b94:	6063      	str	r3, [r4, #4]
 8004b96:	6923      	ldr	r3, [r4, #16]
 8004b98:	6023      	str	r3, [r4, #0]
 8004b9a:	89a3      	ldrh	r3, [r4, #12]
 8004b9c:	f043 0308 	orr.w	r3, r3, #8
 8004ba0:	81a3      	strh	r3, [r4, #12]
 8004ba2:	6923      	ldr	r3, [r4, #16]
 8004ba4:	b94b      	cbnz	r3, 8004bba <__swsetup_r+0x9a>
 8004ba6:	89a3      	ldrh	r3, [r4, #12]
 8004ba8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004bac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bb0:	d003      	beq.n	8004bba <__swsetup_r+0x9a>
 8004bb2:	4621      	mov	r1, r4
 8004bb4:	4630      	mov	r0, r6
 8004bb6:	f001 f87d 	bl	8005cb4 <__smakebuf_r>
 8004bba:	89a0      	ldrh	r0, [r4, #12]
 8004bbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004bc0:	f010 0301 	ands.w	r3, r0, #1
 8004bc4:	d00a      	beq.n	8004bdc <__swsetup_r+0xbc>
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60a3      	str	r3, [r4, #8]
 8004bca:	6963      	ldr	r3, [r4, #20]
 8004bcc:	425b      	negs	r3, r3
 8004bce:	61a3      	str	r3, [r4, #24]
 8004bd0:	6923      	ldr	r3, [r4, #16]
 8004bd2:	b943      	cbnz	r3, 8004be6 <__swsetup_r+0xc6>
 8004bd4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004bd8:	d1ba      	bne.n	8004b50 <__swsetup_r+0x30>
 8004bda:	bd70      	pop	{r4, r5, r6, pc}
 8004bdc:	0781      	lsls	r1, r0, #30
 8004bde:	bf58      	it	pl
 8004be0:	6963      	ldrpl	r3, [r4, #20]
 8004be2:	60a3      	str	r3, [r4, #8]
 8004be4:	e7f4      	b.n	8004bd0 <__swsetup_r+0xb0>
 8004be6:	2000      	movs	r0, #0
 8004be8:	e7f7      	b.n	8004bda <__swsetup_r+0xba>
 8004bea:	bf00      	nop
 8004bec:	2000000c 	.word	0x2000000c
 8004bf0:	08006e10 	.word	0x08006e10
 8004bf4:	08006e30 	.word	0x08006e30
 8004bf8:	08006df0 	.word	0x08006df0

08004bfc <quorem>:
 8004bfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c00:	6903      	ldr	r3, [r0, #16]
 8004c02:	690c      	ldr	r4, [r1, #16]
 8004c04:	4607      	mov	r7, r0
 8004c06:	42a3      	cmp	r3, r4
 8004c08:	f2c0 8082 	blt.w	8004d10 <quorem+0x114>
 8004c0c:	3c01      	subs	r4, #1
 8004c0e:	f100 0514 	add.w	r5, r0, #20
 8004c12:	f101 0814 	add.w	r8, r1, #20
 8004c16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c1a:	9301      	str	r3, [sp, #4]
 8004c1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c24:	3301      	adds	r3, #1
 8004c26:	429a      	cmp	r2, r3
 8004c28:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c2c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004c30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c34:	d331      	bcc.n	8004c9a <quorem+0x9e>
 8004c36:	f04f 0e00 	mov.w	lr, #0
 8004c3a:	4640      	mov	r0, r8
 8004c3c:	46ac      	mov	ip, r5
 8004c3e:	46f2      	mov	sl, lr
 8004c40:	f850 2b04 	ldr.w	r2, [r0], #4
 8004c44:	b293      	uxth	r3, r2
 8004c46:	fb06 e303 	mla	r3, r6, r3, lr
 8004c4a:	0c12      	lsrs	r2, r2, #16
 8004c4c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	fb06 e202 	mla	r2, r6, r2, lr
 8004c56:	ebaa 0303 	sub.w	r3, sl, r3
 8004c5a:	f8dc a000 	ldr.w	sl, [ip]
 8004c5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c62:	fa1f fa8a 	uxth.w	sl, sl
 8004c66:	4453      	add	r3, sl
 8004c68:	f8dc a000 	ldr.w	sl, [ip]
 8004c6c:	b292      	uxth	r2, r2
 8004c6e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004c72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c7c:	4581      	cmp	r9, r0
 8004c7e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004c82:	f84c 3b04 	str.w	r3, [ip], #4
 8004c86:	d2db      	bcs.n	8004c40 <quorem+0x44>
 8004c88:	f855 300b 	ldr.w	r3, [r5, fp]
 8004c8c:	b92b      	cbnz	r3, 8004c9a <quorem+0x9e>
 8004c8e:	9b01      	ldr	r3, [sp, #4]
 8004c90:	3b04      	subs	r3, #4
 8004c92:	429d      	cmp	r5, r3
 8004c94:	461a      	mov	r2, r3
 8004c96:	d32f      	bcc.n	8004cf8 <quorem+0xfc>
 8004c98:	613c      	str	r4, [r7, #16]
 8004c9a:	4638      	mov	r0, r7
 8004c9c:	f001 faec 	bl	8006278 <__mcmp>
 8004ca0:	2800      	cmp	r0, #0
 8004ca2:	db25      	blt.n	8004cf0 <quorem+0xf4>
 8004ca4:	4628      	mov	r0, r5
 8004ca6:	f04f 0c00 	mov.w	ip, #0
 8004caa:	3601      	adds	r6, #1
 8004cac:	f858 1b04 	ldr.w	r1, [r8], #4
 8004cb0:	f8d0 e000 	ldr.w	lr, [r0]
 8004cb4:	b28b      	uxth	r3, r1
 8004cb6:	ebac 0303 	sub.w	r3, ip, r3
 8004cba:	fa1f f28e 	uxth.w	r2, lr
 8004cbe:	4413      	add	r3, r2
 8004cc0:	0c0a      	lsrs	r2, r1, #16
 8004cc2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004cc6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cd0:	45c1      	cmp	r9, r8
 8004cd2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004cd6:	f840 3b04 	str.w	r3, [r0], #4
 8004cda:	d2e7      	bcs.n	8004cac <quorem+0xb0>
 8004cdc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ce0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ce4:	b922      	cbnz	r2, 8004cf0 <quorem+0xf4>
 8004ce6:	3b04      	subs	r3, #4
 8004ce8:	429d      	cmp	r5, r3
 8004cea:	461a      	mov	r2, r3
 8004cec:	d30a      	bcc.n	8004d04 <quorem+0x108>
 8004cee:	613c      	str	r4, [r7, #16]
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	b003      	add	sp, #12
 8004cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf8:	6812      	ldr	r2, [r2, #0]
 8004cfa:	3b04      	subs	r3, #4
 8004cfc:	2a00      	cmp	r2, #0
 8004cfe:	d1cb      	bne.n	8004c98 <quorem+0x9c>
 8004d00:	3c01      	subs	r4, #1
 8004d02:	e7c6      	b.n	8004c92 <quorem+0x96>
 8004d04:	6812      	ldr	r2, [r2, #0]
 8004d06:	3b04      	subs	r3, #4
 8004d08:	2a00      	cmp	r2, #0
 8004d0a:	d1f0      	bne.n	8004cee <quorem+0xf2>
 8004d0c:	3c01      	subs	r4, #1
 8004d0e:	e7eb      	b.n	8004ce8 <quorem+0xec>
 8004d10:	2000      	movs	r0, #0
 8004d12:	e7ee      	b.n	8004cf2 <quorem+0xf6>
 8004d14:	0000      	movs	r0, r0
	...

08004d18 <_dtoa_r>:
 8004d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d1c:	4616      	mov	r6, r2
 8004d1e:	461f      	mov	r7, r3
 8004d20:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004d22:	b099      	sub	sp, #100	; 0x64
 8004d24:	4605      	mov	r5, r0
 8004d26:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004d2a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004d2e:	b974      	cbnz	r4, 8004d4e <_dtoa_r+0x36>
 8004d30:	2010      	movs	r0, #16
 8004d32:	f000 ffff 	bl	8005d34 <malloc>
 8004d36:	4602      	mov	r2, r0
 8004d38:	6268      	str	r0, [r5, #36]	; 0x24
 8004d3a:	b920      	cbnz	r0, 8004d46 <_dtoa_r+0x2e>
 8004d3c:	21ea      	movs	r1, #234	; 0xea
 8004d3e:	4ba8      	ldr	r3, [pc, #672]	; (8004fe0 <_dtoa_r+0x2c8>)
 8004d40:	48a8      	ldr	r0, [pc, #672]	; (8004fe4 <_dtoa_r+0x2cc>)
 8004d42:	f001 fe4b 	bl	80069dc <__assert_func>
 8004d46:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004d4a:	6004      	str	r4, [r0, #0]
 8004d4c:	60c4      	str	r4, [r0, #12]
 8004d4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004d50:	6819      	ldr	r1, [r3, #0]
 8004d52:	b151      	cbz	r1, 8004d6a <_dtoa_r+0x52>
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	2301      	movs	r3, #1
 8004d58:	4093      	lsls	r3, r2
 8004d5a:	604a      	str	r2, [r1, #4]
 8004d5c:	608b      	str	r3, [r1, #8]
 8004d5e:	4628      	mov	r0, r5
 8004d60:	f001 f84c 	bl	8005dfc <_Bfree>
 8004d64:	2200      	movs	r2, #0
 8004d66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004d68:	601a      	str	r2, [r3, #0]
 8004d6a:	1e3b      	subs	r3, r7, #0
 8004d6c:	bfaf      	iteee	ge
 8004d6e:	2300      	movge	r3, #0
 8004d70:	2201      	movlt	r2, #1
 8004d72:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004d76:	9305      	strlt	r3, [sp, #20]
 8004d78:	bfa8      	it	ge
 8004d7a:	f8c8 3000 	strge.w	r3, [r8]
 8004d7e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004d82:	4b99      	ldr	r3, [pc, #612]	; (8004fe8 <_dtoa_r+0x2d0>)
 8004d84:	bfb8      	it	lt
 8004d86:	f8c8 2000 	strlt.w	r2, [r8]
 8004d8a:	ea33 0309 	bics.w	r3, r3, r9
 8004d8e:	d119      	bne.n	8004dc4 <_dtoa_r+0xac>
 8004d90:	f242 730f 	movw	r3, #9999	; 0x270f
 8004d94:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004d96:	6013      	str	r3, [r2, #0]
 8004d98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004d9c:	4333      	orrs	r3, r6
 8004d9e:	f000 857f 	beq.w	80058a0 <_dtoa_r+0xb88>
 8004da2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004da4:	b953      	cbnz	r3, 8004dbc <_dtoa_r+0xa4>
 8004da6:	4b91      	ldr	r3, [pc, #580]	; (8004fec <_dtoa_r+0x2d4>)
 8004da8:	e022      	b.n	8004df0 <_dtoa_r+0xd8>
 8004daa:	4b91      	ldr	r3, [pc, #580]	; (8004ff0 <_dtoa_r+0x2d8>)
 8004dac:	9303      	str	r3, [sp, #12]
 8004dae:	3308      	adds	r3, #8
 8004db0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004db2:	6013      	str	r3, [r2, #0]
 8004db4:	9803      	ldr	r0, [sp, #12]
 8004db6:	b019      	add	sp, #100	; 0x64
 8004db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dbc:	4b8b      	ldr	r3, [pc, #556]	; (8004fec <_dtoa_r+0x2d4>)
 8004dbe:	9303      	str	r3, [sp, #12]
 8004dc0:	3303      	adds	r3, #3
 8004dc2:	e7f5      	b.n	8004db0 <_dtoa_r+0x98>
 8004dc4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004dc8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004dcc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	f7fb fde8 	bl	80009a8 <__aeabi_dcmpeq>
 8004dd8:	4680      	mov	r8, r0
 8004dda:	b158      	cbz	r0, 8004df4 <_dtoa_r+0xdc>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f000 8558 	beq.w	800589a <_dtoa_r+0xb82>
 8004dea:	4882      	ldr	r0, [pc, #520]	; (8004ff4 <_dtoa_r+0x2dc>)
 8004dec:	6018      	str	r0, [r3, #0]
 8004dee:	1e43      	subs	r3, r0, #1
 8004df0:	9303      	str	r3, [sp, #12]
 8004df2:	e7df      	b.n	8004db4 <_dtoa_r+0x9c>
 8004df4:	ab16      	add	r3, sp, #88	; 0x58
 8004df6:	9301      	str	r3, [sp, #4]
 8004df8:	ab17      	add	r3, sp, #92	; 0x5c
 8004dfa:	9300      	str	r3, [sp, #0]
 8004dfc:	4628      	mov	r0, r5
 8004dfe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004e02:	f001 fae1 	bl	80063c8 <__d2b>
 8004e06:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004e0a:	4683      	mov	fp, r0
 8004e0c:	2c00      	cmp	r4, #0
 8004e0e:	d07f      	beq.n	8004f10 <_dtoa_r+0x1f8>
 8004e10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e16:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004e1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e1e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004e22:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004e26:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	4b72      	ldr	r3, [pc, #456]	; (8004ff8 <_dtoa_r+0x2e0>)
 8004e2e:	f7fb f99b 	bl	8000168 <__aeabi_dsub>
 8004e32:	a365      	add	r3, pc, #404	; (adr r3, 8004fc8 <_dtoa_r+0x2b0>)
 8004e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e38:	f7fb fb4e 	bl	80004d8 <__aeabi_dmul>
 8004e3c:	a364      	add	r3, pc, #400	; (adr r3, 8004fd0 <_dtoa_r+0x2b8>)
 8004e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e42:	f7fb f993 	bl	800016c <__adddf3>
 8004e46:	4606      	mov	r6, r0
 8004e48:	4620      	mov	r0, r4
 8004e4a:	460f      	mov	r7, r1
 8004e4c:	f7fb fada 	bl	8000404 <__aeabi_i2d>
 8004e50:	a361      	add	r3, pc, #388	; (adr r3, 8004fd8 <_dtoa_r+0x2c0>)
 8004e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e56:	f7fb fb3f 	bl	80004d8 <__aeabi_dmul>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	4630      	mov	r0, r6
 8004e60:	4639      	mov	r1, r7
 8004e62:	f7fb f983 	bl	800016c <__adddf3>
 8004e66:	4606      	mov	r6, r0
 8004e68:	460f      	mov	r7, r1
 8004e6a:	f7fb fde5 	bl	8000a38 <__aeabi_d2iz>
 8004e6e:	2200      	movs	r2, #0
 8004e70:	4682      	mov	sl, r0
 8004e72:	2300      	movs	r3, #0
 8004e74:	4630      	mov	r0, r6
 8004e76:	4639      	mov	r1, r7
 8004e78:	f7fb fda0 	bl	80009bc <__aeabi_dcmplt>
 8004e7c:	b148      	cbz	r0, 8004e92 <_dtoa_r+0x17a>
 8004e7e:	4650      	mov	r0, sl
 8004e80:	f7fb fac0 	bl	8000404 <__aeabi_i2d>
 8004e84:	4632      	mov	r2, r6
 8004e86:	463b      	mov	r3, r7
 8004e88:	f7fb fd8e 	bl	80009a8 <__aeabi_dcmpeq>
 8004e8c:	b908      	cbnz	r0, 8004e92 <_dtoa_r+0x17a>
 8004e8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e92:	f1ba 0f16 	cmp.w	sl, #22
 8004e96:	d858      	bhi.n	8004f4a <_dtoa_r+0x232>
 8004e98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e9c:	4b57      	ldr	r3, [pc, #348]	; (8004ffc <_dtoa_r+0x2e4>)
 8004e9e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea6:	f7fb fd89 	bl	80009bc <__aeabi_dcmplt>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	d04f      	beq.n	8004f4e <_dtoa_r+0x236>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004eb4:	930f      	str	r3, [sp, #60]	; 0x3c
 8004eb6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004eb8:	1b1c      	subs	r4, r3, r4
 8004eba:	1e63      	subs	r3, r4, #1
 8004ebc:	9309      	str	r3, [sp, #36]	; 0x24
 8004ebe:	bf49      	itett	mi
 8004ec0:	f1c4 0301 	rsbmi	r3, r4, #1
 8004ec4:	2300      	movpl	r3, #0
 8004ec6:	9306      	strmi	r3, [sp, #24]
 8004ec8:	2300      	movmi	r3, #0
 8004eca:	bf54      	ite	pl
 8004ecc:	9306      	strpl	r3, [sp, #24]
 8004ece:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004ed0:	f1ba 0f00 	cmp.w	sl, #0
 8004ed4:	db3d      	blt.n	8004f52 <_dtoa_r+0x23a>
 8004ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ed8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004edc:	4453      	add	r3, sl
 8004ede:	9309      	str	r3, [sp, #36]	; 0x24
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ee4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ee6:	2b09      	cmp	r3, #9
 8004ee8:	f200 808c 	bhi.w	8005004 <_dtoa_r+0x2ec>
 8004eec:	2b05      	cmp	r3, #5
 8004eee:	bfc4      	itt	gt
 8004ef0:	3b04      	subgt	r3, #4
 8004ef2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004ef4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ef6:	bfc8      	it	gt
 8004ef8:	2400      	movgt	r4, #0
 8004efa:	f1a3 0302 	sub.w	r3, r3, #2
 8004efe:	bfd8      	it	le
 8004f00:	2401      	movle	r4, #1
 8004f02:	2b03      	cmp	r3, #3
 8004f04:	f200 808a 	bhi.w	800501c <_dtoa_r+0x304>
 8004f08:	e8df f003 	tbb	[pc, r3]
 8004f0c:	5b4d4f2d 	.word	0x5b4d4f2d
 8004f10:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004f14:	441c      	add	r4, r3
 8004f16:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	bfc3      	ittte	gt
 8004f1e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004f22:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004f26:	fa09 f303 	lslgt.w	r3, r9, r3
 8004f2a:	f1c3 0320 	rsble	r3, r3, #32
 8004f2e:	bfc6      	itte	gt
 8004f30:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004f34:	4318      	orrgt	r0, r3
 8004f36:	fa06 f003 	lslle.w	r0, r6, r3
 8004f3a:	f7fb fa53 	bl	80003e4 <__aeabi_ui2d>
 8004f3e:	2301      	movs	r3, #1
 8004f40:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004f44:	3c01      	subs	r4, #1
 8004f46:	9313      	str	r3, [sp, #76]	; 0x4c
 8004f48:	e76f      	b.n	8004e2a <_dtoa_r+0x112>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e7b2      	b.n	8004eb4 <_dtoa_r+0x19c>
 8004f4e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004f50:	e7b1      	b.n	8004eb6 <_dtoa_r+0x19e>
 8004f52:	9b06      	ldr	r3, [sp, #24]
 8004f54:	eba3 030a 	sub.w	r3, r3, sl
 8004f58:	9306      	str	r3, [sp, #24]
 8004f5a:	f1ca 0300 	rsb	r3, sl, #0
 8004f5e:	930a      	str	r3, [sp, #40]	; 0x28
 8004f60:	2300      	movs	r3, #0
 8004f62:	930e      	str	r3, [sp, #56]	; 0x38
 8004f64:	e7be      	b.n	8004ee4 <_dtoa_r+0x1cc>
 8004f66:	2300      	movs	r3, #0
 8004f68:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f6a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	dc58      	bgt.n	8005022 <_dtoa_r+0x30a>
 8004f70:	f04f 0901 	mov.w	r9, #1
 8004f74:	464b      	mov	r3, r9
 8004f76:	f8cd 9020 	str.w	r9, [sp, #32]
 8004f7a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004f7e:	2200      	movs	r2, #0
 8004f80:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004f82:	6042      	str	r2, [r0, #4]
 8004f84:	2204      	movs	r2, #4
 8004f86:	f102 0614 	add.w	r6, r2, #20
 8004f8a:	429e      	cmp	r6, r3
 8004f8c:	6841      	ldr	r1, [r0, #4]
 8004f8e:	d94e      	bls.n	800502e <_dtoa_r+0x316>
 8004f90:	4628      	mov	r0, r5
 8004f92:	f000 fef3 	bl	8005d7c <_Balloc>
 8004f96:	9003      	str	r0, [sp, #12]
 8004f98:	2800      	cmp	r0, #0
 8004f9a:	d14c      	bne.n	8005036 <_dtoa_r+0x31e>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004fa2:	4b17      	ldr	r3, [pc, #92]	; (8005000 <_dtoa_r+0x2e8>)
 8004fa4:	e6cc      	b.n	8004d40 <_dtoa_r+0x28>
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e7de      	b.n	8004f68 <_dtoa_r+0x250>
 8004faa:	2300      	movs	r3, #0
 8004fac:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fb0:	eb0a 0903 	add.w	r9, sl, r3
 8004fb4:	f109 0301 	add.w	r3, r9, #1
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	9308      	str	r3, [sp, #32]
 8004fbc:	bfb8      	it	lt
 8004fbe:	2301      	movlt	r3, #1
 8004fc0:	e7dd      	b.n	8004f7e <_dtoa_r+0x266>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e7f2      	b.n	8004fac <_dtoa_r+0x294>
 8004fc6:	bf00      	nop
 8004fc8:	636f4361 	.word	0x636f4361
 8004fcc:	3fd287a7 	.word	0x3fd287a7
 8004fd0:	8b60c8b3 	.word	0x8b60c8b3
 8004fd4:	3fc68a28 	.word	0x3fc68a28
 8004fd8:	509f79fb 	.word	0x509f79fb
 8004fdc:	3fd34413 	.word	0x3fd34413
 8004fe0:	08006d6d 	.word	0x08006d6d
 8004fe4:	08006d84 	.word	0x08006d84
 8004fe8:	7ff00000 	.word	0x7ff00000
 8004fec:	08006d69 	.word	0x08006d69
 8004ff0:	08006d60 	.word	0x08006d60
 8004ff4:	08006d3d 	.word	0x08006d3d
 8004ff8:	3ff80000 	.word	0x3ff80000
 8004ffc:	08006ed8 	.word	0x08006ed8
 8005000:	08006ddf 	.word	0x08006ddf
 8005004:	2401      	movs	r4, #1
 8005006:	2300      	movs	r3, #0
 8005008:	940b      	str	r4, [sp, #44]	; 0x2c
 800500a:	9322      	str	r3, [sp, #136]	; 0x88
 800500c:	f04f 39ff 	mov.w	r9, #4294967295
 8005010:	2200      	movs	r2, #0
 8005012:	2312      	movs	r3, #18
 8005014:	f8cd 9020 	str.w	r9, [sp, #32]
 8005018:	9223      	str	r2, [sp, #140]	; 0x8c
 800501a:	e7b0      	b.n	8004f7e <_dtoa_r+0x266>
 800501c:	2301      	movs	r3, #1
 800501e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005020:	e7f4      	b.n	800500c <_dtoa_r+0x2f4>
 8005022:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005026:	464b      	mov	r3, r9
 8005028:	f8cd 9020 	str.w	r9, [sp, #32]
 800502c:	e7a7      	b.n	8004f7e <_dtoa_r+0x266>
 800502e:	3101      	adds	r1, #1
 8005030:	6041      	str	r1, [r0, #4]
 8005032:	0052      	lsls	r2, r2, #1
 8005034:	e7a7      	b.n	8004f86 <_dtoa_r+0x26e>
 8005036:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005038:	9a03      	ldr	r2, [sp, #12]
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	9b08      	ldr	r3, [sp, #32]
 800503e:	2b0e      	cmp	r3, #14
 8005040:	f200 80a8 	bhi.w	8005194 <_dtoa_r+0x47c>
 8005044:	2c00      	cmp	r4, #0
 8005046:	f000 80a5 	beq.w	8005194 <_dtoa_r+0x47c>
 800504a:	f1ba 0f00 	cmp.w	sl, #0
 800504e:	dd34      	ble.n	80050ba <_dtoa_r+0x3a2>
 8005050:	4a9a      	ldr	r2, [pc, #616]	; (80052bc <_dtoa_r+0x5a4>)
 8005052:	f00a 030f 	and.w	r3, sl, #15
 8005056:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800505a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800505e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005062:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005066:	ea4f 142a 	mov.w	r4, sl, asr #4
 800506a:	d016      	beq.n	800509a <_dtoa_r+0x382>
 800506c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005070:	4b93      	ldr	r3, [pc, #588]	; (80052c0 <_dtoa_r+0x5a8>)
 8005072:	2703      	movs	r7, #3
 8005074:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005078:	f7fb fb58 	bl	800072c <__aeabi_ddiv>
 800507c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005080:	f004 040f 	and.w	r4, r4, #15
 8005084:	4e8e      	ldr	r6, [pc, #568]	; (80052c0 <_dtoa_r+0x5a8>)
 8005086:	b954      	cbnz	r4, 800509e <_dtoa_r+0x386>
 8005088:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800508c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005090:	f7fb fb4c 	bl	800072c <__aeabi_ddiv>
 8005094:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005098:	e029      	b.n	80050ee <_dtoa_r+0x3d6>
 800509a:	2702      	movs	r7, #2
 800509c:	e7f2      	b.n	8005084 <_dtoa_r+0x36c>
 800509e:	07e1      	lsls	r1, r4, #31
 80050a0:	d508      	bpl.n	80050b4 <_dtoa_r+0x39c>
 80050a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80050a6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80050aa:	f7fb fa15 	bl	80004d8 <__aeabi_dmul>
 80050ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80050b2:	3701      	adds	r7, #1
 80050b4:	1064      	asrs	r4, r4, #1
 80050b6:	3608      	adds	r6, #8
 80050b8:	e7e5      	b.n	8005086 <_dtoa_r+0x36e>
 80050ba:	f000 80a5 	beq.w	8005208 <_dtoa_r+0x4f0>
 80050be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80050c2:	f1ca 0400 	rsb	r4, sl, #0
 80050c6:	4b7d      	ldr	r3, [pc, #500]	; (80052bc <_dtoa_r+0x5a4>)
 80050c8:	f004 020f 	and.w	r2, r4, #15
 80050cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	f7fb fa00 	bl	80004d8 <__aeabi_dmul>
 80050d8:	2702      	movs	r7, #2
 80050da:	2300      	movs	r3, #0
 80050dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050e0:	4e77      	ldr	r6, [pc, #476]	; (80052c0 <_dtoa_r+0x5a8>)
 80050e2:	1124      	asrs	r4, r4, #4
 80050e4:	2c00      	cmp	r4, #0
 80050e6:	f040 8084 	bne.w	80051f2 <_dtoa_r+0x4da>
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1d2      	bne.n	8005094 <_dtoa_r+0x37c>
 80050ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 808b 	beq.w	800520c <_dtoa_r+0x4f4>
 80050f6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80050fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80050fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005102:	2200      	movs	r2, #0
 8005104:	4b6f      	ldr	r3, [pc, #444]	; (80052c4 <_dtoa_r+0x5ac>)
 8005106:	f7fb fc59 	bl	80009bc <__aeabi_dcmplt>
 800510a:	2800      	cmp	r0, #0
 800510c:	d07e      	beq.n	800520c <_dtoa_r+0x4f4>
 800510e:	9b08      	ldr	r3, [sp, #32]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d07b      	beq.n	800520c <_dtoa_r+0x4f4>
 8005114:	f1b9 0f00 	cmp.w	r9, #0
 8005118:	dd38      	ble.n	800518c <_dtoa_r+0x474>
 800511a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800511e:	2200      	movs	r2, #0
 8005120:	4b69      	ldr	r3, [pc, #420]	; (80052c8 <_dtoa_r+0x5b0>)
 8005122:	f7fb f9d9 	bl	80004d8 <__aeabi_dmul>
 8005126:	464c      	mov	r4, r9
 8005128:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800512c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005130:	3701      	adds	r7, #1
 8005132:	4638      	mov	r0, r7
 8005134:	f7fb f966 	bl	8000404 <__aeabi_i2d>
 8005138:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800513c:	f7fb f9cc 	bl	80004d8 <__aeabi_dmul>
 8005140:	2200      	movs	r2, #0
 8005142:	4b62      	ldr	r3, [pc, #392]	; (80052cc <_dtoa_r+0x5b4>)
 8005144:	f7fb f812 	bl	800016c <__adddf3>
 8005148:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800514c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005150:	9611      	str	r6, [sp, #68]	; 0x44
 8005152:	2c00      	cmp	r4, #0
 8005154:	d15d      	bne.n	8005212 <_dtoa_r+0x4fa>
 8005156:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800515a:	2200      	movs	r2, #0
 800515c:	4b5c      	ldr	r3, [pc, #368]	; (80052d0 <_dtoa_r+0x5b8>)
 800515e:	f7fb f803 	bl	8000168 <__aeabi_dsub>
 8005162:	4602      	mov	r2, r0
 8005164:	460b      	mov	r3, r1
 8005166:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800516a:	4633      	mov	r3, r6
 800516c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800516e:	f7fb fc43 	bl	80009f8 <__aeabi_dcmpgt>
 8005172:	2800      	cmp	r0, #0
 8005174:	f040 829c 	bne.w	80056b0 <_dtoa_r+0x998>
 8005178:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800517c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800517e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005182:	f7fb fc1b 	bl	80009bc <__aeabi_dcmplt>
 8005186:	2800      	cmp	r0, #0
 8005188:	f040 8290 	bne.w	80056ac <_dtoa_r+0x994>
 800518c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005190:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005194:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005196:	2b00      	cmp	r3, #0
 8005198:	f2c0 8152 	blt.w	8005440 <_dtoa_r+0x728>
 800519c:	f1ba 0f0e 	cmp.w	sl, #14
 80051a0:	f300 814e 	bgt.w	8005440 <_dtoa_r+0x728>
 80051a4:	4b45      	ldr	r3, [pc, #276]	; (80052bc <_dtoa_r+0x5a4>)
 80051a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80051aa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80051ae:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80051b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f280 80db 	bge.w	8005370 <_dtoa_r+0x658>
 80051ba:	9b08      	ldr	r3, [sp, #32]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f300 80d7 	bgt.w	8005370 <_dtoa_r+0x658>
 80051c2:	f040 8272 	bne.w	80056aa <_dtoa_r+0x992>
 80051c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051ca:	2200      	movs	r2, #0
 80051cc:	4b40      	ldr	r3, [pc, #256]	; (80052d0 <_dtoa_r+0x5b8>)
 80051ce:	f7fb f983 	bl	80004d8 <__aeabi_dmul>
 80051d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051d6:	f7fb fc05 	bl	80009e4 <__aeabi_dcmpge>
 80051da:	9c08      	ldr	r4, [sp, #32]
 80051dc:	4626      	mov	r6, r4
 80051de:	2800      	cmp	r0, #0
 80051e0:	f040 8248 	bne.w	8005674 <_dtoa_r+0x95c>
 80051e4:	2331      	movs	r3, #49	; 0x31
 80051e6:	9f03      	ldr	r7, [sp, #12]
 80051e8:	f10a 0a01 	add.w	sl, sl, #1
 80051ec:	f807 3b01 	strb.w	r3, [r7], #1
 80051f0:	e244      	b.n	800567c <_dtoa_r+0x964>
 80051f2:	07e2      	lsls	r2, r4, #31
 80051f4:	d505      	bpl.n	8005202 <_dtoa_r+0x4ea>
 80051f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80051fa:	f7fb f96d 	bl	80004d8 <__aeabi_dmul>
 80051fe:	2301      	movs	r3, #1
 8005200:	3701      	adds	r7, #1
 8005202:	1064      	asrs	r4, r4, #1
 8005204:	3608      	adds	r6, #8
 8005206:	e76d      	b.n	80050e4 <_dtoa_r+0x3cc>
 8005208:	2702      	movs	r7, #2
 800520a:	e770      	b.n	80050ee <_dtoa_r+0x3d6>
 800520c:	46d0      	mov	r8, sl
 800520e:	9c08      	ldr	r4, [sp, #32]
 8005210:	e78f      	b.n	8005132 <_dtoa_r+0x41a>
 8005212:	9903      	ldr	r1, [sp, #12]
 8005214:	4b29      	ldr	r3, [pc, #164]	; (80052bc <_dtoa_r+0x5a4>)
 8005216:	4421      	add	r1, r4
 8005218:	9112      	str	r1, [sp, #72]	; 0x48
 800521a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800521c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005220:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005224:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005228:	2900      	cmp	r1, #0
 800522a:	d055      	beq.n	80052d8 <_dtoa_r+0x5c0>
 800522c:	2000      	movs	r0, #0
 800522e:	4929      	ldr	r1, [pc, #164]	; (80052d4 <_dtoa_r+0x5bc>)
 8005230:	f7fb fa7c 	bl	800072c <__aeabi_ddiv>
 8005234:	463b      	mov	r3, r7
 8005236:	4632      	mov	r2, r6
 8005238:	f7fa ff96 	bl	8000168 <__aeabi_dsub>
 800523c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005240:	9f03      	ldr	r7, [sp, #12]
 8005242:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005246:	f7fb fbf7 	bl	8000a38 <__aeabi_d2iz>
 800524a:	4604      	mov	r4, r0
 800524c:	f7fb f8da 	bl	8000404 <__aeabi_i2d>
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005258:	f7fa ff86 	bl	8000168 <__aeabi_dsub>
 800525c:	4602      	mov	r2, r0
 800525e:	460b      	mov	r3, r1
 8005260:	3430      	adds	r4, #48	; 0x30
 8005262:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005266:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800526a:	f807 4b01 	strb.w	r4, [r7], #1
 800526e:	f7fb fba5 	bl	80009bc <__aeabi_dcmplt>
 8005272:	2800      	cmp	r0, #0
 8005274:	d174      	bne.n	8005360 <_dtoa_r+0x648>
 8005276:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800527a:	2000      	movs	r0, #0
 800527c:	4911      	ldr	r1, [pc, #68]	; (80052c4 <_dtoa_r+0x5ac>)
 800527e:	f7fa ff73 	bl	8000168 <__aeabi_dsub>
 8005282:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005286:	f7fb fb99 	bl	80009bc <__aeabi_dcmplt>
 800528a:	2800      	cmp	r0, #0
 800528c:	f040 80b7 	bne.w	80053fe <_dtoa_r+0x6e6>
 8005290:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005292:	429f      	cmp	r7, r3
 8005294:	f43f af7a 	beq.w	800518c <_dtoa_r+0x474>
 8005298:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800529c:	2200      	movs	r2, #0
 800529e:	4b0a      	ldr	r3, [pc, #40]	; (80052c8 <_dtoa_r+0x5b0>)
 80052a0:	f7fb f91a 	bl	80004d8 <__aeabi_dmul>
 80052a4:	2200      	movs	r2, #0
 80052a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80052aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052ae:	4b06      	ldr	r3, [pc, #24]	; (80052c8 <_dtoa_r+0x5b0>)
 80052b0:	f7fb f912 	bl	80004d8 <__aeabi_dmul>
 80052b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052b8:	e7c3      	b.n	8005242 <_dtoa_r+0x52a>
 80052ba:	bf00      	nop
 80052bc:	08006ed8 	.word	0x08006ed8
 80052c0:	08006eb0 	.word	0x08006eb0
 80052c4:	3ff00000 	.word	0x3ff00000
 80052c8:	40240000 	.word	0x40240000
 80052cc:	401c0000 	.word	0x401c0000
 80052d0:	40140000 	.word	0x40140000
 80052d4:	3fe00000 	.word	0x3fe00000
 80052d8:	4630      	mov	r0, r6
 80052da:	4639      	mov	r1, r7
 80052dc:	f7fb f8fc 	bl	80004d8 <__aeabi_dmul>
 80052e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80052e6:	9c03      	ldr	r4, [sp, #12]
 80052e8:	9314      	str	r3, [sp, #80]	; 0x50
 80052ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052ee:	f7fb fba3 	bl	8000a38 <__aeabi_d2iz>
 80052f2:	9015      	str	r0, [sp, #84]	; 0x54
 80052f4:	f7fb f886 	bl	8000404 <__aeabi_i2d>
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005300:	f7fa ff32 	bl	8000168 <__aeabi_dsub>
 8005304:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005306:	4606      	mov	r6, r0
 8005308:	3330      	adds	r3, #48	; 0x30
 800530a:	f804 3b01 	strb.w	r3, [r4], #1
 800530e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005310:	460f      	mov	r7, r1
 8005312:	429c      	cmp	r4, r3
 8005314:	f04f 0200 	mov.w	r2, #0
 8005318:	d124      	bne.n	8005364 <_dtoa_r+0x64c>
 800531a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800531e:	4bb0      	ldr	r3, [pc, #704]	; (80055e0 <_dtoa_r+0x8c8>)
 8005320:	f7fa ff24 	bl	800016c <__adddf3>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4630      	mov	r0, r6
 800532a:	4639      	mov	r1, r7
 800532c:	f7fb fb64 	bl	80009f8 <__aeabi_dcmpgt>
 8005330:	2800      	cmp	r0, #0
 8005332:	d163      	bne.n	80053fc <_dtoa_r+0x6e4>
 8005334:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005338:	2000      	movs	r0, #0
 800533a:	49a9      	ldr	r1, [pc, #676]	; (80055e0 <_dtoa_r+0x8c8>)
 800533c:	f7fa ff14 	bl	8000168 <__aeabi_dsub>
 8005340:	4602      	mov	r2, r0
 8005342:	460b      	mov	r3, r1
 8005344:	4630      	mov	r0, r6
 8005346:	4639      	mov	r1, r7
 8005348:	f7fb fb38 	bl	80009bc <__aeabi_dcmplt>
 800534c:	2800      	cmp	r0, #0
 800534e:	f43f af1d 	beq.w	800518c <_dtoa_r+0x474>
 8005352:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005354:	1e7b      	subs	r3, r7, #1
 8005356:	9314      	str	r3, [sp, #80]	; 0x50
 8005358:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800535c:	2b30      	cmp	r3, #48	; 0x30
 800535e:	d0f8      	beq.n	8005352 <_dtoa_r+0x63a>
 8005360:	46c2      	mov	sl, r8
 8005362:	e03b      	b.n	80053dc <_dtoa_r+0x6c4>
 8005364:	4b9f      	ldr	r3, [pc, #636]	; (80055e4 <_dtoa_r+0x8cc>)
 8005366:	f7fb f8b7 	bl	80004d8 <__aeabi_dmul>
 800536a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800536e:	e7bc      	b.n	80052ea <_dtoa_r+0x5d2>
 8005370:	9f03      	ldr	r7, [sp, #12]
 8005372:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005376:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800537a:	4640      	mov	r0, r8
 800537c:	4649      	mov	r1, r9
 800537e:	f7fb f9d5 	bl	800072c <__aeabi_ddiv>
 8005382:	f7fb fb59 	bl	8000a38 <__aeabi_d2iz>
 8005386:	4604      	mov	r4, r0
 8005388:	f7fb f83c 	bl	8000404 <__aeabi_i2d>
 800538c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005390:	f7fb f8a2 	bl	80004d8 <__aeabi_dmul>
 8005394:	4602      	mov	r2, r0
 8005396:	460b      	mov	r3, r1
 8005398:	4640      	mov	r0, r8
 800539a:	4649      	mov	r1, r9
 800539c:	f7fa fee4 	bl	8000168 <__aeabi_dsub>
 80053a0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80053a4:	f807 6b01 	strb.w	r6, [r7], #1
 80053a8:	9e03      	ldr	r6, [sp, #12]
 80053aa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80053ae:	1bbe      	subs	r6, r7, r6
 80053b0:	45b4      	cmp	ip, r6
 80053b2:	4602      	mov	r2, r0
 80053b4:	460b      	mov	r3, r1
 80053b6:	d136      	bne.n	8005426 <_dtoa_r+0x70e>
 80053b8:	f7fa fed8 	bl	800016c <__adddf3>
 80053bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80053c0:	4680      	mov	r8, r0
 80053c2:	4689      	mov	r9, r1
 80053c4:	f7fb fb18 	bl	80009f8 <__aeabi_dcmpgt>
 80053c8:	bb58      	cbnz	r0, 8005422 <_dtoa_r+0x70a>
 80053ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80053ce:	4640      	mov	r0, r8
 80053d0:	4649      	mov	r1, r9
 80053d2:	f7fb fae9 	bl	80009a8 <__aeabi_dcmpeq>
 80053d6:	b108      	cbz	r0, 80053dc <_dtoa_r+0x6c4>
 80053d8:	07e1      	lsls	r1, r4, #31
 80053da:	d422      	bmi.n	8005422 <_dtoa_r+0x70a>
 80053dc:	4628      	mov	r0, r5
 80053de:	4659      	mov	r1, fp
 80053e0:	f000 fd0c 	bl	8005dfc <_Bfree>
 80053e4:	2300      	movs	r3, #0
 80053e6:	703b      	strb	r3, [r7, #0]
 80053e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80053ea:	f10a 0001 	add.w	r0, sl, #1
 80053ee:	6018      	str	r0, [r3, #0]
 80053f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f43f acde 	beq.w	8004db4 <_dtoa_r+0x9c>
 80053f8:	601f      	str	r7, [r3, #0]
 80053fa:	e4db      	b.n	8004db4 <_dtoa_r+0x9c>
 80053fc:	4627      	mov	r7, r4
 80053fe:	463b      	mov	r3, r7
 8005400:	461f      	mov	r7, r3
 8005402:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005406:	2a39      	cmp	r2, #57	; 0x39
 8005408:	d107      	bne.n	800541a <_dtoa_r+0x702>
 800540a:	9a03      	ldr	r2, [sp, #12]
 800540c:	429a      	cmp	r2, r3
 800540e:	d1f7      	bne.n	8005400 <_dtoa_r+0x6e8>
 8005410:	2230      	movs	r2, #48	; 0x30
 8005412:	9903      	ldr	r1, [sp, #12]
 8005414:	f108 0801 	add.w	r8, r8, #1
 8005418:	700a      	strb	r2, [r1, #0]
 800541a:	781a      	ldrb	r2, [r3, #0]
 800541c:	3201      	adds	r2, #1
 800541e:	701a      	strb	r2, [r3, #0]
 8005420:	e79e      	b.n	8005360 <_dtoa_r+0x648>
 8005422:	46d0      	mov	r8, sl
 8005424:	e7eb      	b.n	80053fe <_dtoa_r+0x6e6>
 8005426:	2200      	movs	r2, #0
 8005428:	4b6e      	ldr	r3, [pc, #440]	; (80055e4 <_dtoa_r+0x8cc>)
 800542a:	f7fb f855 	bl	80004d8 <__aeabi_dmul>
 800542e:	2200      	movs	r2, #0
 8005430:	2300      	movs	r3, #0
 8005432:	4680      	mov	r8, r0
 8005434:	4689      	mov	r9, r1
 8005436:	f7fb fab7 	bl	80009a8 <__aeabi_dcmpeq>
 800543a:	2800      	cmp	r0, #0
 800543c:	d09b      	beq.n	8005376 <_dtoa_r+0x65e>
 800543e:	e7cd      	b.n	80053dc <_dtoa_r+0x6c4>
 8005440:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005442:	2a00      	cmp	r2, #0
 8005444:	f000 80d0 	beq.w	80055e8 <_dtoa_r+0x8d0>
 8005448:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800544a:	2a01      	cmp	r2, #1
 800544c:	f300 80ae 	bgt.w	80055ac <_dtoa_r+0x894>
 8005450:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005452:	2a00      	cmp	r2, #0
 8005454:	f000 80a6 	beq.w	80055a4 <_dtoa_r+0x88c>
 8005458:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800545c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800545e:	9f06      	ldr	r7, [sp, #24]
 8005460:	9a06      	ldr	r2, [sp, #24]
 8005462:	2101      	movs	r1, #1
 8005464:	441a      	add	r2, r3
 8005466:	9206      	str	r2, [sp, #24]
 8005468:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800546a:	4628      	mov	r0, r5
 800546c:	441a      	add	r2, r3
 800546e:	9209      	str	r2, [sp, #36]	; 0x24
 8005470:	f000 fd7a 	bl	8005f68 <__i2b>
 8005474:	4606      	mov	r6, r0
 8005476:	2f00      	cmp	r7, #0
 8005478:	dd0c      	ble.n	8005494 <_dtoa_r+0x77c>
 800547a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800547c:	2b00      	cmp	r3, #0
 800547e:	dd09      	ble.n	8005494 <_dtoa_r+0x77c>
 8005480:	42bb      	cmp	r3, r7
 8005482:	bfa8      	it	ge
 8005484:	463b      	movge	r3, r7
 8005486:	9a06      	ldr	r2, [sp, #24]
 8005488:	1aff      	subs	r7, r7, r3
 800548a:	1ad2      	subs	r2, r2, r3
 800548c:	9206      	str	r2, [sp, #24]
 800548e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	9309      	str	r3, [sp, #36]	; 0x24
 8005494:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005496:	b1f3      	cbz	r3, 80054d6 <_dtoa_r+0x7be>
 8005498:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 80a8 	beq.w	80055f0 <_dtoa_r+0x8d8>
 80054a0:	2c00      	cmp	r4, #0
 80054a2:	dd10      	ble.n	80054c6 <_dtoa_r+0x7ae>
 80054a4:	4631      	mov	r1, r6
 80054a6:	4622      	mov	r2, r4
 80054a8:	4628      	mov	r0, r5
 80054aa:	f000 fe1b 	bl	80060e4 <__pow5mult>
 80054ae:	465a      	mov	r2, fp
 80054b0:	4601      	mov	r1, r0
 80054b2:	4606      	mov	r6, r0
 80054b4:	4628      	mov	r0, r5
 80054b6:	f000 fd6d 	bl	8005f94 <__multiply>
 80054ba:	4680      	mov	r8, r0
 80054bc:	4659      	mov	r1, fp
 80054be:	4628      	mov	r0, r5
 80054c0:	f000 fc9c 	bl	8005dfc <_Bfree>
 80054c4:	46c3      	mov	fp, r8
 80054c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054c8:	1b1a      	subs	r2, r3, r4
 80054ca:	d004      	beq.n	80054d6 <_dtoa_r+0x7be>
 80054cc:	4659      	mov	r1, fp
 80054ce:	4628      	mov	r0, r5
 80054d0:	f000 fe08 	bl	80060e4 <__pow5mult>
 80054d4:	4683      	mov	fp, r0
 80054d6:	2101      	movs	r1, #1
 80054d8:	4628      	mov	r0, r5
 80054da:	f000 fd45 	bl	8005f68 <__i2b>
 80054de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054e0:	4604      	mov	r4, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f340 8086 	ble.w	80055f4 <_dtoa_r+0x8dc>
 80054e8:	461a      	mov	r2, r3
 80054ea:	4601      	mov	r1, r0
 80054ec:	4628      	mov	r0, r5
 80054ee:	f000 fdf9 	bl	80060e4 <__pow5mult>
 80054f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054f4:	4604      	mov	r4, r0
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	dd7f      	ble.n	80055fa <_dtoa_r+0x8e2>
 80054fa:	f04f 0800 	mov.w	r8, #0
 80054fe:	6923      	ldr	r3, [r4, #16]
 8005500:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005504:	6918      	ldr	r0, [r3, #16]
 8005506:	f000 fce1 	bl	8005ecc <__hi0bits>
 800550a:	f1c0 0020 	rsb	r0, r0, #32
 800550e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005510:	4418      	add	r0, r3
 8005512:	f010 001f 	ands.w	r0, r0, #31
 8005516:	f000 8092 	beq.w	800563e <_dtoa_r+0x926>
 800551a:	f1c0 0320 	rsb	r3, r0, #32
 800551e:	2b04      	cmp	r3, #4
 8005520:	f340 808a 	ble.w	8005638 <_dtoa_r+0x920>
 8005524:	f1c0 001c 	rsb	r0, r0, #28
 8005528:	9b06      	ldr	r3, [sp, #24]
 800552a:	4407      	add	r7, r0
 800552c:	4403      	add	r3, r0
 800552e:	9306      	str	r3, [sp, #24]
 8005530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005532:	4403      	add	r3, r0
 8005534:	9309      	str	r3, [sp, #36]	; 0x24
 8005536:	9b06      	ldr	r3, [sp, #24]
 8005538:	2b00      	cmp	r3, #0
 800553a:	dd05      	ble.n	8005548 <_dtoa_r+0x830>
 800553c:	4659      	mov	r1, fp
 800553e:	461a      	mov	r2, r3
 8005540:	4628      	mov	r0, r5
 8005542:	f000 fe29 	bl	8006198 <__lshift>
 8005546:	4683      	mov	fp, r0
 8005548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800554a:	2b00      	cmp	r3, #0
 800554c:	dd05      	ble.n	800555a <_dtoa_r+0x842>
 800554e:	4621      	mov	r1, r4
 8005550:	461a      	mov	r2, r3
 8005552:	4628      	mov	r0, r5
 8005554:	f000 fe20 	bl	8006198 <__lshift>
 8005558:	4604      	mov	r4, r0
 800555a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800555c:	2b00      	cmp	r3, #0
 800555e:	d070      	beq.n	8005642 <_dtoa_r+0x92a>
 8005560:	4621      	mov	r1, r4
 8005562:	4658      	mov	r0, fp
 8005564:	f000 fe88 	bl	8006278 <__mcmp>
 8005568:	2800      	cmp	r0, #0
 800556a:	da6a      	bge.n	8005642 <_dtoa_r+0x92a>
 800556c:	2300      	movs	r3, #0
 800556e:	4659      	mov	r1, fp
 8005570:	220a      	movs	r2, #10
 8005572:	4628      	mov	r0, r5
 8005574:	f000 fc64 	bl	8005e40 <__multadd>
 8005578:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800557a:	4683      	mov	fp, r0
 800557c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005580:	2b00      	cmp	r3, #0
 8005582:	f000 8194 	beq.w	80058ae <_dtoa_r+0xb96>
 8005586:	4631      	mov	r1, r6
 8005588:	2300      	movs	r3, #0
 800558a:	220a      	movs	r2, #10
 800558c:	4628      	mov	r0, r5
 800558e:	f000 fc57 	bl	8005e40 <__multadd>
 8005592:	f1b9 0f00 	cmp.w	r9, #0
 8005596:	4606      	mov	r6, r0
 8005598:	f300 8093 	bgt.w	80056c2 <_dtoa_r+0x9aa>
 800559c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800559e:	2b02      	cmp	r3, #2
 80055a0:	dc57      	bgt.n	8005652 <_dtoa_r+0x93a>
 80055a2:	e08e      	b.n	80056c2 <_dtoa_r+0x9aa>
 80055a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80055a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80055aa:	e757      	b.n	800545c <_dtoa_r+0x744>
 80055ac:	9b08      	ldr	r3, [sp, #32]
 80055ae:	1e5c      	subs	r4, r3, #1
 80055b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055b2:	42a3      	cmp	r3, r4
 80055b4:	bfb7      	itett	lt
 80055b6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80055b8:	1b1c      	subge	r4, r3, r4
 80055ba:	1ae2      	sublt	r2, r4, r3
 80055bc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80055be:	bfbe      	ittt	lt
 80055c0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80055c2:	189b      	addlt	r3, r3, r2
 80055c4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80055c6:	9b08      	ldr	r3, [sp, #32]
 80055c8:	bfb8      	it	lt
 80055ca:	2400      	movlt	r4, #0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	bfbb      	ittet	lt
 80055d0:	9b06      	ldrlt	r3, [sp, #24]
 80055d2:	9a08      	ldrlt	r2, [sp, #32]
 80055d4:	9f06      	ldrge	r7, [sp, #24]
 80055d6:	1a9f      	sublt	r7, r3, r2
 80055d8:	bfac      	ite	ge
 80055da:	9b08      	ldrge	r3, [sp, #32]
 80055dc:	2300      	movlt	r3, #0
 80055de:	e73f      	b.n	8005460 <_dtoa_r+0x748>
 80055e0:	3fe00000 	.word	0x3fe00000
 80055e4:	40240000 	.word	0x40240000
 80055e8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80055ea:	9f06      	ldr	r7, [sp, #24]
 80055ec:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80055ee:	e742      	b.n	8005476 <_dtoa_r+0x75e>
 80055f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055f2:	e76b      	b.n	80054cc <_dtoa_r+0x7b4>
 80055f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	dc19      	bgt.n	800562e <_dtoa_r+0x916>
 80055fa:	9b04      	ldr	r3, [sp, #16]
 80055fc:	b9bb      	cbnz	r3, 800562e <_dtoa_r+0x916>
 80055fe:	9b05      	ldr	r3, [sp, #20]
 8005600:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005604:	b99b      	cbnz	r3, 800562e <_dtoa_r+0x916>
 8005606:	9b05      	ldr	r3, [sp, #20]
 8005608:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800560c:	0d1b      	lsrs	r3, r3, #20
 800560e:	051b      	lsls	r3, r3, #20
 8005610:	b183      	cbz	r3, 8005634 <_dtoa_r+0x91c>
 8005612:	f04f 0801 	mov.w	r8, #1
 8005616:	9b06      	ldr	r3, [sp, #24]
 8005618:	3301      	adds	r3, #1
 800561a:	9306      	str	r3, [sp, #24]
 800561c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800561e:	3301      	adds	r3, #1
 8005620:	9309      	str	r3, [sp, #36]	; 0x24
 8005622:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005624:	2b00      	cmp	r3, #0
 8005626:	f47f af6a 	bne.w	80054fe <_dtoa_r+0x7e6>
 800562a:	2001      	movs	r0, #1
 800562c:	e76f      	b.n	800550e <_dtoa_r+0x7f6>
 800562e:	f04f 0800 	mov.w	r8, #0
 8005632:	e7f6      	b.n	8005622 <_dtoa_r+0x90a>
 8005634:	4698      	mov	r8, r3
 8005636:	e7f4      	b.n	8005622 <_dtoa_r+0x90a>
 8005638:	f43f af7d 	beq.w	8005536 <_dtoa_r+0x81e>
 800563c:	4618      	mov	r0, r3
 800563e:	301c      	adds	r0, #28
 8005640:	e772      	b.n	8005528 <_dtoa_r+0x810>
 8005642:	9b08      	ldr	r3, [sp, #32]
 8005644:	2b00      	cmp	r3, #0
 8005646:	dc36      	bgt.n	80056b6 <_dtoa_r+0x99e>
 8005648:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800564a:	2b02      	cmp	r3, #2
 800564c:	dd33      	ble.n	80056b6 <_dtoa_r+0x99e>
 800564e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005652:	f1b9 0f00 	cmp.w	r9, #0
 8005656:	d10d      	bne.n	8005674 <_dtoa_r+0x95c>
 8005658:	4621      	mov	r1, r4
 800565a:	464b      	mov	r3, r9
 800565c:	2205      	movs	r2, #5
 800565e:	4628      	mov	r0, r5
 8005660:	f000 fbee 	bl	8005e40 <__multadd>
 8005664:	4601      	mov	r1, r0
 8005666:	4604      	mov	r4, r0
 8005668:	4658      	mov	r0, fp
 800566a:	f000 fe05 	bl	8006278 <__mcmp>
 800566e:	2800      	cmp	r0, #0
 8005670:	f73f adb8 	bgt.w	80051e4 <_dtoa_r+0x4cc>
 8005674:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005676:	9f03      	ldr	r7, [sp, #12]
 8005678:	ea6f 0a03 	mvn.w	sl, r3
 800567c:	f04f 0800 	mov.w	r8, #0
 8005680:	4621      	mov	r1, r4
 8005682:	4628      	mov	r0, r5
 8005684:	f000 fbba 	bl	8005dfc <_Bfree>
 8005688:	2e00      	cmp	r6, #0
 800568a:	f43f aea7 	beq.w	80053dc <_dtoa_r+0x6c4>
 800568e:	f1b8 0f00 	cmp.w	r8, #0
 8005692:	d005      	beq.n	80056a0 <_dtoa_r+0x988>
 8005694:	45b0      	cmp	r8, r6
 8005696:	d003      	beq.n	80056a0 <_dtoa_r+0x988>
 8005698:	4641      	mov	r1, r8
 800569a:	4628      	mov	r0, r5
 800569c:	f000 fbae 	bl	8005dfc <_Bfree>
 80056a0:	4631      	mov	r1, r6
 80056a2:	4628      	mov	r0, r5
 80056a4:	f000 fbaa 	bl	8005dfc <_Bfree>
 80056a8:	e698      	b.n	80053dc <_dtoa_r+0x6c4>
 80056aa:	2400      	movs	r4, #0
 80056ac:	4626      	mov	r6, r4
 80056ae:	e7e1      	b.n	8005674 <_dtoa_r+0x95c>
 80056b0:	46c2      	mov	sl, r8
 80056b2:	4626      	mov	r6, r4
 80056b4:	e596      	b.n	80051e4 <_dtoa_r+0x4cc>
 80056b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 80fd 	beq.w	80058bc <_dtoa_r+0xba4>
 80056c2:	2f00      	cmp	r7, #0
 80056c4:	dd05      	ble.n	80056d2 <_dtoa_r+0x9ba>
 80056c6:	4631      	mov	r1, r6
 80056c8:	463a      	mov	r2, r7
 80056ca:	4628      	mov	r0, r5
 80056cc:	f000 fd64 	bl	8006198 <__lshift>
 80056d0:	4606      	mov	r6, r0
 80056d2:	f1b8 0f00 	cmp.w	r8, #0
 80056d6:	d05c      	beq.n	8005792 <_dtoa_r+0xa7a>
 80056d8:	4628      	mov	r0, r5
 80056da:	6871      	ldr	r1, [r6, #4]
 80056dc:	f000 fb4e 	bl	8005d7c <_Balloc>
 80056e0:	4607      	mov	r7, r0
 80056e2:	b928      	cbnz	r0, 80056f0 <_dtoa_r+0x9d8>
 80056e4:	4602      	mov	r2, r0
 80056e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80056ea:	4b7f      	ldr	r3, [pc, #508]	; (80058e8 <_dtoa_r+0xbd0>)
 80056ec:	f7ff bb28 	b.w	8004d40 <_dtoa_r+0x28>
 80056f0:	6932      	ldr	r2, [r6, #16]
 80056f2:	f106 010c 	add.w	r1, r6, #12
 80056f6:	3202      	adds	r2, #2
 80056f8:	0092      	lsls	r2, r2, #2
 80056fa:	300c      	adds	r0, #12
 80056fc:	f000 fb30 	bl	8005d60 <memcpy>
 8005700:	2201      	movs	r2, #1
 8005702:	4639      	mov	r1, r7
 8005704:	4628      	mov	r0, r5
 8005706:	f000 fd47 	bl	8006198 <__lshift>
 800570a:	46b0      	mov	r8, r6
 800570c:	4606      	mov	r6, r0
 800570e:	9b03      	ldr	r3, [sp, #12]
 8005710:	3301      	adds	r3, #1
 8005712:	9308      	str	r3, [sp, #32]
 8005714:	9b03      	ldr	r3, [sp, #12]
 8005716:	444b      	add	r3, r9
 8005718:	930a      	str	r3, [sp, #40]	; 0x28
 800571a:	9b04      	ldr	r3, [sp, #16]
 800571c:	f003 0301 	and.w	r3, r3, #1
 8005720:	9309      	str	r3, [sp, #36]	; 0x24
 8005722:	9b08      	ldr	r3, [sp, #32]
 8005724:	4621      	mov	r1, r4
 8005726:	3b01      	subs	r3, #1
 8005728:	4658      	mov	r0, fp
 800572a:	9304      	str	r3, [sp, #16]
 800572c:	f7ff fa66 	bl	8004bfc <quorem>
 8005730:	4603      	mov	r3, r0
 8005732:	4641      	mov	r1, r8
 8005734:	3330      	adds	r3, #48	; 0x30
 8005736:	9006      	str	r0, [sp, #24]
 8005738:	4658      	mov	r0, fp
 800573a:	930b      	str	r3, [sp, #44]	; 0x2c
 800573c:	f000 fd9c 	bl	8006278 <__mcmp>
 8005740:	4632      	mov	r2, r6
 8005742:	4681      	mov	r9, r0
 8005744:	4621      	mov	r1, r4
 8005746:	4628      	mov	r0, r5
 8005748:	f000 fdb2 	bl	80062b0 <__mdiff>
 800574c:	68c2      	ldr	r2, [r0, #12]
 800574e:	4607      	mov	r7, r0
 8005750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005752:	bb02      	cbnz	r2, 8005796 <_dtoa_r+0xa7e>
 8005754:	4601      	mov	r1, r0
 8005756:	4658      	mov	r0, fp
 8005758:	f000 fd8e 	bl	8006278 <__mcmp>
 800575c:	4602      	mov	r2, r0
 800575e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005760:	4639      	mov	r1, r7
 8005762:	4628      	mov	r0, r5
 8005764:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005768:	f000 fb48 	bl	8005dfc <_Bfree>
 800576c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800576e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005770:	9f08      	ldr	r7, [sp, #32]
 8005772:	ea43 0102 	orr.w	r1, r3, r2
 8005776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005778:	430b      	orrs	r3, r1
 800577a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800577c:	d10d      	bne.n	800579a <_dtoa_r+0xa82>
 800577e:	2b39      	cmp	r3, #57	; 0x39
 8005780:	d029      	beq.n	80057d6 <_dtoa_r+0xabe>
 8005782:	f1b9 0f00 	cmp.w	r9, #0
 8005786:	dd01      	ble.n	800578c <_dtoa_r+0xa74>
 8005788:	9b06      	ldr	r3, [sp, #24]
 800578a:	3331      	adds	r3, #49	; 0x31
 800578c:	9a04      	ldr	r2, [sp, #16]
 800578e:	7013      	strb	r3, [r2, #0]
 8005790:	e776      	b.n	8005680 <_dtoa_r+0x968>
 8005792:	4630      	mov	r0, r6
 8005794:	e7b9      	b.n	800570a <_dtoa_r+0x9f2>
 8005796:	2201      	movs	r2, #1
 8005798:	e7e2      	b.n	8005760 <_dtoa_r+0xa48>
 800579a:	f1b9 0f00 	cmp.w	r9, #0
 800579e:	db06      	blt.n	80057ae <_dtoa_r+0xa96>
 80057a0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80057a2:	ea41 0909 	orr.w	r9, r1, r9
 80057a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057a8:	ea59 0101 	orrs.w	r1, r9, r1
 80057ac:	d120      	bne.n	80057f0 <_dtoa_r+0xad8>
 80057ae:	2a00      	cmp	r2, #0
 80057b0:	ddec      	ble.n	800578c <_dtoa_r+0xa74>
 80057b2:	4659      	mov	r1, fp
 80057b4:	2201      	movs	r2, #1
 80057b6:	4628      	mov	r0, r5
 80057b8:	9308      	str	r3, [sp, #32]
 80057ba:	f000 fced 	bl	8006198 <__lshift>
 80057be:	4621      	mov	r1, r4
 80057c0:	4683      	mov	fp, r0
 80057c2:	f000 fd59 	bl	8006278 <__mcmp>
 80057c6:	2800      	cmp	r0, #0
 80057c8:	9b08      	ldr	r3, [sp, #32]
 80057ca:	dc02      	bgt.n	80057d2 <_dtoa_r+0xaba>
 80057cc:	d1de      	bne.n	800578c <_dtoa_r+0xa74>
 80057ce:	07da      	lsls	r2, r3, #31
 80057d0:	d5dc      	bpl.n	800578c <_dtoa_r+0xa74>
 80057d2:	2b39      	cmp	r3, #57	; 0x39
 80057d4:	d1d8      	bne.n	8005788 <_dtoa_r+0xa70>
 80057d6:	2339      	movs	r3, #57	; 0x39
 80057d8:	9a04      	ldr	r2, [sp, #16]
 80057da:	7013      	strb	r3, [r2, #0]
 80057dc:	463b      	mov	r3, r7
 80057de:	461f      	mov	r7, r3
 80057e0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80057e4:	3b01      	subs	r3, #1
 80057e6:	2a39      	cmp	r2, #57	; 0x39
 80057e8:	d050      	beq.n	800588c <_dtoa_r+0xb74>
 80057ea:	3201      	adds	r2, #1
 80057ec:	701a      	strb	r2, [r3, #0]
 80057ee:	e747      	b.n	8005680 <_dtoa_r+0x968>
 80057f0:	2a00      	cmp	r2, #0
 80057f2:	dd03      	ble.n	80057fc <_dtoa_r+0xae4>
 80057f4:	2b39      	cmp	r3, #57	; 0x39
 80057f6:	d0ee      	beq.n	80057d6 <_dtoa_r+0xabe>
 80057f8:	3301      	adds	r3, #1
 80057fa:	e7c7      	b.n	800578c <_dtoa_r+0xa74>
 80057fc:	9a08      	ldr	r2, [sp, #32]
 80057fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005800:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005804:	428a      	cmp	r2, r1
 8005806:	d02a      	beq.n	800585e <_dtoa_r+0xb46>
 8005808:	4659      	mov	r1, fp
 800580a:	2300      	movs	r3, #0
 800580c:	220a      	movs	r2, #10
 800580e:	4628      	mov	r0, r5
 8005810:	f000 fb16 	bl	8005e40 <__multadd>
 8005814:	45b0      	cmp	r8, r6
 8005816:	4683      	mov	fp, r0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	f04f 020a 	mov.w	r2, #10
 8005820:	4641      	mov	r1, r8
 8005822:	4628      	mov	r0, r5
 8005824:	d107      	bne.n	8005836 <_dtoa_r+0xb1e>
 8005826:	f000 fb0b 	bl	8005e40 <__multadd>
 800582a:	4680      	mov	r8, r0
 800582c:	4606      	mov	r6, r0
 800582e:	9b08      	ldr	r3, [sp, #32]
 8005830:	3301      	adds	r3, #1
 8005832:	9308      	str	r3, [sp, #32]
 8005834:	e775      	b.n	8005722 <_dtoa_r+0xa0a>
 8005836:	f000 fb03 	bl	8005e40 <__multadd>
 800583a:	4631      	mov	r1, r6
 800583c:	4680      	mov	r8, r0
 800583e:	2300      	movs	r3, #0
 8005840:	220a      	movs	r2, #10
 8005842:	4628      	mov	r0, r5
 8005844:	f000 fafc 	bl	8005e40 <__multadd>
 8005848:	4606      	mov	r6, r0
 800584a:	e7f0      	b.n	800582e <_dtoa_r+0xb16>
 800584c:	f1b9 0f00 	cmp.w	r9, #0
 8005850:	bfcc      	ite	gt
 8005852:	464f      	movgt	r7, r9
 8005854:	2701      	movle	r7, #1
 8005856:	f04f 0800 	mov.w	r8, #0
 800585a:	9a03      	ldr	r2, [sp, #12]
 800585c:	4417      	add	r7, r2
 800585e:	4659      	mov	r1, fp
 8005860:	2201      	movs	r2, #1
 8005862:	4628      	mov	r0, r5
 8005864:	9308      	str	r3, [sp, #32]
 8005866:	f000 fc97 	bl	8006198 <__lshift>
 800586a:	4621      	mov	r1, r4
 800586c:	4683      	mov	fp, r0
 800586e:	f000 fd03 	bl	8006278 <__mcmp>
 8005872:	2800      	cmp	r0, #0
 8005874:	dcb2      	bgt.n	80057dc <_dtoa_r+0xac4>
 8005876:	d102      	bne.n	800587e <_dtoa_r+0xb66>
 8005878:	9b08      	ldr	r3, [sp, #32]
 800587a:	07db      	lsls	r3, r3, #31
 800587c:	d4ae      	bmi.n	80057dc <_dtoa_r+0xac4>
 800587e:	463b      	mov	r3, r7
 8005880:	461f      	mov	r7, r3
 8005882:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005886:	2a30      	cmp	r2, #48	; 0x30
 8005888:	d0fa      	beq.n	8005880 <_dtoa_r+0xb68>
 800588a:	e6f9      	b.n	8005680 <_dtoa_r+0x968>
 800588c:	9a03      	ldr	r2, [sp, #12]
 800588e:	429a      	cmp	r2, r3
 8005890:	d1a5      	bne.n	80057de <_dtoa_r+0xac6>
 8005892:	2331      	movs	r3, #49	; 0x31
 8005894:	f10a 0a01 	add.w	sl, sl, #1
 8005898:	e779      	b.n	800578e <_dtoa_r+0xa76>
 800589a:	4b14      	ldr	r3, [pc, #80]	; (80058ec <_dtoa_r+0xbd4>)
 800589c:	f7ff baa8 	b.w	8004df0 <_dtoa_r+0xd8>
 80058a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f47f aa81 	bne.w	8004daa <_dtoa_r+0x92>
 80058a8:	4b11      	ldr	r3, [pc, #68]	; (80058f0 <_dtoa_r+0xbd8>)
 80058aa:	f7ff baa1 	b.w	8004df0 <_dtoa_r+0xd8>
 80058ae:	f1b9 0f00 	cmp.w	r9, #0
 80058b2:	dc03      	bgt.n	80058bc <_dtoa_r+0xba4>
 80058b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	f73f aecb 	bgt.w	8005652 <_dtoa_r+0x93a>
 80058bc:	9f03      	ldr	r7, [sp, #12]
 80058be:	4621      	mov	r1, r4
 80058c0:	4658      	mov	r0, fp
 80058c2:	f7ff f99b 	bl	8004bfc <quorem>
 80058c6:	9a03      	ldr	r2, [sp, #12]
 80058c8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80058cc:	f807 3b01 	strb.w	r3, [r7], #1
 80058d0:	1aba      	subs	r2, r7, r2
 80058d2:	4591      	cmp	r9, r2
 80058d4:	ddba      	ble.n	800584c <_dtoa_r+0xb34>
 80058d6:	4659      	mov	r1, fp
 80058d8:	2300      	movs	r3, #0
 80058da:	220a      	movs	r2, #10
 80058dc:	4628      	mov	r0, r5
 80058de:	f000 faaf 	bl	8005e40 <__multadd>
 80058e2:	4683      	mov	fp, r0
 80058e4:	e7eb      	b.n	80058be <_dtoa_r+0xba6>
 80058e6:	bf00      	nop
 80058e8:	08006ddf 	.word	0x08006ddf
 80058ec:	08006d3c 	.word	0x08006d3c
 80058f0:	08006d60 	.word	0x08006d60

080058f4 <__sflush_r>:
 80058f4:	898a      	ldrh	r2, [r1, #12]
 80058f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058f8:	4605      	mov	r5, r0
 80058fa:	0710      	lsls	r0, r2, #28
 80058fc:	460c      	mov	r4, r1
 80058fe:	d457      	bmi.n	80059b0 <__sflush_r+0xbc>
 8005900:	684b      	ldr	r3, [r1, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	dc04      	bgt.n	8005910 <__sflush_r+0x1c>
 8005906:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005908:	2b00      	cmp	r3, #0
 800590a:	dc01      	bgt.n	8005910 <__sflush_r+0x1c>
 800590c:	2000      	movs	r0, #0
 800590e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005910:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005912:	2e00      	cmp	r6, #0
 8005914:	d0fa      	beq.n	800590c <__sflush_r+0x18>
 8005916:	2300      	movs	r3, #0
 8005918:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800591c:	682f      	ldr	r7, [r5, #0]
 800591e:	602b      	str	r3, [r5, #0]
 8005920:	d032      	beq.n	8005988 <__sflush_r+0x94>
 8005922:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005924:	89a3      	ldrh	r3, [r4, #12]
 8005926:	075a      	lsls	r2, r3, #29
 8005928:	d505      	bpl.n	8005936 <__sflush_r+0x42>
 800592a:	6863      	ldr	r3, [r4, #4]
 800592c:	1ac0      	subs	r0, r0, r3
 800592e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005930:	b10b      	cbz	r3, 8005936 <__sflush_r+0x42>
 8005932:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005934:	1ac0      	subs	r0, r0, r3
 8005936:	2300      	movs	r3, #0
 8005938:	4602      	mov	r2, r0
 800593a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800593c:	4628      	mov	r0, r5
 800593e:	6a21      	ldr	r1, [r4, #32]
 8005940:	47b0      	blx	r6
 8005942:	1c43      	adds	r3, r0, #1
 8005944:	89a3      	ldrh	r3, [r4, #12]
 8005946:	d106      	bne.n	8005956 <__sflush_r+0x62>
 8005948:	6829      	ldr	r1, [r5, #0]
 800594a:	291d      	cmp	r1, #29
 800594c:	d82c      	bhi.n	80059a8 <__sflush_r+0xb4>
 800594e:	4a29      	ldr	r2, [pc, #164]	; (80059f4 <__sflush_r+0x100>)
 8005950:	40ca      	lsrs	r2, r1
 8005952:	07d6      	lsls	r6, r2, #31
 8005954:	d528      	bpl.n	80059a8 <__sflush_r+0xb4>
 8005956:	2200      	movs	r2, #0
 8005958:	6062      	str	r2, [r4, #4]
 800595a:	6922      	ldr	r2, [r4, #16]
 800595c:	04d9      	lsls	r1, r3, #19
 800595e:	6022      	str	r2, [r4, #0]
 8005960:	d504      	bpl.n	800596c <__sflush_r+0x78>
 8005962:	1c42      	adds	r2, r0, #1
 8005964:	d101      	bne.n	800596a <__sflush_r+0x76>
 8005966:	682b      	ldr	r3, [r5, #0]
 8005968:	b903      	cbnz	r3, 800596c <__sflush_r+0x78>
 800596a:	6560      	str	r0, [r4, #84]	; 0x54
 800596c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800596e:	602f      	str	r7, [r5, #0]
 8005970:	2900      	cmp	r1, #0
 8005972:	d0cb      	beq.n	800590c <__sflush_r+0x18>
 8005974:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005978:	4299      	cmp	r1, r3
 800597a:	d002      	beq.n	8005982 <__sflush_r+0x8e>
 800597c:	4628      	mov	r0, r5
 800597e:	f000 fd93 	bl	80064a8 <_free_r>
 8005982:	2000      	movs	r0, #0
 8005984:	6360      	str	r0, [r4, #52]	; 0x34
 8005986:	e7c2      	b.n	800590e <__sflush_r+0x1a>
 8005988:	6a21      	ldr	r1, [r4, #32]
 800598a:	2301      	movs	r3, #1
 800598c:	4628      	mov	r0, r5
 800598e:	47b0      	blx	r6
 8005990:	1c41      	adds	r1, r0, #1
 8005992:	d1c7      	bne.n	8005924 <__sflush_r+0x30>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d0c4      	beq.n	8005924 <__sflush_r+0x30>
 800599a:	2b1d      	cmp	r3, #29
 800599c:	d001      	beq.n	80059a2 <__sflush_r+0xae>
 800599e:	2b16      	cmp	r3, #22
 80059a0:	d101      	bne.n	80059a6 <__sflush_r+0xb2>
 80059a2:	602f      	str	r7, [r5, #0]
 80059a4:	e7b2      	b.n	800590c <__sflush_r+0x18>
 80059a6:	89a3      	ldrh	r3, [r4, #12]
 80059a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059ac:	81a3      	strh	r3, [r4, #12]
 80059ae:	e7ae      	b.n	800590e <__sflush_r+0x1a>
 80059b0:	690f      	ldr	r7, [r1, #16]
 80059b2:	2f00      	cmp	r7, #0
 80059b4:	d0aa      	beq.n	800590c <__sflush_r+0x18>
 80059b6:	0793      	lsls	r3, r2, #30
 80059b8:	bf18      	it	ne
 80059ba:	2300      	movne	r3, #0
 80059bc:	680e      	ldr	r6, [r1, #0]
 80059be:	bf08      	it	eq
 80059c0:	694b      	ldreq	r3, [r1, #20]
 80059c2:	1bf6      	subs	r6, r6, r7
 80059c4:	600f      	str	r7, [r1, #0]
 80059c6:	608b      	str	r3, [r1, #8]
 80059c8:	2e00      	cmp	r6, #0
 80059ca:	dd9f      	ble.n	800590c <__sflush_r+0x18>
 80059cc:	4633      	mov	r3, r6
 80059ce:	463a      	mov	r2, r7
 80059d0:	4628      	mov	r0, r5
 80059d2:	6a21      	ldr	r1, [r4, #32]
 80059d4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80059d8:	47e0      	blx	ip
 80059da:	2800      	cmp	r0, #0
 80059dc:	dc06      	bgt.n	80059ec <__sflush_r+0xf8>
 80059de:	89a3      	ldrh	r3, [r4, #12]
 80059e0:	f04f 30ff 	mov.w	r0, #4294967295
 80059e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059e8:	81a3      	strh	r3, [r4, #12]
 80059ea:	e790      	b.n	800590e <__sflush_r+0x1a>
 80059ec:	4407      	add	r7, r0
 80059ee:	1a36      	subs	r6, r6, r0
 80059f0:	e7ea      	b.n	80059c8 <__sflush_r+0xd4>
 80059f2:	bf00      	nop
 80059f4:	20400001 	.word	0x20400001

080059f8 <_fflush_r>:
 80059f8:	b538      	push	{r3, r4, r5, lr}
 80059fa:	690b      	ldr	r3, [r1, #16]
 80059fc:	4605      	mov	r5, r0
 80059fe:	460c      	mov	r4, r1
 8005a00:	b913      	cbnz	r3, 8005a08 <_fflush_r+0x10>
 8005a02:	2500      	movs	r5, #0
 8005a04:	4628      	mov	r0, r5
 8005a06:	bd38      	pop	{r3, r4, r5, pc}
 8005a08:	b118      	cbz	r0, 8005a12 <_fflush_r+0x1a>
 8005a0a:	6983      	ldr	r3, [r0, #24]
 8005a0c:	b90b      	cbnz	r3, 8005a12 <_fflush_r+0x1a>
 8005a0e:	f000 f887 	bl	8005b20 <__sinit>
 8005a12:	4b14      	ldr	r3, [pc, #80]	; (8005a64 <_fflush_r+0x6c>)
 8005a14:	429c      	cmp	r4, r3
 8005a16:	d11b      	bne.n	8005a50 <_fflush_r+0x58>
 8005a18:	686c      	ldr	r4, [r5, #4]
 8005a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0ef      	beq.n	8005a02 <_fflush_r+0xa>
 8005a22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a24:	07d0      	lsls	r0, r2, #31
 8005a26:	d404      	bmi.n	8005a32 <_fflush_r+0x3a>
 8005a28:	0599      	lsls	r1, r3, #22
 8005a2a:	d402      	bmi.n	8005a32 <_fflush_r+0x3a>
 8005a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a2e:	f000 f91a 	bl	8005c66 <__retarget_lock_acquire_recursive>
 8005a32:	4628      	mov	r0, r5
 8005a34:	4621      	mov	r1, r4
 8005a36:	f7ff ff5d 	bl	80058f4 <__sflush_r>
 8005a3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a3c:	4605      	mov	r5, r0
 8005a3e:	07da      	lsls	r2, r3, #31
 8005a40:	d4e0      	bmi.n	8005a04 <_fflush_r+0xc>
 8005a42:	89a3      	ldrh	r3, [r4, #12]
 8005a44:	059b      	lsls	r3, r3, #22
 8005a46:	d4dd      	bmi.n	8005a04 <_fflush_r+0xc>
 8005a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a4a:	f000 f90d 	bl	8005c68 <__retarget_lock_release_recursive>
 8005a4e:	e7d9      	b.n	8005a04 <_fflush_r+0xc>
 8005a50:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <_fflush_r+0x70>)
 8005a52:	429c      	cmp	r4, r3
 8005a54:	d101      	bne.n	8005a5a <_fflush_r+0x62>
 8005a56:	68ac      	ldr	r4, [r5, #8]
 8005a58:	e7df      	b.n	8005a1a <_fflush_r+0x22>
 8005a5a:	4b04      	ldr	r3, [pc, #16]	; (8005a6c <_fflush_r+0x74>)
 8005a5c:	429c      	cmp	r4, r3
 8005a5e:	bf08      	it	eq
 8005a60:	68ec      	ldreq	r4, [r5, #12]
 8005a62:	e7da      	b.n	8005a1a <_fflush_r+0x22>
 8005a64:	08006e10 	.word	0x08006e10
 8005a68:	08006e30 	.word	0x08006e30
 8005a6c:	08006df0 	.word	0x08006df0

08005a70 <std>:
 8005a70:	2300      	movs	r3, #0
 8005a72:	b510      	push	{r4, lr}
 8005a74:	4604      	mov	r4, r0
 8005a76:	e9c0 3300 	strd	r3, r3, [r0]
 8005a7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a7e:	6083      	str	r3, [r0, #8]
 8005a80:	8181      	strh	r1, [r0, #12]
 8005a82:	6643      	str	r3, [r0, #100]	; 0x64
 8005a84:	81c2      	strh	r2, [r0, #14]
 8005a86:	6183      	str	r3, [r0, #24]
 8005a88:	4619      	mov	r1, r3
 8005a8a:	2208      	movs	r2, #8
 8005a8c:	305c      	adds	r0, #92	; 0x5c
 8005a8e:	f7fe faff 	bl	8004090 <memset>
 8005a92:	4b05      	ldr	r3, [pc, #20]	; (8005aa8 <std+0x38>)
 8005a94:	6224      	str	r4, [r4, #32]
 8005a96:	6263      	str	r3, [r4, #36]	; 0x24
 8005a98:	4b04      	ldr	r3, [pc, #16]	; (8005aac <std+0x3c>)
 8005a9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a9c:	4b04      	ldr	r3, [pc, #16]	; (8005ab0 <std+0x40>)
 8005a9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005aa0:	4b04      	ldr	r3, [pc, #16]	; (8005ab4 <std+0x44>)
 8005aa2:	6323      	str	r3, [r4, #48]	; 0x30
 8005aa4:	bd10      	pop	{r4, pc}
 8005aa6:	bf00      	nop
 8005aa8:	08006931 	.word	0x08006931
 8005aac:	08006953 	.word	0x08006953
 8005ab0:	0800698b 	.word	0x0800698b
 8005ab4:	080069af 	.word	0x080069af

08005ab8 <_cleanup_r>:
 8005ab8:	4901      	ldr	r1, [pc, #4]	; (8005ac0 <_cleanup_r+0x8>)
 8005aba:	f000 b8af 	b.w	8005c1c <_fwalk_reent>
 8005abe:	bf00      	nop
 8005ac0:	080059f9 	.word	0x080059f9

08005ac4 <__sfmoreglue>:
 8005ac4:	2268      	movs	r2, #104	; 0x68
 8005ac6:	b570      	push	{r4, r5, r6, lr}
 8005ac8:	1e4d      	subs	r5, r1, #1
 8005aca:	4355      	muls	r5, r2
 8005acc:	460e      	mov	r6, r1
 8005ace:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005ad2:	f000 fd51 	bl	8006578 <_malloc_r>
 8005ad6:	4604      	mov	r4, r0
 8005ad8:	b140      	cbz	r0, 8005aec <__sfmoreglue+0x28>
 8005ada:	2100      	movs	r1, #0
 8005adc:	e9c0 1600 	strd	r1, r6, [r0]
 8005ae0:	300c      	adds	r0, #12
 8005ae2:	60a0      	str	r0, [r4, #8]
 8005ae4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ae8:	f7fe fad2 	bl	8004090 <memset>
 8005aec:	4620      	mov	r0, r4
 8005aee:	bd70      	pop	{r4, r5, r6, pc}

08005af0 <__sfp_lock_acquire>:
 8005af0:	4801      	ldr	r0, [pc, #4]	; (8005af8 <__sfp_lock_acquire+0x8>)
 8005af2:	f000 b8b8 	b.w	8005c66 <__retarget_lock_acquire_recursive>
 8005af6:	bf00      	nop
 8005af8:	20000309 	.word	0x20000309

08005afc <__sfp_lock_release>:
 8005afc:	4801      	ldr	r0, [pc, #4]	; (8005b04 <__sfp_lock_release+0x8>)
 8005afe:	f000 b8b3 	b.w	8005c68 <__retarget_lock_release_recursive>
 8005b02:	bf00      	nop
 8005b04:	20000309 	.word	0x20000309

08005b08 <__sinit_lock_acquire>:
 8005b08:	4801      	ldr	r0, [pc, #4]	; (8005b10 <__sinit_lock_acquire+0x8>)
 8005b0a:	f000 b8ac 	b.w	8005c66 <__retarget_lock_acquire_recursive>
 8005b0e:	bf00      	nop
 8005b10:	2000030a 	.word	0x2000030a

08005b14 <__sinit_lock_release>:
 8005b14:	4801      	ldr	r0, [pc, #4]	; (8005b1c <__sinit_lock_release+0x8>)
 8005b16:	f000 b8a7 	b.w	8005c68 <__retarget_lock_release_recursive>
 8005b1a:	bf00      	nop
 8005b1c:	2000030a 	.word	0x2000030a

08005b20 <__sinit>:
 8005b20:	b510      	push	{r4, lr}
 8005b22:	4604      	mov	r4, r0
 8005b24:	f7ff fff0 	bl	8005b08 <__sinit_lock_acquire>
 8005b28:	69a3      	ldr	r3, [r4, #24]
 8005b2a:	b11b      	cbz	r3, 8005b34 <__sinit+0x14>
 8005b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b30:	f7ff bff0 	b.w	8005b14 <__sinit_lock_release>
 8005b34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005b38:	6523      	str	r3, [r4, #80]	; 0x50
 8005b3a:	4b13      	ldr	r3, [pc, #76]	; (8005b88 <__sinit+0x68>)
 8005b3c:	4a13      	ldr	r2, [pc, #76]	; (8005b8c <__sinit+0x6c>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	62a2      	str	r2, [r4, #40]	; 0x28
 8005b42:	42a3      	cmp	r3, r4
 8005b44:	bf08      	it	eq
 8005b46:	2301      	moveq	r3, #1
 8005b48:	4620      	mov	r0, r4
 8005b4a:	bf08      	it	eq
 8005b4c:	61a3      	streq	r3, [r4, #24]
 8005b4e:	f000 f81f 	bl	8005b90 <__sfp>
 8005b52:	6060      	str	r0, [r4, #4]
 8005b54:	4620      	mov	r0, r4
 8005b56:	f000 f81b 	bl	8005b90 <__sfp>
 8005b5a:	60a0      	str	r0, [r4, #8]
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	f000 f817 	bl	8005b90 <__sfp>
 8005b62:	2200      	movs	r2, #0
 8005b64:	2104      	movs	r1, #4
 8005b66:	60e0      	str	r0, [r4, #12]
 8005b68:	6860      	ldr	r0, [r4, #4]
 8005b6a:	f7ff ff81 	bl	8005a70 <std>
 8005b6e:	2201      	movs	r2, #1
 8005b70:	2109      	movs	r1, #9
 8005b72:	68a0      	ldr	r0, [r4, #8]
 8005b74:	f7ff ff7c 	bl	8005a70 <std>
 8005b78:	2202      	movs	r2, #2
 8005b7a:	2112      	movs	r1, #18
 8005b7c:	68e0      	ldr	r0, [r4, #12]
 8005b7e:	f7ff ff77 	bl	8005a70 <std>
 8005b82:	2301      	movs	r3, #1
 8005b84:	61a3      	str	r3, [r4, #24]
 8005b86:	e7d1      	b.n	8005b2c <__sinit+0xc>
 8005b88:	08006d28 	.word	0x08006d28
 8005b8c:	08005ab9 	.word	0x08005ab9

08005b90 <__sfp>:
 8005b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b92:	4607      	mov	r7, r0
 8005b94:	f7ff ffac 	bl	8005af0 <__sfp_lock_acquire>
 8005b98:	4b1e      	ldr	r3, [pc, #120]	; (8005c14 <__sfp+0x84>)
 8005b9a:	681e      	ldr	r6, [r3, #0]
 8005b9c:	69b3      	ldr	r3, [r6, #24]
 8005b9e:	b913      	cbnz	r3, 8005ba6 <__sfp+0x16>
 8005ba0:	4630      	mov	r0, r6
 8005ba2:	f7ff ffbd 	bl	8005b20 <__sinit>
 8005ba6:	3648      	adds	r6, #72	; 0x48
 8005ba8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005bac:	3b01      	subs	r3, #1
 8005bae:	d503      	bpl.n	8005bb8 <__sfp+0x28>
 8005bb0:	6833      	ldr	r3, [r6, #0]
 8005bb2:	b30b      	cbz	r3, 8005bf8 <__sfp+0x68>
 8005bb4:	6836      	ldr	r6, [r6, #0]
 8005bb6:	e7f7      	b.n	8005ba8 <__sfp+0x18>
 8005bb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005bbc:	b9d5      	cbnz	r5, 8005bf4 <__sfp+0x64>
 8005bbe:	4b16      	ldr	r3, [pc, #88]	; (8005c18 <__sfp+0x88>)
 8005bc0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005bc4:	60e3      	str	r3, [r4, #12]
 8005bc6:	6665      	str	r5, [r4, #100]	; 0x64
 8005bc8:	f000 f84c 	bl	8005c64 <__retarget_lock_init_recursive>
 8005bcc:	f7ff ff96 	bl	8005afc <__sfp_lock_release>
 8005bd0:	2208      	movs	r2, #8
 8005bd2:	4629      	mov	r1, r5
 8005bd4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005bd8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005bdc:	6025      	str	r5, [r4, #0]
 8005bde:	61a5      	str	r5, [r4, #24]
 8005be0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005be4:	f7fe fa54 	bl	8004090 <memset>
 8005be8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005bec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bf4:	3468      	adds	r4, #104	; 0x68
 8005bf6:	e7d9      	b.n	8005bac <__sfp+0x1c>
 8005bf8:	2104      	movs	r1, #4
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	f7ff ff62 	bl	8005ac4 <__sfmoreglue>
 8005c00:	4604      	mov	r4, r0
 8005c02:	6030      	str	r0, [r6, #0]
 8005c04:	2800      	cmp	r0, #0
 8005c06:	d1d5      	bne.n	8005bb4 <__sfp+0x24>
 8005c08:	f7ff ff78 	bl	8005afc <__sfp_lock_release>
 8005c0c:	230c      	movs	r3, #12
 8005c0e:	603b      	str	r3, [r7, #0]
 8005c10:	e7ee      	b.n	8005bf0 <__sfp+0x60>
 8005c12:	bf00      	nop
 8005c14:	08006d28 	.word	0x08006d28
 8005c18:	ffff0001 	.word	0xffff0001

08005c1c <_fwalk_reent>:
 8005c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c20:	4606      	mov	r6, r0
 8005c22:	4688      	mov	r8, r1
 8005c24:	2700      	movs	r7, #0
 8005c26:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005c2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c2e:	f1b9 0901 	subs.w	r9, r9, #1
 8005c32:	d505      	bpl.n	8005c40 <_fwalk_reent+0x24>
 8005c34:	6824      	ldr	r4, [r4, #0]
 8005c36:	2c00      	cmp	r4, #0
 8005c38:	d1f7      	bne.n	8005c2a <_fwalk_reent+0xe>
 8005c3a:	4638      	mov	r0, r7
 8005c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c40:	89ab      	ldrh	r3, [r5, #12]
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d907      	bls.n	8005c56 <_fwalk_reent+0x3a>
 8005c46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	d003      	beq.n	8005c56 <_fwalk_reent+0x3a>
 8005c4e:	4629      	mov	r1, r5
 8005c50:	4630      	mov	r0, r6
 8005c52:	47c0      	blx	r8
 8005c54:	4307      	orrs	r7, r0
 8005c56:	3568      	adds	r5, #104	; 0x68
 8005c58:	e7e9      	b.n	8005c2e <_fwalk_reent+0x12>
	...

08005c5c <_localeconv_r>:
 8005c5c:	4800      	ldr	r0, [pc, #0]	; (8005c60 <_localeconv_r+0x4>)
 8005c5e:	4770      	bx	lr
 8005c60:	20000160 	.word	0x20000160

08005c64 <__retarget_lock_init_recursive>:
 8005c64:	4770      	bx	lr

08005c66 <__retarget_lock_acquire_recursive>:
 8005c66:	4770      	bx	lr

08005c68 <__retarget_lock_release_recursive>:
 8005c68:	4770      	bx	lr

08005c6a <__swhatbuf_r>:
 8005c6a:	b570      	push	{r4, r5, r6, lr}
 8005c6c:	460e      	mov	r6, r1
 8005c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c72:	4614      	mov	r4, r2
 8005c74:	2900      	cmp	r1, #0
 8005c76:	461d      	mov	r5, r3
 8005c78:	b096      	sub	sp, #88	; 0x58
 8005c7a:	da08      	bge.n	8005c8e <__swhatbuf_r+0x24>
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005c82:	602a      	str	r2, [r5, #0]
 8005c84:	061a      	lsls	r2, r3, #24
 8005c86:	d410      	bmi.n	8005caa <__swhatbuf_r+0x40>
 8005c88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c8c:	e00e      	b.n	8005cac <__swhatbuf_r+0x42>
 8005c8e:	466a      	mov	r2, sp
 8005c90:	f000 fee4 	bl	8006a5c <_fstat_r>
 8005c94:	2800      	cmp	r0, #0
 8005c96:	dbf1      	blt.n	8005c7c <__swhatbuf_r+0x12>
 8005c98:	9a01      	ldr	r2, [sp, #4]
 8005c9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c9e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005ca2:	425a      	negs	r2, r3
 8005ca4:	415a      	adcs	r2, r3
 8005ca6:	602a      	str	r2, [r5, #0]
 8005ca8:	e7ee      	b.n	8005c88 <__swhatbuf_r+0x1e>
 8005caa:	2340      	movs	r3, #64	; 0x40
 8005cac:	2000      	movs	r0, #0
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	b016      	add	sp, #88	; 0x58
 8005cb2:	bd70      	pop	{r4, r5, r6, pc}

08005cb4 <__smakebuf_r>:
 8005cb4:	898b      	ldrh	r3, [r1, #12]
 8005cb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cb8:	079d      	lsls	r5, r3, #30
 8005cba:	4606      	mov	r6, r0
 8005cbc:	460c      	mov	r4, r1
 8005cbe:	d507      	bpl.n	8005cd0 <__smakebuf_r+0x1c>
 8005cc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005cc4:	6023      	str	r3, [r4, #0]
 8005cc6:	6123      	str	r3, [r4, #16]
 8005cc8:	2301      	movs	r3, #1
 8005cca:	6163      	str	r3, [r4, #20]
 8005ccc:	b002      	add	sp, #8
 8005cce:	bd70      	pop	{r4, r5, r6, pc}
 8005cd0:	466a      	mov	r2, sp
 8005cd2:	ab01      	add	r3, sp, #4
 8005cd4:	f7ff ffc9 	bl	8005c6a <__swhatbuf_r>
 8005cd8:	9900      	ldr	r1, [sp, #0]
 8005cda:	4605      	mov	r5, r0
 8005cdc:	4630      	mov	r0, r6
 8005cde:	f000 fc4b 	bl	8006578 <_malloc_r>
 8005ce2:	b948      	cbnz	r0, 8005cf8 <__smakebuf_r+0x44>
 8005ce4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ce8:	059a      	lsls	r2, r3, #22
 8005cea:	d4ef      	bmi.n	8005ccc <__smakebuf_r+0x18>
 8005cec:	f023 0303 	bic.w	r3, r3, #3
 8005cf0:	f043 0302 	orr.w	r3, r3, #2
 8005cf4:	81a3      	strh	r3, [r4, #12]
 8005cf6:	e7e3      	b.n	8005cc0 <__smakebuf_r+0xc>
 8005cf8:	4b0d      	ldr	r3, [pc, #52]	; (8005d30 <__smakebuf_r+0x7c>)
 8005cfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8005cfc:	89a3      	ldrh	r3, [r4, #12]
 8005cfe:	6020      	str	r0, [r4, #0]
 8005d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d04:	81a3      	strh	r3, [r4, #12]
 8005d06:	9b00      	ldr	r3, [sp, #0]
 8005d08:	6120      	str	r0, [r4, #16]
 8005d0a:	6163      	str	r3, [r4, #20]
 8005d0c:	9b01      	ldr	r3, [sp, #4]
 8005d0e:	b15b      	cbz	r3, 8005d28 <__smakebuf_r+0x74>
 8005d10:	4630      	mov	r0, r6
 8005d12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d16:	f000 feb3 	bl	8006a80 <_isatty_r>
 8005d1a:	b128      	cbz	r0, 8005d28 <__smakebuf_r+0x74>
 8005d1c:	89a3      	ldrh	r3, [r4, #12]
 8005d1e:	f023 0303 	bic.w	r3, r3, #3
 8005d22:	f043 0301 	orr.w	r3, r3, #1
 8005d26:	81a3      	strh	r3, [r4, #12]
 8005d28:	89a0      	ldrh	r0, [r4, #12]
 8005d2a:	4305      	orrs	r5, r0
 8005d2c:	81a5      	strh	r5, [r4, #12]
 8005d2e:	e7cd      	b.n	8005ccc <__smakebuf_r+0x18>
 8005d30:	08005ab9 	.word	0x08005ab9

08005d34 <malloc>:
 8005d34:	4b02      	ldr	r3, [pc, #8]	; (8005d40 <malloc+0xc>)
 8005d36:	4601      	mov	r1, r0
 8005d38:	6818      	ldr	r0, [r3, #0]
 8005d3a:	f000 bc1d 	b.w	8006578 <_malloc_r>
 8005d3e:	bf00      	nop
 8005d40:	2000000c 	.word	0x2000000c

08005d44 <memchr>:
 8005d44:	4603      	mov	r3, r0
 8005d46:	b510      	push	{r4, lr}
 8005d48:	b2c9      	uxtb	r1, r1
 8005d4a:	4402      	add	r2, r0
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	4618      	mov	r0, r3
 8005d50:	d101      	bne.n	8005d56 <memchr+0x12>
 8005d52:	2000      	movs	r0, #0
 8005d54:	e003      	b.n	8005d5e <memchr+0x1a>
 8005d56:	7804      	ldrb	r4, [r0, #0]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	428c      	cmp	r4, r1
 8005d5c:	d1f6      	bne.n	8005d4c <memchr+0x8>
 8005d5e:	bd10      	pop	{r4, pc}

08005d60 <memcpy>:
 8005d60:	440a      	add	r2, r1
 8005d62:	4291      	cmp	r1, r2
 8005d64:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d68:	d100      	bne.n	8005d6c <memcpy+0xc>
 8005d6a:	4770      	bx	lr
 8005d6c:	b510      	push	{r4, lr}
 8005d6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d72:	4291      	cmp	r1, r2
 8005d74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d78:	d1f9      	bne.n	8005d6e <memcpy+0xe>
 8005d7a:	bd10      	pop	{r4, pc}

08005d7c <_Balloc>:
 8005d7c:	b570      	push	{r4, r5, r6, lr}
 8005d7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005d80:	4604      	mov	r4, r0
 8005d82:	460d      	mov	r5, r1
 8005d84:	b976      	cbnz	r6, 8005da4 <_Balloc+0x28>
 8005d86:	2010      	movs	r0, #16
 8005d88:	f7ff ffd4 	bl	8005d34 <malloc>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	6260      	str	r0, [r4, #36]	; 0x24
 8005d90:	b920      	cbnz	r0, 8005d9c <_Balloc+0x20>
 8005d92:	2166      	movs	r1, #102	; 0x66
 8005d94:	4b17      	ldr	r3, [pc, #92]	; (8005df4 <_Balloc+0x78>)
 8005d96:	4818      	ldr	r0, [pc, #96]	; (8005df8 <_Balloc+0x7c>)
 8005d98:	f000 fe20 	bl	80069dc <__assert_func>
 8005d9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005da0:	6006      	str	r6, [r0, #0]
 8005da2:	60c6      	str	r6, [r0, #12]
 8005da4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005da6:	68f3      	ldr	r3, [r6, #12]
 8005da8:	b183      	cbz	r3, 8005dcc <_Balloc+0x50>
 8005daa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005db2:	b9b8      	cbnz	r0, 8005de4 <_Balloc+0x68>
 8005db4:	2101      	movs	r1, #1
 8005db6:	fa01 f605 	lsl.w	r6, r1, r5
 8005dba:	1d72      	adds	r2, r6, #5
 8005dbc:	4620      	mov	r0, r4
 8005dbe:	0092      	lsls	r2, r2, #2
 8005dc0:	f000 fb5e 	bl	8006480 <_calloc_r>
 8005dc4:	b160      	cbz	r0, 8005de0 <_Balloc+0x64>
 8005dc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005dca:	e00e      	b.n	8005dea <_Balloc+0x6e>
 8005dcc:	2221      	movs	r2, #33	; 0x21
 8005dce:	2104      	movs	r1, #4
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f000 fb55 	bl	8006480 <_calloc_r>
 8005dd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dd8:	60f0      	str	r0, [r6, #12]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1e4      	bne.n	8005daa <_Balloc+0x2e>
 8005de0:	2000      	movs	r0, #0
 8005de2:	bd70      	pop	{r4, r5, r6, pc}
 8005de4:	6802      	ldr	r2, [r0, #0]
 8005de6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005dea:	2300      	movs	r3, #0
 8005dec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005df0:	e7f7      	b.n	8005de2 <_Balloc+0x66>
 8005df2:	bf00      	nop
 8005df4:	08006d6d 	.word	0x08006d6d
 8005df8:	08006e50 	.word	0x08006e50

08005dfc <_Bfree>:
 8005dfc:	b570      	push	{r4, r5, r6, lr}
 8005dfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005e00:	4605      	mov	r5, r0
 8005e02:	460c      	mov	r4, r1
 8005e04:	b976      	cbnz	r6, 8005e24 <_Bfree+0x28>
 8005e06:	2010      	movs	r0, #16
 8005e08:	f7ff ff94 	bl	8005d34 <malloc>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	6268      	str	r0, [r5, #36]	; 0x24
 8005e10:	b920      	cbnz	r0, 8005e1c <_Bfree+0x20>
 8005e12:	218a      	movs	r1, #138	; 0x8a
 8005e14:	4b08      	ldr	r3, [pc, #32]	; (8005e38 <_Bfree+0x3c>)
 8005e16:	4809      	ldr	r0, [pc, #36]	; (8005e3c <_Bfree+0x40>)
 8005e18:	f000 fde0 	bl	80069dc <__assert_func>
 8005e1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e20:	6006      	str	r6, [r0, #0]
 8005e22:	60c6      	str	r6, [r0, #12]
 8005e24:	b13c      	cbz	r4, 8005e36 <_Bfree+0x3a>
 8005e26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005e28:	6862      	ldr	r2, [r4, #4]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e30:	6021      	str	r1, [r4, #0]
 8005e32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005e36:	bd70      	pop	{r4, r5, r6, pc}
 8005e38:	08006d6d 	.word	0x08006d6d
 8005e3c:	08006e50 	.word	0x08006e50

08005e40 <__multadd>:
 8005e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e44:	4607      	mov	r7, r0
 8005e46:	460c      	mov	r4, r1
 8005e48:	461e      	mov	r6, r3
 8005e4a:	2000      	movs	r0, #0
 8005e4c:	690d      	ldr	r5, [r1, #16]
 8005e4e:	f101 0c14 	add.w	ip, r1, #20
 8005e52:	f8dc 3000 	ldr.w	r3, [ip]
 8005e56:	3001      	adds	r0, #1
 8005e58:	b299      	uxth	r1, r3
 8005e5a:	fb02 6101 	mla	r1, r2, r1, r6
 8005e5e:	0c1e      	lsrs	r6, r3, #16
 8005e60:	0c0b      	lsrs	r3, r1, #16
 8005e62:	fb02 3306 	mla	r3, r2, r6, r3
 8005e66:	b289      	uxth	r1, r1
 8005e68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e6c:	4285      	cmp	r5, r0
 8005e6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e72:	f84c 1b04 	str.w	r1, [ip], #4
 8005e76:	dcec      	bgt.n	8005e52 <__multadd+0x12>
 8005e78:	b30e      	cbz	r6, 8005ebe <__multadd+0x7e>
 8005e7a:	68a3      	ldr	r3, [r4, #8]
 8005e7c:	42ab      	cmp	r3, r5
 8005e7e:	dc19      	bgt.n	8005eb4 <__multadd+0x74>
 8005e80:	6861      	ldr	r1, [r4, #4]
 8005e82:	4638      	mov	r0, r7
 8005e84:	3101      	adds	r1, #1
 8005e86:	f7ff ff79 	bl	8005d7c <_Balloc>
 8005e8a:	4680      	mov	r8, r0
 8005e8c:	b928      	cbnz	r0, 8005e9a <__multadd+0x5a>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	21b5      	movs	r1, #181	; 0xb5
 8005e92:	4b0c      	ldr	r3, [pc, #48]	; (8005ec4 <__multadd+0x84>)
 8005e94:	480c      	ldr	r0, [pc, #48]	; (8005ec8 <__multadd+0x88>)
 8005e96:	f000 fda1 	bl	80069dc <__assert_func>
 8005e9a:	6922      	ldr	r2, [r4, #16]
 8005e9c:	f104 010c 	add.w	r1, r4, #12
 8005ea0:	3202      	adds	r2, #2
 8005ea2:	0092      	lsls	r2, r2, #2
 8005ea4:	300c      	adds	r0, #12
 8005ea6:	f7ff ff5b 	bl	8005d60 <memcpy>
 8005eaa:	4621      	mov	r1, r4
 8005eac:	4638      	mov	r0, r7
 8005eae:	f7ff ffa5 	bl	8005dfc <_Bfree>
 8005eb2:	4644      	mov	r4, r8
 8005eb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005eb8:	3501      	adds	r5, #1
 8005eba:	615e      	str	r6, [r3, #20]
 8005ebc:	6125      	str	r5, [r4, #16]
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ec4:	08006ddf 	.word	0x08006ddf
 8005ec8:	08006e50 	.word	0x08006e50

08005ecc <__hi0bits>:
 8005ecc:	0c02      	lsrs	r2, r0, #16
 8005ece:	0412      	lsls	r2, r2, #16
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	b9ca      	cbnz	r2, 8005f08 <__hi0bits+0x3c>
 8005ed4:	0403      	lsls	r3, r0, #16
 8005ed6:	2010      	movs	r0, #16
 8005ed8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005edc:	bf04      	itt	eq
 8005ede:	021b      	lsleq	r3, r3, #8
 8005ee0:	3008      	addeq	r0, #8
 8005ee2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005ee6:	bf04      	itt	eq
 8005ee8:	011b      	lsleq	r3, r3, #4
 8005eea:	3004      	addeq	r0, #4
 8005eec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005ef0:	bf04      	itt	eq
 8005ef2:	009b      	lsleq	r3, r3, #2
 8005ef4:	3002      	addeq	r0, #2
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	db05      	blt.n	8005f06 <__hi0bits+0x3a>
 8005efa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005efe:	f100 0001 	add.w	r0, r0, #1
 8005f02:	bf08      	it	eq
 8005f04:	2020      	moveq	r0, #32
 8005f06:	4770      	bx	lr
 8005f08:	2000      	movs	r0, #0
 8005f0a:	e7e5      	b.n	8005ed8 <__hi0bits+0xc>

08005f0c <__lo0bits>:
 8005f0c:	6803      	ldr	r3, [r0, #0]
 8005f0e:	4602      	mov	r2, r0
 8005f10:	f013 0007 	ands.w	r0, r3, #7
 8005f14:	d00b      	beq.n	8005f2e <__lo0bits+0x22>
 8005f16:	07d9      	lsls	r1, r3, #31
 8005f18:	d421      	bmi.n	8005f5e <__lo0bits+0x52>
 8005f1a:	0798      	lsls	r0, r3, #30
 8005f1c:	bf49      	itett	mi
 8005f1e:	085b      	lsrmi	r3, r3, #1
 8005f20:	089b      	lsrpl	r3, r3, #2
 8005f22:	2001      	movmi	r0, #1
 8005f24:	6013      	strmi	r3, [r2, #0]
 8005f26:	bf5c      	itt	pl
 8005f28:	2002      	movpl	r0, #2
 8005f2a:	6013      	strpl	r3, [r2, #0]
 8005f2c:	4770      	bx	lr
 8005f2e:	b299      	uxth	r1, r3
 8005f30:	b909      	cbnz	r1, 8005f36 <__lo0bits+0x2a>
 8005f32:	2010      	movs	r0, #16
 8005f34:	0c1b      	lsrs	r3, r3, #16
 8005f36:	b2d9      	uxtb	r1, r3
 8005f38:	b909      	cbnz	r1, 8005f3e <__lo0bits+0x32>
 8005f3a:	3008      	adds	r0, #8
 8005f3c:	0a1b      	lsrs	r3, r3, #8
 8005f3e:	0719      	lsls	r1, r3, #28
 8005f40:	bf04      	itt	eq
 8005f42:	091b      	lsreq	r3, r3, #4
 8005f44:	3004      	addeq	r0, #4
 8005f46:	0799      	lsls	r1, r3, #30
 8005f48:	bf04      	itt	eq
 8005f4a:	089b      	lsreq	r3, r3, #2
 8005f4c:	3002      	addeq	r0, #2
 8005f4e:	07d9      	lsls	r1, r3, #31
 8005f50:	d403      	bmi.n	8005f5a <__lo0bits+0x4e>
 8005f52:	085b      	lsrs	r3, r3, #1
 8005f54:	f100 0001 	add.w	r0, r0, #1
 8005f58:	d003      	beq.n	8005f62 <__lo0bits+0x56>
 8005f5a:	6013      	str	r3, [r2, #0]
 8005f5c:	4770      	bx	lr
 8005f5e:	2000      	movs	r0, #0
 8005f60:	4770      	bx	lr
 8005f62:	2020      	movs	r0, #32
 8005f64:	4770      	bx	lr
	...

08005f68 <__i2b>:
 8005f68:	b510      	push	{r4, lr}
 8005f6a:	460c      	mov	r4, r1
 8005f6c:	2101      	movs	r1, #1
 8005f6e:	f7ff ff05 	bl	8005d7c <_Balloc>
 8005f72:	4602      	mov	r2, r0
 8005f74:	b928      	cbnz	r0, 8005f82 <__i2b+0x1a>
 8005f76:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005f7a:	4b04      	ldr	r3, [pc, #16]	; (8005f8c <__i2b+0x24>)
 8005f7c:	4804      	ldr	r0, [pc, #16]	; (8005f90 <__i2b+0x28>)
 8005f7e:	f000 fd2d 	bl	80069dc <__assert_func>
 8005f82:	2301      	movs	r3, #1
 8005f84:	6144      	str	r4, [r0, #20]
 8005f86:	6103      	str	r3, [r0, #16]
 8005f88:	bd10      	pop	{r4, pc}
 8005f8a:	bf00      	nop
 8005f8c:	08006ddf 	.word	0x08006ddf
 8005f90:	08006e50 	.word	0x08006e50

08005f94 <__multiply>:
 8005f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f98:	4691      	mov	r9, r2
 8005f9a:	690a      	ldr	r2, [r1, #16]
 8005f9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005fa0:	460c      	mov	r4, r1
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	bfbe      	ittt	lt
 8005fa6:	460b      	movlt	r3, r1
 8005fa8:	464c      	movlt	r4, r9
 8005faa:	4699      	movlt	r9, r3
 8005fac:	6927      	ldr	r7, [r4, #16]
 8005fae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005fb2:	68a3      	ldr	r3, [r4, #8]
 8005fb4:	6861      	ldr	r1, [r4, #4]
 8005fb6:	eb07 060a 	add.w	r6, r7, sl
 8005fba:	42b3      	cmp	r3, r6
 8005fbc:	b085      	sub	sp, #20
 8005fbe:	bfb8      	it	lt
 8005fc0:	3101      	addlt	r1, #1
 8005fc2:	f7ff fedb 	bl	8005d7c <_Balloc>
 8005fc6:	b930      	cbnz	r0, 8005fd6 <__multiply+0x42>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	f240 115d 	movw	r1, #349	; 0x15d
 8005fce:	4b43      	ldr	r3, [pc, #268]	; (80060dc <__multiply+0x148>)
 8005fd0:	4843      	ldr	r0, [pc, #268]	; (80060e0 <__multiply+0x14c>)
 8005fd2:	f000 fd03 	bl	80069dc <__assert_func>
 8005fd6:	f100 0514 	add.w	r5, r0, #20
 8005fda:	462b      	mov	r3, r5
 8005fdc:	2200      	movs	r2, #0
 8005fde:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005fe2:	4543      	cmp	r3, r8
 8005fe4:	d321      	bcc.n	800602a <__multiply+0x96>
 8005fe6:	f104 0314 	add.w	r3, r4, #20
 8005fea:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005fee:	f109 0314 	add.w	r3, r9, #20
 8005ff2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005ff6:	9202      	str	r2, [sp, #8]
 8005ff8:	1b3a      	subs	r2, r7, r4
 8005ffa:	3a15      	subs	r2, #21
 8005ffc:	f022 0203 	bic.w	r2, r2, #3
 8006000:	3204      	adds	r2, #4
 8006002:	f104 0115 	add.w	r1, r4, #21
 8006006:	428f      	cmp	r7, r1
 8006008:	bf38      	it	cc
 800600a:	2204      	movcc	r2, #4
 800600c:	9201      	str	r2, [sp, #4]
 800600e:	9a02      	ldr	r2, [sp, #8]
 8006010:	9303      	str	r3, [sp, #12]
 8006012:	429a      	cmp	r2, r3
 8006014:	d80c      	bhi.n	8006030 <__multiply+0x9c>
 8006016:	2e00      	cmp	r6, #0
 8006018:	dd03      	ble.n	8006022 <__multiply+0x8e>
 800601a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800601e:	2b00      	cmp	r3, #0
 8006020:	d059      	beq.n	80060d6 <__multiply+0x142>
 8006022:	6106      	str	r6, [r0, #16]
 8006024:	b005      	add	sp, #20
 8006026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800602a:	f843 2b04 	str.w	r2, [r3], #4
 800602e:	e7d8      	b.n	8005fe2 <__multiply+0x4e>
 8006030:	f8b3 a000 	ldrh.w	sl, [r3]
 8006034:	f1ba 0f00 	cmp.w	sl, #0
 8006038:	d023      	beq.n	8006082 <__multiply+0xee>
 800603a:	46a9      	mov	r9, r5
 800603c:	f04f 0c00 	mov.w	ip, #0
 8006040:	f104 0e14 	add.w	lr, r4, #20
 8006044:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006048:	f8d9 1000 	ldr.w	r1, [r9]
 800604c:	fa1f fb82 	uxth.w	fp, r2
 8006050:	b289      	uxth	r1, r1
 8006052:	fb0a 110b 	mla	r1, sl, fp, r1
 8006056:	4461      	add	r1, ip
 8006058:	f8d9 c000 	ldr.w	ip, [r9]
 800605c:	0c12      	lsrs	r2, r2, #16
 800605e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006062:	fb0a c202 	mla	r2, sl, r2, ip
 8006066:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800606a:	b289      	uxth	r1, r1
 800606c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006070:	4577      	cmp	r7, lr
 8006072:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006076:	f849 1b04 	str.w	r1, [r9], #4
 800607a:	d8e3      	bhi.n	8006044 <__multiply+0xb0>
 800607c:	9a01      	ldr	r2, [sp, #4]
 800607e:	f845 c002 	str.w	ip, [r5, r2]
 8006082:	9a03      	ldr	r2, [sp, #12]
 8006084:	3304      	adds	r3, #4
 8006086:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800608a:	f1b9 0f00 	cmp.w	r9, #0
 800608e:	d020      	beq.n	80060d2 <__multiply+0x13e>
 8006090:	46ae      	mov	lr, r5
 8006092:	f04f 0a00 	mov.w	sl, #0
 8006096:	6829      	ldr	r1, [r5, #0]
 8006098:	f104 0c14 	add.w	ip, r4, #20
 800609c:	f8bc b000 	ldrh.w	fp, [ip]
 80060a0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80060a4:	b289      	uxth	r1, r1
 80060a6:	fb09 220b 	mla	r2, r9, fp, r2
 80060aa:	4492      	add	sl, r2
 80060ac:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80060b0:	f84e 1b04 	str.w	r1, [lr], #4
 80060b4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80060b8:	f8be 1000 	ldrh.w	r1, [lr]
 80060bc:	0c12      	lsrs	r2, r2, #16
 80060be:	fb09 1102 	mla	r1, r9, r2, r1
 80060c2:	4567      	cmp	r7, ip
 80060c4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80060c8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80060cc:	d8e6      	bhi.n	800609c <__multiply+0x108>
 80060ce:	9a01      	ldr	r2, [sp, #4]
 80060d0:	50a9      	str	r1, [r5, r2]
 80060d2:	3504      	adds	r5, #4
 80060d4:	e79b      	b.n	800600e <__multiply+0x7a>
 80060d6:	3e01      	subs	r6, #1
 80060d8:	e79d      	b.n	8006016 <__multiply+0x82>
 80060da:	bf00      	nop
 80060dc:	08006ddf 	.word	0x08006ddf
 80060e0:	08006e50 	.word	0x08006e50

080060e4 <__pow5mult>:
 80060e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e8:	4615      	mov	r5, r2
 80060ea:	f012 0203 	ands.w	r2, r2, #3
 80060ee:	4606      	mov	r6, r0
 80060f0:	460f      	mov	r7, r1
 80060f2:	d007      	beq.n	8006104 <__pow5mult+0x20>
 80060f4:	4c25      	ldr	r4, [pc, #148]	; (800618c <__pow5mult+0xa8>)
 80060f6:	3a01      	subs	r2, #1
 80060f8:	2300      	movs	r3, #0
 80060fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060fe:	f7ff fe9f 	bl	8005e40 <__multadd>
 8006102:	4607      	mov	r7, r0
 8006104:	10ad      	asrs	r5, r5, #2
 8006106:	d03d      	beq.n	8006184 <__pow5mult+0xa0>
 8006108:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800610a:	b97c      	cbnz	r4, 800612c <__pow5mult+0x48>
 800610c:	2010      	movs	r0, #16
 800610e:	f7ff fe11 	bl	8005d34 <malloc>
 8006112:	4602      	mov	r2, r0
 8006114:	6270      	str	r0, [r6, #36]	; 0x24
 8006116:	b928      	cbnz	r0, 8006124 <__pow5mult+0x40>
 8006118:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800611c:	4b1c      	ldr	r3, [pc, #112]	; (8006190 <__pow5mult+0xac>)
 800611e:	481d      	ldr	r0, [pc, #116]	; (8006194 <__pow5mult+0xb0>)
 8006120:	f000 fc5c 	bl	80069dc <__assert_func>
 8006124:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006128:	6004      	str	r4, [r0, #0]
 800612a:	60c4      	str	r4, [r0, #12]
 800612c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006130:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006134:	b94c      	cbnz	r4, 800614a <__pow5mult+0x66>
 8006136:	f240 2171 	movw	r1, #625	; 0x271
 800613a:	4630      	mov	r0, r6
 800613c:	f7ff ff14 	bl	8005f68 <__i2b>
 8006140:	2300      	movs	r3, #0
 8006142:	4604      	mov	r4, r0
 8006144:	f8c8 0008 	str.w	r0, [r8, #8]
 8006148:	6003      	str	r3, [r0, #0]
 800614a:	f04f 0900 	mov.w	r9, #0
 800614e:	07eb      	lsls	r3, r5, #31
 8006150:	d50a      	bpl.n	8006168 <__pow5mult+0x84>
 8006152:	4639      	mov	r1, r7
 8006154:	4622      	mov	r2, r4
 8006156:	4630      	mov	r0, r6
 8006158:	f7ff ff1c 	bl	8005f94 <__multiply>
 800615c:	4680      	mov	r8, r0
 800615e:	4639      	mov	r1, r7
 8006160:	4630      	mov	r0, r6
 8006162:	f7ff fe4b 	bl	8005dfc <_Bfree>
 8006166:	4647      	mov	r7, r8
 8006168:	106d      	asrs	r5, r5, #1
 800616a:	d00b      	beq.n	8006184 <__pow5mult+0xa0>
 800616c:	6820      	ldr	r0, [r4, #0]
 800616e:	b938      	cbnz	r0, 8006180 <__pow5mult+0x9c>
 8006170:	4622      	mov	r2, r4
 8006172:	4621      	mov	r1, r4
 8006174:	4630      	mov	r0, r6
 8006176:	f7ff ff0d 	bl	8005f94 <__multiply>
 800617a:	6020      	str	r0, [r4, #0]
 800617c:	f8c0 9000 	str.w	r9, [r0]
 8006180:	4604      	mov	r4, r0
 8006182:	e7e4      	b.n	800614e <__pow5mult+0x6a>
 8006184:	4638      	mov	r0, r7
 8006186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800618a:	bf00      	nop
 800618c:	08006fa0 	.word	0x08006fa0
 8006190:	08006d6d 	.word	0x08006d6d
 8006194:	08006e50 	.word	0x08006e50

08006198 <__lshift>:
 8006198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800619c:	460c      	mov	r4, r1
 800619e:	4607      	mov	r7, r0
 80061a0:	4691      	mov	r9, r2
 80061a2:	6923      	ldr	r3, [r4, #16]
 80061a4:	6849      	ldr	r1, [r1, #4]
 80061a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80061aa:	68a3      	ldr	r3, [r4, #8]
 80061ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80061b0:	f108 0601 	add.w	r6, r8, #1
 80061b4:	42b3      	cmp	r3, r6
 80061b6:	db0b      	blt.n	80061d0 <__lshift+0x38>
 80061b8:	4638      	mov	r0, r7
 80061ba:	f7ff fddf 	bl	8005d7c <_Balloc>
 80061be:	4605      	mov	r5, r0
 80061c0:	b948      	cbnz	r0, 80061d6 <__lshift+0x3e>
 80061c2:	4602      	mov	r2, r0
 80061c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80061c8:	4b29      	ldr	r3, [pc, #164]	; (8006270 <__lshift+0xd8>)
 80061ca:	482a      	ldr	r0, [pc, #168]	; (8006274 <__lshift+0xdc>)
 80061cc:	f000 fc06 	bl	80069dc <__assert_func>
 80061d0:	3101      	adds	r1, #1
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	e7ee      	b.n	80061b4 <__lshift+0x1c>
 80061d6:	2300      	movs	r3, #0
 80061d8:	f100 0114 	add.w	r1, r0, #20
 80061dc:	f100 0210 	add.w	r2, r0, #16
 80061e0:	4618      	mov	r0, r3
 80061e2:	4553      	cmp	r3, sl
 80061e4:	db37      	blt.n	8006256 <__lshift+0xbe>
 80061e6:	6920      	ldr	r0, [r4, #16]
 80061e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80061ec:	f104 0314 	add.w	r3, r4, #20
 80061f0:	f019 091f 	ands.w	r9, r9, #31
 80061f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061f8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80061fc:	d02f      	beq.n	800625e <__lshift+0xc6>
 80061fe:	468a      	mov	sl, r1
 8006200:	f04f 0c00 	mov.w	ip, #0
 8006204:	f1c9 0e20 	rsb	lr, r9, #32
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	fa02 f209 	lsl.w	r2, r2, r9
 800620e:	ea42 020c 	orr.w	r2, r2, ip
 8006212:	f84a 2b04 	str.w	r2, [sl], #4
 8006216:	f853 2b04 	ldr.w	r2, [r3], #4
 800621a:	4298      	cmp	r0, r3
 800621c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006220:	d8f2      	bhi.n	8006208 <__lshift+0x70>
 8006222:	1b03      	subs	r3, r0, r4
 8006224:	3b15      	subs	r3, #21
 8006226:	f023 0303 	bic.w	r3, r3, #3
 800622a:	3304      	adds	r3, #4
 800622c:	f104 0215 	add.w	r2, r4, #21
 8006230:	4290      	cmp	r0, r2
 8006232:	bf38      	it	cc
 8006234:	2304      	movcc	r3, #4
 8006236:	f841 c003 	str.w	ip, [r1, r3]
 800623a:	f1bc 0f00 	cmp.w	ip, #0
 800623e:	d001      	beq.n	8006244 <__lshift+0xac>
 8006240:	f108 0602 	add.w	r6, r8, #2
 8006244:	3e01      	subs	r6, #1
 8006246:	4638      	mov	r0, r7
 8006248:	4621      	mov	r1, r4
 800624a:	612e      	str	r6, [r5, #16]
 800624c:	f7ff fdd6 	bl	8005dfc <_Bfree>
 8006250:	4628      	mov	r0, r5
 8006252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006256:	f842 0f04 	str.w	r0, [r2, #4]!
 800625a:	3301      	adds	r3, #1
 800625c:	e7c1      	b.n	80061e2 <__lshift+0x4a>
 800625e:	3904      	subs	r1, #4
 8006260:	f853 2b04 	ldr.w	r2, [r3], #4
 8006264:	4298      	cmp	r0, r3
 8006266:	f841 2f04 	str.w	r2, [r1, #4]!
 800626a:	d8f9      	bhi.n	8006260 <__lshift+0xc8>
 800626c:	e7ea      	b.n	8006244 <__lshift+0xac>
 800626e:	bf00      	nop
 8006270:	08006ddf 	.word	0x08006ddf
 8006274:	08006e50 	.word	0x08006e50

08006278 <__mcmp>:
 8006278:	4603      	mov	r3, r0
 800627a:	690a      	ldr	r2, [r1, #16]
 800627c:	6900      	ldr	r0, [r0, #16]
 800627e:	b530      	push	{r4, r5, lr}
 8006280:	1a80      	subs	r0, r0, r2
 8006282:	d10d      	bne.n	80062a0 <__mcmp+0x28>
 8006284:	3314      	adds	r3, #20
 8006286:	3114      	adds	r1, #20
 8006288:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800628c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006290:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006294:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006298:	4295      	cmp	r5, r2
 800629a:	d002      	beq.n	80062a2 <__mcmp+0x2a>
 800629c:	d304      	bcc.n	80062a8 <__mcmp+0x30>
 800629e:	2001      	movs	r0, #1
 80062a0:	bd30      	pop	{r4, r5, pc}
 80062a2:	42a3      	cmp	r3, r4
 80062a4:	d3f4      	bcc.n	8006290 <__mcmp+0x18>
 80062a6:	e7fb      	b.n	80062a0 <__mcmp+0x28>
 80062a8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ac:	e7f8      	b.n	80062a0 <__mcmp+0x28>
	...

080062b0 <__mdiff>:
 80062b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b4:	460d      	mov	r5, r1
 80062b6:	4607      	mov	r7, r0
 80062b8:	4611      	mov	r1, r2
 80062ba:	4628      	mov	r0, r5
 80062bc:	4614      	mov	r4, r2
 80062be:	f7ff ffdb 	bl	8006278 <__mcmp>
 80062c2:	1e06      	subs	r6, r0, #0
 80062c4:	d111      	bne.n	80062ea <__mdiff+0x3a>
 80062c6:	4631      	mov	r1, r6
 80062c8:	4638      	mov	r0, r7
 80062ca:	f7ff fd57 	bl	8005d7c <_Balloc>
 80062ce:	4602      	mov	r2, r0
 80062d0:	b928      	cbnz	r0, 80062de <__mdiff+0x2e>
 80062d2:	f240 2132 	movw	r1, #562	; 0x232
 80062d6:	4b3a      	ldr	r3, [pc, #232]	; (80063c0 <__mdiff+0x110>)
 80062d8:	483a      	ldr	r0, [pc, #232]	; (80063c4 <__mdiff+0x114>)
 80062da:	f000 fb7f 	bl	80069dc <__assert_func>
 80062de:	2301      	movs	r3, #1
 80062e0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80062e4:	4610      	mov	r0, r2
 80062e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ea:	bfa4      	itt	ge
 80062ec:	4623      	movge	r3, r4
 80062ee:	462c      	movge	r4, r5
 80062f0:	4638      	mov	r0, r7
 80062f2:	6861      	ldr	r1, [r4, #4]
 80062f4:	bfa6      	itte	ge
 80062f6:	461d      	movge	r5, r3
 80062f8:	2600      	movge	r6, #0
 80062fa:	2601      	movlt	r6, #1
 80062fc:	f7ff fd3e 	bl	8005d7c <_Balloc>
 8006300:	4602      	mov	r2, r0
 8006302:	b918      	cbnz	r0, 800630c <__mdiff+0x5c>
 8006304:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006308:	4b2d      	ldr	r3, [pc, #180]	; (80063c0 <__mdiff+0x110>)
 800630a:	e7e5      	b.n	80062d8 <__mdiff+0x28>
 800630c:	f102 0814 	add.w	r8, r2, #20
 8006310:	46c2      	mov	sl, r8
 8006312:	f04f 0c00 	mov.w	ip, #0
 8006316:	6927      	ldr	r7, [r4, #16]
 8006318:	60c6      	str	r6, [r0, #12]
 800631a:	692e      	ldr	r6, [r5, #16]
 800631c:	f104 0014 	add.w	r0, r4, #20
 8006320:	f105 0914 	add.w	r9, r5, #20
 8006324:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006328:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800632c:	3410      	adds	r4, #16
 800632e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006332:	f859 3b04 	ldr.w	r3, [r9], #4
 8006336:	fa1f f18b 	uxth.w	r1, fp
 800633a:	448c      	add	ip, r1
 800633c:	b299      	uxth	r1, r3
 800633e:	0c1b      	lsrs	r3, r3, #16
 8006340:	ebac 0101 	sub.w	r1, ip, r1
 8006344:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006348:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800634c:	b289      	uxth	r1, r1
 800634e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006352:	454e      	cmp	r6, r9
 8006354:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006358:	f84a 3b04 	str.w	r3, [sl], #4
 800635c:	d8e7      	bhi.n	800632e <__mdiff+0x7e>
 800635e:	1b73      	subs	r3, r6, r5
 8006360:	3b15      	subs	r3, #21
 8006362:	f023 0303 	bic.w	r3, r3, #3
 8006366:	3515      	adds	r5, #21
 8006368:	3304      	adds	r3, #4
 800636a:	42ae      	cmp	r6, r5
 800636c:	bf38      	it	cc
 800636e:	2304      	movcc	r3, #4
 8006370:	4418      	add	r0, r3
 8006372:	4443      	add	r3, r8
 8006374:	461e      	mov	r6, r3
 8006376:	4605      	mov	r5, r0
 8006378:	4575      	cmp	r5, lr
 800637a:	d30e      	bcc.n	800639a <__mdiff+0xea>
 800637c:	f10e 0103 	add.w	r1, lr, #3
 8006380:	1a09      	subs	r1, r1, r0
 8006382:	f021 0103 	bic.w	r1, r1, #3
 8006386:	3803      	subs	r0, #3
 8006388:	4586      	cmp	lr, r0
 800638a:	bf38      	it	cc
 800638c:	2100      	movcc	r1, #0
 800638e:	4419      	add	r1, r3
 8006390:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006394:	b18b      	cbz	r3, 80063ba <__mdiff+0x10a>
 8006396:	6117      	str	r7, [r2, #16]
 8006398:	e7a4      	b.n	80062e4 <__mdiff+0x34>
 800639a:	f855 8b04 	ldr.w	r8, [r5], #4
 800639e:	fa1f f188 	uxth.w	r1, r8
 80063a2:	4461      	add	r1, ip
 80063a4:	140c      	asrs	r4, r1, #16
 80063a6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80063aa:	b289      	uxth	r1, r1
 80063ac:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80063b0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80063b4:	f846 1b04 	str.w	r1, [r6], #4
 80063b8:	e7de      	b.n	8006378 <__mdiff+0xc8>
 80063ba:	3f01      	subs	r7, #1
 80063bc:	e7e8      	b.n	8006390 <__mdiff+0xe0>
 80063be:	bf00      	nop
 80063c0:	08006ddf 	.word	0x08006ddf
 80063c4:	08006e50 	.word	0x08006e50

080063c8 <__d2b>:
 80063c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80063cc:	2101      	movs	r1, #1
 80063ce:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80063d2:	4690      	mov	r8, r2
 80063d4:	461d      	mov	r5, r3
 80063d6:	f7ff fcd1 	bl	8005d7c <_Balloc>
 80063da:	4604      	mov	r4, r0
 80063dc:	b930      	cbnz	r0, 80063ec <__d2b+0x24>
 80063de:	4602      	mov	r2, r0
 80063e0:	f240 310a 	movw	r1, #778	; 0x30a
 80063e4:	4b24      	ldr	r3, [pc, #144]	; (8006478 <__d2b+0xb0>)
 80063e6:	4825      	ldr	r0, [pc, #148]	; (800647c <__d2b+0xb4>)
 80063e8:	f000 faf8 	bl	80069dc <__assert_func>
 80063ec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80063f0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80063f4:	bb2d      	cbnz	r5, 8006442 <__d2b+0x7a>
 80063f6:	9301      	str	r3, [sp, #4]
 80063f8:	f1b8 0300 	subs.w	r3, r8, #0
 80063fc:	d026      	beq.n	800644c <__d2b+0x84>
 80063fe:	4668      	mov	r0, sp
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	f7ff fd83 	bl	8005f0c <__lo0bits>
 8006406:	9900      	ldr	r1, [sp, #0]
 8006408:	b1f0      	cbz	r0, 8006448 <__d2b+0x80>
 800640a:	9a01      	ldr	r2, [sp, #4]
 800640c:	f1c0 0320 	rsb	r3, r0, #32
 8006410:	fa02 f303 	lsl.w	r3, r2, r3
 8006414:	430b      	orrs	r3, r1
 8006416:	40c2      	lsrs	r2, r0
 8006418:	6163      	str	r3, [r4, #20]
 800641a:	9201      	str	r2, [sp, #4]
 800641c:	9b01      	ldr	r3, [sp, #4]
 800641e:	2b00      	cmp	r3, #0
 8006420:	bf14      	ite	ne
 8006422:	2102      	movne	r1, #2
 8006424:	2101      	moveq	r1, #1
 8006426:	61a3      	str	r3, [r4, #24]
 8006428:	6121      	str	r1, [r4, #16]
 800642a:	b1c5      	cbz	r5, 800645e <__d2b+0x96>
 800642c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006430:	4405      	add	r5, r0
 8006432:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006436:	603d      	str	r5, [r7, #0]
 8006438:	6030      	str	r0, [r6, #0]
 800643a:	4620      	mov	r0, r4
 800643c:	b002      	add	sp, #8
 800643e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006442:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006446:	e7d6      	b.n	80063f6 <__d2b+0x2e>
 8006448:	6161      	str	r1, [r4, #20]
 800644a:	e7e7      	b.n	800641c <__d2b+0x54>
 800644c:	a801      	add	r0, sp, #4
 800644e:	f7ff fd5d 	bl	8005f0c <__lo0bits>
 8006452:	2101      	movs	r1, #1
 8006454:	9b01      	ldr	r3, [sp, #4]
 8006456:	6121      	str	r1, [r4, #16]
 8006458:	6163      	str	r3, [r4, #20]
 800645a:	3020      	adds	r0, #32
 800645c:	e7e5      	b.n	800642a <__d2b+0x62>
 800645e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006462:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006466:	6038      	str	r0, [r7, #0]
 8006468:	6918      	ldr	r0, [r3, #16]
 800646a:	f7ff fd2f 	bl	8005ecc <__hi0bits>
 800646e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006472:	6031      	str	r1, [r6, #0]
 8006474:	e7e1      	b.n	800643a <__d2b+0x72>
 8006476:	bf00      	nop
 8006478:	08006ddf 	.word	0x08006ddf
 800647c:	08006e50 	.word	0x08006e50

08006480 <_calloc_r>:
 8006480:	b570      	push	{r4, r5, r6, lr}
 8006482:	fba1 5402 	umull	r5, r4, r1, r2
 8006486:	b934      	cbnz	r4, 8006496 <_calloc_r+0x16>
 8006488:	4629      	mov	r1, r5
 800648a:	f000 f875 	bl	8006578 <_malloc_r>
 800648e:	4606      	mov	r6, r0
 8006490:	b928      	cbnz	r0, 800649e <_calloc_r+0x1e>
 8006492:	4630      	mov	r0, r6
 8006494:	bd70      	pop	{r4, r5, r6, pc}
 8006496:	220c      	movs	r2, #12
 8006498:	2600      	movs	r6, #0
 800649a:	6002      	str	r2, [r0, #0]
 800649c:	e7f9      	b.n	8006492 <_calloc_r+0x12>
 800649e:	462a      	mov	r2, r5
 80064a0:	4621      	mov	r1, r4
 80064a2:	f7fd fdf5 	bl	8004090 <memset>
 80064a6:	e7f4      	b.n	8006492 <_calloc_r+0x12>

080064a8 <_free_r>:
 80064a8:	b538      	push	{r3, r4, r5, lr}
 80064aa:	4605      	mov	r5, r0
 80064ac:	2900      	cmp	r1, #0
 80064ae:	d040      	beq.n	8006532 <_free_r+0x8a>
 80064b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064b4:	1f0c      	subs	r4, r1, #4
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	bfb8      	it	lt
 80064ba:	18e4      	addlt	r4, r4, r3
 80064bc:	f000 fb14 	bl	8006ae8 <__malloc_lock>
 80064c0:	4a1c      	ldr	r2, [pc, #112]	; (8006534 <_free_r+0x8c>)
 80064c2:	6813      	ldr	r3, [r2, #0]
 80064c4:	b933      	cbnz	r3, 80064d4 <_free_r+0x2c>
 80064c6:	6063      	str	r3, [r4, #4]
 80064c8:	6014      	str	r4, [r2, #0]
 80064ca:	4628      	mov	r0, r5
 80064cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064d0:	f000 bb10 	b.w	8006af4 <__malloc_unlock>
 80064d4:	42a3      	cmp	r3, r4
 80064d6:	d908      	bls.n	80064ea <_free_r+0x42>
 80064d8:	6820      	ldr	r0, [r4, #0]
 80064da:	1821      	adds	r1, r4, r0
 80064dc:	428b      	cmp	r3, r1
 80064de:	bf01      	itttt	eq
 80064e0:	6819      	ldreq	r1, [r3, #0]
 80064e2:	685b      	ldreq	r3, [r3, #4]
 80064e4:	1809      	addeq	r1, r1, r0
 80064e6:	6021      	streq	r1, [r4, #0]
 80064e8:	e7ed      	b.n	80064c6 <_free_r+0x1e>
 80064ea:	461a      	mov	r2, r3
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	b10b      	cbz	r3, 80064f4 <_free_r+0x4c>
 80064f0:	42a3      	cmp	r3, r4
 80064f2:	d9fa      	bls.n	80064ea <_free_r+0x42>
 80064f4:	6811      	ldr	r1, [r2, #0]
 80064f6:	1850      	adds	r0, r2, r1
 80064f8:	42a0      	cmp	r0, r4
 80064fa:	d10b      	bne.n	8006514 <_free_r+0x6c>
 80064fc:	6820      	ldr	r0, [r4, #0]
 80064fe:	4401      	add	r1, r0
 8006500:	1850      	adds	r0, r2, r1
 8006502:	4283      	cmp	r3, r0
 8006504:	6011      	str	r1, [r2, #0]
 8006506:	d1e0      	bne.n	80064ca <_free_r+0x22>
 8006508:	6818      	ldr	r0, [r3, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	4401      	add	r1, r0
 800650e:	6011      	str	r1, [r2, #0]
 8006510:	6053      	str	r3, [r2, #4]
 8006512:	e7da      	b.n	80064ca <_free_r+0x22>
 8006514:	d902      	bls.n	800651c <_free_r+0x74>
 8006516:	230c      	movs	r3, #12
 8006518:	602b      	str	r3, [r5, #0]
 800651a:	e7d6      	b.n	80064ca <_free_r+0x22>
 800651c:	6820      	ldr	r0, [r4, #0]
 800651e:	1821      	adds	r1, r4, r0
 8006520:	428b      	cmp	r3, r1
 8006522:	bf01      	itttt	eq
 8006524:	6819      	ldreq	r1, [r3, #0]
 8006526:	685b      	ldreq	r3, [r3, #4]
 8006528:	1809      	addeq	r1, r1, r0
 800652a:	6021      	streq	r1, [r4, #0]
 800652c:	6063      	str	r3, [r4, #4]
 800652e:	6054      	str	r4, [r2, #4]
 8006530:	e7cb      	b.n	80064ca <_free_r+0x22>
 8006532:	bd38      	pop	{r3, r4, r5, pc}
 8006534:	2000030c 	.word	0x2000030c

08006538 <sbrk_aligned>:
 8006538:	b570      	push	{r4, r5, r6, lr}
 800653a:	4e0e      	ldr	r6, [pc, #56]	; (8006574 <sbrk_aligned+0x3c>)
 800653c:	460c      	mov	r4, r1
 800653e:	6831      	ldr	r1, [r6, #0]
 8006540:	4605      	mov	r5, r0
 8006542:	b911      	cbnz	r1, 800654a <sbrk_aligned+0x12>
 8006544:	f000 f9e4 	bl	8006910 <_sbrk_r>
 8006548:	6030      	str	r0, [r6, #0]
 800654a:	4621      	mov	r1, r4
 800654c:	4628      	mov	r0, r5
 800654e:	f000 f9df 	bl	8006910 <_sbrk_r>
 8006552:	1c43      	adds	r3, r0, #1
 8006554:	d00a      	beq.n	800656c <sbrk_aligned+0x34>
 8006556:	1cc4      	adds	r4, r0, #3
 8006558:	f024 0403 	bic.w	r4, r4, #3
 800655c:	42a0      	cmp	r0, r4
 800655e:	d007      	beq.n	8006570 <sbrk_aligned+0x38>
 8006560:	1a21      	subs	r1, r4, r0
 8006562:	4628      	mov	r0, r5
 8006564:	f000 f9d4 	bl	8006910 <_sbrk_r>
 8006568:	3001      	adds	r0, #1
 800656a:	d101      	bne.n	8006570 <sbrk_aligned+0x38>
 800656c:	f04f 34ff 	mov.w	r4, #4294967295
 8006570:	4620      	mov	r0, r4
 8006572:	bd70      	pop	{r4, r5, r6, pc}
 8006574:	20000310 	.word	0x20000310

08006578 <_malloc_r>:
 8006578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800657c:	1ccd      	adds	r5, r1, #3
 800657e:	f025 0503 	bic.w	r5, r5, #3
 8006582:	3508      	adds	r5, #8
 8006584:	2d0c      	cmp	r5, #12
 8006586:	bf38      	it	cc
 8006588:	250c      	movcc	r5, #12
 800658a:	2d00      	cmp	r5, #0
 800658c:	4607      	mov	r7, r0
 800658e:	db01      	blt.n	8006594 <_malloc_r+0x1c>
 8006590:	42a9      	cmp	r1, r5
 8006592:	d905      	bls.n	80065a0 <_malloc_r+0x28>
 8006594:	230c      	movs	r3, #12
 8006596:	2600      	movs	r6, #0
 8006598:	603b      	str	r3, [r7, #0]
 800659a:	4630      	mov	r0, r6
 800659c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065a0:	4e2e      	ldr	r6, [pc, #184]	; (800665c <_malloc_r+0xe4>)
 80065a2:	f000 faa1 	bl	8006ae8 <__malloc_lock>
 80065a6:	6833      	ldr	r3, [r6, #0]
 80065a8:	461c      	mov	r4, r3
 80065aa:	bb34      	cbnz	r4, 80065fa <_malloc_r+0x82>
 80065ac:	4629      	mov	r1, r5
 80065ae:	4638      	mov	r0, r7
 80065b0:	f7ff ffc2 	bl	8006538 <sbrk_aligned>
 80065b4:	1c43      	adds	r3, r0, #1
 80065b6:	4604      	mov	r4, r0
 80065b8:	d14d      	bne.n	8006656 <_malloc_r+0xde>
 80065ba:	6834      	ldr	r4, [r6, #0]
 80065bc:	4626      	mov	r6, r4
 80065be:	2e00      	cmp	r6, #0
 80065c0:	d140      	bne.n	8006644 <_malloc_r+0xcc>
 80065c2:	6823      	ldr	r3, [r4, #0]
 80065c4:	4631      	mov	r1, r6
 80065c6:	4638      	mov	r0, r7
 80065c8:	eb04 0803 	add.w	r8, r4, r3
 80065cc:	f000 f9a0 	bl	8006910 <_sbrk_r>
 80065d0:	4580      	cmp	r8, r0
 80065d2:	d13a      	bne.n	800664a <_malloc_r+0xd2>
 80065d4:	6821      	ldr	r1, [r4, #0]
 80065d6:	3503      	adds	r5, #3
 80065d8:	1a6d      	subs	r5, r5, r1
 80065da:	f025 0503 	bic.w	r5, r5, #3
 80065de:	3508      	adds	r5, #8
 80065e0:	2d0c      	cmp	r5, #12
 80065e2:	bf38      	it	cc
 80065e4:	250c      	movcc	r5, #12
 80065e6:	4638      	mov	r0, r7
 80065e8:	4629      	mov	r1, r5
 80065ea:	f7ff ffa5 	bl	8006538 <sbrk_aligned>
 80065ee:	3001      	adds	r0, #1
 80065f0:	d02b      	beq.n	800664a <_malloc_r+0xd2>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	442b      	add	r3, r5
 80065f6:	6023      	str	r3, [r4, #0]
 80065f8:	e00e      	b.n	8006618 <_malloc_r+0xa0>
 80065fa:	6822      	ldr	r2, [r4, #0]
 80065fc:	1b52      	subs	r2, r2, r5
 80065fe:	d41e      	bmi.n	800663e <_malloc_r+0xc6>
 8006600:	2a0b      	cmp	r2, #11
 8006602:	d916      	bls.n	8006632 <_malloc_r+0xba>
 8006604:	1961      	adds	r1, r4, r5
 8006606:	42a3      	cmp	r3, r4
 8006608:	6025      	str	r5, [r4, #0]
 800660a:	bf18      	it	ne
 800660c:	6059      	strne	r1, [r3, #4]
 800660e:	6863      	ldr	r3, [r4, #4]
 8006610:	bf08      	it	eq
 8006612:	6031      	streq	r1, [r6, #0]
 8006614:	5162      	str	r2, [r4, r5]
 8006616:	604b      	str	r3, [r1, #4]
 8006618:	4638      	mov	r0, r7
 800661a:	f104 060b 	add.w	r6, r4, #11
 800661e:	f000 fa69 	bl	8006af4 <__malloc_unlock>
 8006622:	f026 0607 	bic.w	r6, r6, #7
 8006626:	1d23      	adds	r3, r4, #4
 8006628:	1af2      	subs	r2, r6, r3
 800662a:	d0b6      	beq.n	800659a <_malloc_r+0x22>
 800662c:	1b9b      	subs	r3, r3, r6
 800662e:	50a3      	str	r3, [r4, r2]
 8006630:	e7b3      	b.n	800659a <_malloc_r+0x22>
 8006632:	6862      	ldr	r2, [r4, #4]
 8006634:	42a3      	cmp	r3, r4
 8006636:	bf0c      	ite	eq
 8006638:	6032      	streq	r2, [r6, #0]
 800663a:	605a      	strne	r2, [r3, #4]
 800663c:	e7ec      	b.n	8006618 <_malloc_r+0xa0>
 800663e:	4623      	mov	r3, r4
 8006640:	6864      	ldr	r4, [r4, #4]
 8006642:	e7b2      	b.n	80065aa <_malloc_r+0x32>
 8006644:	4634      	mov	r4, r6
 8006646:	6876      	ldr	r6, [r6, #4]
 8006648:	e7b9      	b.n	80065be <_malloc_r+0x46>
 800664a:	230c      	movs	r3, #12
 800664c:	4638      	mov	r0, r7
 800664e:	603b      	str	r3, [r7, #0]
 8006650:	f000 fa50 	bl	8006af4 <__malloc_unlock>
 8006654:	e7a1      	b.n	800659a <_malloc_r+0x22>
 8006656:	6025      	str	r5, [r4, #0]
 8006658:	e7de      	b.n	8006618 <_malloc_r+0xa0>
 800665a:	bf00      	nop
 800665c:	2000030c 	.word	0x2000030c

08006660 <__sfputc_r>:
 8006660:	6893      	ldr	r3, [r2, #8]
 8006662:	b410      	push	{r4}
 8006664:	3b01      	subs	r3, #1
 8006666:	2b00      	cmp	r3, #0
 8006668:	6093      	str	r3, [r2, #8]
 800666a:	da07      	bge.n	800667c <__sfputc_r+0x1c>
 800666c:	6994      	ldr	r4, [r2, #24]
 800666e:	42a3      	cmp	r3, r4
 8006670:	db01      	blt.n	8006676 <__sfputc_r+0x16>
 8006672:	290a      	cmp	r1, #10
 8006674:	d102      	bne.n	800667c <__sfputc_r+0x1c>
 8006676:	bc10      	pop	{r4}
 8006678:	f7fe ba00 	b.w	8004a7c <__swbuf_r>
 800667c:	6813      	ldr	r3, [r2, #0]
 800667e:	1c58      	adds	r0, r3, #1
 8006680:	6010      	str	r0, [r2, #0]
 8006682:	7019      	strb	r1, [r3, #0]
 8006684:	4608      	mov	r0, r1
 8006686:	bc10      	pop	{r4}
 8006688:	4770      	bx	lr

0800668a <__sfputs_r>:
 800668a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800668c:	4606      	mov	r6, r0
 800668e:	460f      	mov	r7, r1
 8006690:	4614      	mov	r4, r2
 8006692:	18d5      	adds	r5, r2, r3
 8006694:	42ac      	cmp	r4, r5
 8006696:	d101      	bne.n	800669c <__sfputs_r+0x12>
 8006698:	2000      	movs	r0, #0
 800669a:	e007      	b.n	80066ac <__sfputs_r+0x22>
 800669c:	463a      	mov	r2, r7
 800669e:	4630      	mov	r0, r6
 80066a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a4:	f7ff ffdc 	bl	8006660 <__sfputc_r>
 80066a8:	1c43      	adds	r3, r0, #1
 80066aa:	d1f3      	bne.n	8006694 <__sfputs_r+0xa>
 80066ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080066b0 <_vfiprintf_r>:
 80066b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	460d      	mov	r5, r1
 80066b6:	4614      	mov	r4, r2
 80066b8:	4698      	mov	r8, r3
 80066ba:	4606      	mov	r6, r0
 80066bc:	b09d      	sub	sp, #116	; 0x74
 80066be:	b118      	cbz	r0, 80066c8 <_vfiprintf_r+0x18>
 80066c0:	6983      	ldr	r3, [r0, #24]
 80066c2:	b90b      	cbnz	r3, 80066c8 <_vfiprintf_r+0x18>
 80066c4:	f7ff fa2c 	bl	8005b20 <__sinit>
 80066c8:	4b89      	ldr	r3, [pc, #548]	; (80068f0 <_vfiprintf_r+0x240>)
 80066ca:	429d      	cmp	r5, r3
 80066cc:	d11b      	bne.n	8006706 <_vfiprintf_r+0x56>
 80066ce:	6875      	ldr	r5, [r6, #4]
 80066d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066d2:	07d9      	lsls	r1, r3, #31
 80066d4:	d405      	bmi.n	80066e2 <_vfiprintf_r+0x32>
 80066d6:	89ab      	ldrh	r3, [r5, #12]
 80066d8:	059a      	lsls	r2, r3, #22
 80066da:	d402      	bmi.n	80066e2 <_vfiprintf_r+0x32>
 80066dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066de:	f7ff fac2 	bl	8005c66 <__retarget_lock_acquire_recursive>
 80066e2:	89ab      	ldrh	r3, [r5, #12]
 80066e4:	071b      	lsls	r3, r3, #28
 80066e6:	d501      	bpl.n	80066ec <_vfiprintf_r+0x3c>
 80066e8:	692b      	ldr	r3, [r5, #16]
 80066ea:	b9eb      	cbnz	r3, 8006728 <_vfiprintf_r+0x78>
 80066ec:	4629      	mov	r1, r5
 80066ee:	4630      	mov	r0, r6
 80066f0:	f7fe fa16 	bl	8004b20 <__swsetup_r>
 80066f4:	b1c0      	cbz	r0, 8006728 <_vfiprintf_r+0x78>
 80066f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066f8:	07dc      	lsls	r4, r3, #31
 80066fa:	d50e      	bpl.n	800671a <_vfiprintf_r+0x6a>
 80066fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006700:	b01d      	add	sp, #116	; 0x74
 8006702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006706:	4b7b      	ldr	r3, [pc, #492]	; (80068f4 <_vfiprintf_r+0x244>)
 8006708:	429d      	cmp	r5, r3
 800670a:	d101      	bne.n	8006710 <_vfiprintf_r+0x60>
 800670c:	68b5      	ldr	r5, [r6, #8]
 800670e:	e7df      	b.n	80066d0 <_vfiprintf_r+0x20>
 8006710:	4b79      	ldr	r3, [pc, #484]	; (80068f8 <_vfiprintf_r+0x248>)
 8006712:	429d      	cmp	r5, r3
 8006714:	bf08      	it	eq
 8006716:	68f5      	ldreq	r5, [r6, #12]
 8006718:	e7da      	b.n	80066d0 <_vfiprintf_r+0x20>
 800671a:	89ab      	ldrh	r3, [r5, #12]
 800671c:	0598      	lsls	r0, r3, #22
 800671e:	d4ed      	bmi.n	80066fc <_vfiprintf_r+0x4c>
 8006720:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006722:	f7ff faa1 	bl	8005c68 <__retarget_lock_release_recursive>
 8006726:	e7e9      	b.n	80066fc <_vfiprintf_r+0x4c>
 8006728:	2300      	movs	r3, #0
 800672a:	9309      	str	r3, [sp, #36]	; 0x24
 800672c:	2320      	movs	r3, #32
 800672e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006732:	2330      	movs	r3, #48	; 0x30
 8006734:	f04f 0901 	mov.w	r9, #1
 8006738:	f8cd 800c 	str.w	r8, [sp, #12]
 800673c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80068fc <_vfiprintf_r+0x24c>
 8006740:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006744:	4623      	mov	r3, r4
 8006746:	469a      	mov	sl, r3
 8006748:	f813 2b01 	ldrb.w	r2, [r3], #1
 800674c:	b10a      	cbz	r2, 8006752 <_vfiprintf_r+0xa2>
 800674e:	2a25      	cmp	r2, #37	; 0x25
 8006750:	d1f9      	bne.n	8006746 <_vfiprintf_r+0x96>
 8006752:	ebba 0b04 	subs.w	fp, sl, r4
 8006756:	d00b      	beq.n	8006770 <_vfiprintf_r+0xc0>
 8006758:	465b      	mov	r3, fp
 800675a:	4622      	mov	r2, r4
 800675c:	4629      	mov	r1, r5
 800675e:	4630      	mov	r0, r6
 8006760:	f7ff ff93 	bl	800668a <__sfputs_r>
 8006764:	3001      	adds	r0, #1
 8006766:	f000 80aa 	beq.w	80068be <_vfiprintf_r+0x20e>
 800676a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800676c:	445a      	add	r2, fp
 800676e:	9209      	str	r2, [sp, #36]	; 0x24
 8006770:	f89a 3000 	ldrb.w	r3, [sl]
 8006774:	2b00      	cmp	r3, #0
 8006776:	f000 80a2 	beq.w	80068be <_vfiprintf_r+0x20e>
 800677a:	2300      	movs	r3, #0
 800677c:	f04f 32ff 	mov.w	r2, #4294967295
 8006780:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006784:	f10a 0a01 	add.w	sl, sl, #1
 8006788:	9304      	str	r3, [sp, #16]
 800678a:	9307      	str	r3, [sp, #28]
 800678c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006790:	931a      	str	r3, [sp, #104]	; 0x68
 8006792:	4654      	mov	r4, sl
 8006794:	2205      	movs	r2, #5
 8006796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800679a:	4858      	ldr	r0, [pc, #352]	; (80068fc <_vfiprintf_r+0x24c>)
 800679c:	f7ff fad2 	bl	8005d44 <memchr>
 80067a0:	9a04      	ldr	r2, [sp, #16]
 80067a2:	b9d8      	cbnz	r0, 80067dc <_vfiprintf_r+0x12c>
 80067a4:	06d1      	lsls	r1, r2, #27
 80067a6:	bf44      	itt	mi
 80067a8:	2320      	movmi	r3, #32
 80067aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067ae:	0713      	lsls	r3, r2, #28
 80067b0:	bf44      	itt	mi
 80067b2:	232b      	movmi	r3, #43	; 0x2b
 80067b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067b8:	f89a 3000 	ldrb.w	r3, [sl]
 80067bc:	2b2a      	cmp	r3, #42	; 0x2a
 80067be:	d015      	beq.n	80067ec <_vfiprintf_r+0x13c>
 80067c0:	4654      	mov	r4, sl
 80067c2:	2000      	movs	r0, #0
 80067c4:	f04f 0c0a 	mov.w	ip, #10
 80067c8:	9a07      	ldr	r2, [sp, #28]
 80067ca:	4621      	mov	r1, r4
 80067cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067d0:	3b30      	subs	r3, #48	; 0x30
 80067d2:	2b09      	cmp	r3, #9
 80067d4:	d94e      	bls.n	8006874 <_vfiprintf_r+0x1c4>
 80067d6:	b1b0      	cbz	r0, 8006806 <_vfiprintf_r+0x156>
 80067d8:	9207      	str	r2, [sp, #28]
 80067da:	e014      	b.n	8006806 <_vfiprintf_r+0x156>
 80067dc:	eba0 0308 	sub.w	r3, r0, r8
 80067e0:	fa09 f303 	lsl.w	r3, r9, r3
 80067e4:	4313      	orrs	r3, r2
 80067e6:	46a2      	mov	sl, r4
 80067e8:	9304      	str	r3, [sp, #16]
 80067ea:	e7d2      	b.n	8006792 <_vfiprintf_r+0xe2>
 80067ec:	9b03      	ldr	r3, [sp, #12]
 80067ee:	1d19      	adds	r1, r3, #4
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	9103      	str	r1, [sp, #12]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	bfbb      	ittet	lt
 80067f8:	425b      	neglt	r3, r3
 80067fa:	f042 0202 	orrlt.w	r2, r2, #2
 80067fe:	9307      	strge	r3, [sp, #28]
 8006800:	9307      	strlt	r3, [sp, #28]
 8006802:	bfb8      	it	lt
 8006804:	9204      	strlt	r2, [sp, #16]
 8006806:	7823      	ldrb	r3, [r4, #0]
 8006808:	2b2e      	cmp	r3, #46	; 0x2e
 800680a:	d10c      	bne.n	8006826 <_vfiprintf_r+0x176>
 800680c:	7863      	ldrb	r3, [r4, #1]
 800680e:	2b2a      	cmp	r3, #42	; 0x2a
 8006810:	d135      	bne.n	800687e <_vfiprintf_r+0x1ce>
 8006812:	9b03      	ldr	r3, [sp, #12]
 8006814:	3402      	adds	r4, #2
 8006816:	1d1a      	adds	r2, r3, #4
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	9203      	str	r2, [sp, #12]
 800681c:	2b00      	cmp	r3, #0
 800681e:	bfb8      	it	lt
 8006820:	f04f 33ff 	movlt.w	r3, #4294967295
 8006824:	9305      	str	r3, [sp, #20]
 8006826:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006900 <_vfiprintf_r+0x250>
 800682a:	2203      	movs	r2, #3
 800682c:	4650      	mov	r0, sl
 800682e:	7821      	ldrb	r1, [r4, #0]
 8006830:	f7ff fa88 	bl	8005d44 <memchr>
 8006834:	b140      	cbz	r0, 8006848 <_vfiprintf_r+0x198>
 8006836:	2340      	movs	r3, #64	; 0x40
 8006838:	eba0 000a 	sub.w	r0, r0, sl
 800683c:	fa03 f000 	lsl.w	r0, r3, r0
 8006840:	9b04      	ldr	r3, [sp, #16]
 8006842:	3401      	adds	r4, #1
 8006844:	4303      	orrs	r3, r0
 8006846:	9304      	str	r3, [sp, #16]
 8006848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800684c:	2206      	movs	r2, #6
 800684e:	482d      	ldr	r0, [pc, #180]	; (8006904 <_vfiprintf_r+0x254>)
 8006850:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006854:	f7ff fa76 	bl	8005d44 <memchr>
 8006858:	2800      	cmp	r0, #0
 800685a:	d03f      	beq.n	80068dc <_vfiprintf_r+0x22c>
 800685c:	4b2a      	ldr	r3, [pc, #168]	; (8006908 <_vfiprintf_r+0x258>)
 800685e:	bb1b      	cbnz	r3, 80068a8 <_vfiprintf_r+0x1f8>
 8006860:	9b03      	ldr	r3, [sp, #12]
 8006862:	3307      	adds	r3, #7
 8006864:	f023 0307 	bic.w	r3, r3, #7
 8006868:	3308      	adds	r3, #8
 800686a:	9303      	str	r3, [sp, #12]
 800686c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800686e:	443b      	add	r3, r7
 8006870:	9309      	str	r3, [sp, #36]	; 0x24
 8006872:	e767      	b.n	8006744 <_vfiprintf_r+0x94>
 8006874:	460c      	mov	r4, r1
 8006876:	2001      	movs	r0, #1
 8006878:	fb0c 3202 	mla	r2, ip, r2, r3
 800687c:	e7a5      	b.n	80067ca <_vfiprintf_r+0x11a>
 800687e:	2300      	movs	r3, #0
 8006880:	f04f 0c0a 	mov.w	ip, #10
 8006884:	4619      	mov	r1, r3
 8006886:	3401      	adds	r4, #1
 8006888:	9305      	str	r3, [sp, #20]
 800688a:	4620      	mov	r0, r4
 800688c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006890:	3a30      	subs	r2, #48	; 0x30
 8006892:	2a09      	cmp	r2, #9
 8006894:	d903      	bls.n	800689e <_vfiprintf_r+0x1ee>
 8006896:	2b00      	cmp	r3, #0
 8006898:	d0c5      	beq.n	8006826 <_vfiprintf_r+0x176>
 800689a:	9105      	str	r1, [sp, #20]
 800689c:	e7c3      	b.n	8006826 <_vfiprintf_r+0x176>
 800689e:	4604      	mov	r4, r0
 80068a0:	2301      	movs	r3, #1
 80068a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80068a6:	e7f0      	b.n	800688a <_vfiprintf_r+0x1da>
 80068a8:	ab03      	add	r3, sp, #12
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	462a      	mov	r2, r5
 80068ae:	4630      	mov	r0, r6
 80068b0:	4b16      	ldr	r3, [pc, #88]	; (800690c <_vfiprintf_r+0x25c>)
 80068b2:	a904      	add	r1, sp, #16
 80068b4:	f7fd fc92 	bl	80041dc <_printf_float>
 80068b8:	4607      	mov	r7, r0
 80068ba:	1c78      	adds	r0, r7, #1
 80068bc:	d1d6      	bne.n	800686c <_vfiprintf_r+0x1bc>
 80068be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068c0:	07d9      	lsls	r1, r3, #31
 80068c2:	d405      	bmi.n	80068d0 <_vfiprintf_r+0x220>
 80068c4:	89ab      	ldrh	r3, [r5, #12]
 80068c6:	059a      	lsls	r2, r3, #22
 80068c8:	d402      	bmi.n	80068d0 <_vfiprintf_r+0x220>
 80068ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068cc:	f7ff f9cc 	bl	8005c68 <__retarget_lock_release_recursive>
 80068d0:	89ab      	ldrh	r3, [r5, #12]
 80068d2:	065b      	lsls	r3, r3, #25
 80068d4:	f53f af12 	bmi.w	80066fc <_vfiprintf_r+0x4c>
 80068d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068da:	e711      	b.n	8006700 <_vfiprintf_r+0x50>
 80068dc:	ab03      	add	r3, sp, #12
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	462a      	mov	r2, r5
 80068e2:	4630      	mov	r0, r6
 80068e4:	4b09      	ldr	r3, [pc, #36]	; (800690c <_vfiprintf_r+0x25c>)
 80068e6:	a904      	add	r1, sp, #16
 80068e8:	f7fd ff14 	bl	8004714 <_printf_i>
 80068ec:	e7e4      	b.n	80068b8 <_vfiprintf_r+0x208>
 80068ee:	bf00      	nop
 80068f0:	08006e10 	.word	0x08006e10
 80068f4:	08006e30 	.word	0x08006e30
 80068f8:	08006df0 	.word	0x08006df0
 80068fc:	08006fac 	.word	0x08006fac
 8006900:	08006fb2 	.word	0x08006fb2
 8006904:	08006fb6 	.word	0x08006fb6
 8006908:	080041dd 	.word	0x080041dd
 800690c:	0800668b 	.word	0x0800668b

08006910 <_sbrk_r>:
 8006910:	b538      	push	{r3, r4, r5, lr}
 8006912:	2300      	movs	r3, #0
 8006914:	4d05      	ldr	r5, [pc, #20]	; (800692c <_sbrk_r+0x1c>)
 8006916:	4604      	mov	r4, r0
 8006918:	4608      	mov	r0, r1
 800691a:	602b      	str	r3, [r5, #0]
 800691c:	f000 f992 	bl	8006c44 <_sbrk>
 8006920:	1c43      	adds	r3, r0, #1
 8006922:	d102      	bne.n	800692a <_sbrk_r+0x1a>
 8006924:	682b      	ldr	r3, [r5, #0]
 8006926:	b103      	cbz	r3, 800692a <_sbrk_r+0x1a>
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	bd38      	pop	{r3, r4, r5, pc}
 800692c:	20000314 	.word	0x20000314

08006930 <__sread>:
 8006930:	b510      	push	{r4, lr}
 8006932:	460c      	mov	r4, r1
 8006934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006938:	f000 f8e2 	bl	8006b00 <_read_r>
 800693c:	2800      	cmp	r0, #0
 800693e:	bfab      	itete	ge
 8006940:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006942:	89a3      	ldrhlt	r3, [r4, #12]
 8006944:	181b      	addge	r3, r3, r0
 8006946:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800694a:	bfac      	ite	ge
 800694c:	6563      	strge	r3, [r4, #84]	; 0x54
 800694e:	81a3      	strhlt	r3, [r4, #12]
 8006950:	bd10      	pop	{r4, pc}

08006952 <__swrite>:
 8006952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006956:	461f      	mov	r7, r3
 8006958:	898b      	ldrh	r3, [r1, #12]
 800695a:	4605      	mov	r5, r0
 800695c:	05db      	lsls	r3, r3, #23
 800695e:	460c      	mov	r4, r1
 8006960:	4616      	mov	r6, r2
 8006962:	d505      	bpl.n	8006970 <__swrite+0x1e>
 8006964:	2302      	movs	r3, #2
 8006966:	2200      	movs	r2, #0
 8006968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800696c:	f000 f898 	bl	8006aa0 <_lseek_r>
 8006970:	89a3      	ldrh	r3, [r4, #12]
 8006972:	4632      	mov	r2, r6
 8006974:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006978:	81a3      	strh	r3, [r4, #12]
 800697a:	4628      	mov	r0, r5
 800697c:	463b      	mov	r3, r7
 800697e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006986:	f000 b817 	b.w	80069b8 <_write_r>

0800698a <__sseek>:
 800698a:	b510      	push	{r4, lr}
 800698c:	460c      	mov	r4, r1
 800698e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006992:	f000 f885 	bl	8006aa0 <_lseek_r>
 8006996:	1c43      	adds	r3, r0, #1
 8006998:	89a3      	ldrh	r3, [r4, #12]
 800699a:	bf15      	itete	ne
 800699c:	6560      	strne	r0, [r4, #84]	; 0x54
 800699e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80069a6:	81a3      	strheq	r3, [r4, #12]
 80069a8:	bf18      	it	ne
 80069aa:	81a3      	strhne	r3, [r4, #12]
 80069ac:	bd10      	pop	{r4, pc}

080069ae <__sclose>:
 80069ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b2:	f000 b831 	b.w	8006a18 <_close_r>
	...

080069b8 <_write_r>:
 80069b8:	b538      	push	{r3, r4, r5, lr}
 80069ba:	4604      	mov	r4, r0
 80069bc:	4608      	mov	r0, r1
 80069be:	4611      	mov	r1, r2
 80069c0:	2200      	movs	r2, #0
 80069c2:	4d05      	ldr	r5, [pc, #20]	; (80069d8 <_write_r+0x20>)
 80069c4:	602a      	str	r2, [r5, #0]
 80069c6:	461a      	mov	r2, r3
 80069c8:	f7fa f90a 	bl	8000be0 <_write>
 80069cc:	1c43      	adds	r3, r0, #1
 80069ce:	d102      	bne.n	80069d6 <_write_r+0x1e>
 80069d0:	682b      	ldr	r3, [r5, #0]
 80069d2:	b103      	cbz	r3, 80069d6 <_write_r+0x1e>
 80069d4:	6023      	str	r3, [r4, #0]
 80069d6:	bd38      	pop	{r3, r4, r5, pc}
 80069d8:	20000314 	.word	0x20000314

080069dc <__assert_func>:
 80069dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80069de:	4614      	mov	r4, r2
 80069e0:	461a      	mov	r2, r3
 80069e2:	4b09      	ldr	r3, [pc, #36]	; (8006a08 <__assert_func+0x2c>)
 80069e4:	4605      	mov	r5, r0
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68d8      	ldr	r0, [r3, #12]
 80069ea:	b14c      	cbz	r4, 8006a00 <__assert_func+0x24>
 80069ec:	4b07      	ldr	r3, [pc, #28]	; (8006a0c <__assert_func+0x30>)
 80069ee:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069f2:	9100      	str	r1, [sp, #0]
 80069f4:	462b      	mov	r3, r5
 80069f6:	4906      	ldr	r1, [pc, #24]	; (8006a10 <__assert_func+0x34>)
 80069f8:	f000 f81e 	bl	8006a38 <fiprintf>
 80069fc:	f000 f89f 	bl	8006b3e <abort>
 8006a00:	4b04      	ldr	r3, [pc, #16]	; (8006a14 <__assert_func+0x38>)
 8006a02:	461c      	mov	r4, r3
 8006a04:	e7f3      	b.n	80069ee <__assert_func+0x12>
 8006a06:	bf00      	nop
 8006a08:	2000000c 	.word	0x2000000c
 8006a0c:	08006fbd 	.word	0x08006fbd
 8006a10:	08006fca 	.word	0x08006fca
 8006a14:	08006ff8 	.word	0x08006ff8

08006a18 <_close_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	4d05      	ldr	r5, [pc, #20]	; (8006a34 <_close_r+0x1c>)
 8006a1e:	4604      	mov	r4, r0
 8006a20:	4608      	mov	r0, r1
 8006a22:	602b      	str	r3, [r5, #0]
 8006a24:	f000 f8d6 	bl	8006bd4 <_close>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	d102      	bne.n	8006a32 <_close_r+0x1a>
 8006a2c:	682b      	ldr	r3, [r5, #0]
 8006a2e:	b103      	cbz	r3, 8006a32 <_close_r+0x1a>
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	20000314 	.word	0x20000314

08006a38 <fiprintf>:
 8006a38:	b40e      	push	{r1, r2, r3}
 8006a3a:	b503      	push	{r0, r1, lr}
 8006a3c:	4601      	mov	r1, r0
 8006a3e:	ab03      	add	r3, sp, #12
 8006a40:	4805      	ldr	r0, [pc, #20]	; (8006a58 <fiprintf+0x20>)
 8006a42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a46:	6800      	ldr	r0, [r0, #0]
 8006a48:	9301      	str	r3, [sp, #4]
 8006a4a:	f7ff fe31 	bl	80066b0 <_vfiprintf_r>
 8006a4e:	b002      	add	sp, #8
 8006a50:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a54:	b003      	add	sp, #12
 8006a56:	4770      	bx	lr
 8006a58:	2000000c 	.word	0x2000000c

08006a5c <_fstat_r>:
 8006a5c:	b538      	push	{r3, r4, r5, lr}
 8006a5e:	2300      	movs	r3, #0
 8006a60:	4d06      	ldr	r5, [pc, #24]	; (8006a7c <_fstat_r+0x20>)
 8006a62:	4604      	mov	r4, r0
 8006a64:	4608      	mov	r0, r1
 8006a66:	4611      	mov	r1, r2
 8006a68:	602b      	str	r3, [r5, #0]
 8006a6a:	f000 f8bb 	bl	8006be4 <_fstat>
 8006a6e:	1c43      	adds	r3, r0, #1
 8006a70:	d102      	bne.n	8006a78 <_fstat_r+0x1c>
 8006a72:	682b      	ldr	r3, [r5, #0]
 8006a74:	b103      	cbz	r3, 8006a78 <_fstat_r+0x1c>
 8006a76:	6023      	str	r3, [r4, #0]
 8006a78:	bd38      	pop	{r3, r4, r5, pc}
 8006a7a:	bf00      	nop
 8006a7c:	20000314 	.word	0x20000314

08006a80 <_isatty_r>:
 8006a80:	b538      	push	{r3, r4, r5, lr}
 8006a82:	2300      	movs	r3, #0
 8006a84:	4d05      	ldr	r5, [pc, #20]	; (8006a9c <_isatty_r+0x1c>)
 8006a86:	4604      	mov	r4, r0
 8006a88:	4608      	mov	r0, r1
 8006a8a:	602b      	str	r3, [r5, #0]
 8006a8c:	f000 f8ba 	bl	8006c04 <_isatty>
 8006a90:	1c43      	adds	r3, r0, #1
 8006a92:	d102      	bne.n	8006a9a <_isatty_r+0x1a>
 8006a94:	682b      	ldr	r3, [r5, #0]
 8006a96:	b103      	cbz	r3, 8006a9a <_isatty_r+0x1a>
 8006a98:	6023      	str	r3, [r4, #0]
 8006a9a:	bd38      	pop	{r3, r4, r5, pc}
 8006a9c:	20000314 	.word	0x20000314

08006aa0 <_lseek_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	4604      	mov	r4, r0
 8006aa4:	4608      	mov	r0, r1
 8006aa6:	4611      	mov	r1, r2
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	4d05      	ldr	r5, [pc, #20]	; (8006ac0 <_lseek_r+0x20>)
 8006aac:	602a      	str	r2, [r5, #0]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	f000 f8b8 	bl	8006c24 <_lseek>
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	d102      	bne.n	8006abe <_lseek_r+0x1e>
 8006ab8:	682b      	ldr	r3, [r5, #0]
 8006aba:	b103      	cbz	r3, 8006abe <_lseek_r+0x1e>
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	bd38      	pop	{r3, r4, r5, pc}
 8006ac0:	20000314 	.word	0x20000314

08006ac4 <__ascii_mbtowc>:
 8006ac4:	b082      	sub	sp, #8
 8006ac6:	b901      	cbnz	r1, 8006aca <__ascii_mbtowc+0x6>
 8006ac8:	a901      	add	r1, sp, #4
 8006aca:	b142      	cbz	r2, 8006ade <__ascii_mbtowc+0x1a>
 8006acc:	b14b      	cbz	r3, 8006ae2 <__ascii_mbtowc+0x1e>
 8006ace:	7813      	ldrb	r3, [r2, #0]
 8006ad0:	600b      	str	r3, [r1, #0]
 8006ad2:	7812      	ldrb	r2, [r2, #0]
 8006ad4:	1e10      	subs	r0, r2, #0
 8006ad6:	bf18      	it	ne
 8006ad8:	2001      	movne	r0, #1
 8006ada:	b002      	add	sp, #8
 8006adc:	4770      	bx	lr
 8006ade:	4610      	mov	r0, r2
 8006ae0:	e7fb      	b.n	8006ada <__ascii_mbtowc+0x16>
 8006ae2:	f06f 0001 	mvn.w	r0, #1
 8006ae6:	e7f8      	b.n	8006ada <__ascii_mbtowc+0x16>

08006ae8 <__malloc_lock>:
 8006ae8:	4801      	ldr	r0, [pc, #4]	; (8006af0 <__malloc_lock+0x8>)
 8006aea:	f7ff b8bc 	b.w	8005c66 <__retarget_lock_acquire_recursive>
 8006aee:	bf00      	nop
 8006af0:	20000308 	.word	0x20000308

08006af4 <__malloc_unlock>:
 8006af4:	4801      	ldr	r0, [pc, #4]	; (8006afc <__malloc_unlock+0x8>)
 8006af6:	f7ff b8b7 	b.w	8005c68 <__retarget_lock_release_recursive>
 8006afa:	bf00      	nop
 8006afc:	20000308 	.word	0x20000308

08006b00 <_read_r>:
 8006b00:	b538      	push	{r3, r4, r5, lr}
 8006b02:	4604      	mov	r4, r0
 8006b04:	4608      	mov	r0, r1
 8006b06:	4611      	mov	r1, r2
 8006b08:	2200      	movs	r2, #0
 8006b0a:	4d05      	ldr	r5, [pc, #20]	; (8006b20 <_read_r+0x20>)
 8006b0c:	602a      	str	r2, [r5, #0]
 8006b0e:	461a      	mov	r2, r3
 8006b10:	f000 f890 	bl	8006c34 <_read>
 8006b14:	1c43      	adds	r3, r0, #1
 8006b16:	d102      	bne.n	8006b1e <_read_r+0x1e>
 8006b18:	682b      	ldr	r3, [r5, #0]
 8006b1a:	b103      	cbz	r3, 8006b1e <_read_r+0x1e>
 8006b1c:	6023      	str	r3, [r4, #0]
 8006b1e:	bd38      	pop	{r3, r4, r5, pc}
 8006b20:	20000314 	.word	0x20000314

08006b24 <__ascii_wctomb>:
 8006b24:	4603      	mov	r3, r0
 8006b26:	4608      	mov	r0, r1
 8006b28:	b141      	cbz	r1, 8006b3c <__ascii_wctomb+0x18>
 8006b2a:	2aff      	cmp	r2, #255	; 0xff
 8006b2c:	d904      	bls.n	8006b38 <__ascii_wctomb+0x14>
 8006b2e:	228a      	movs	r2, #138	; 0x8a
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	4770      	bx	lr
 8006b38:	2001      	movs	r0, #1
 8006b3a:	700a      	strb	r2, [r1, #0]
 8006b3c:	4770      	bx	lr

08006b3e <abort>:
 8006b3e:	2006      	movs	r0, #6
 8006b40:	b508      	push	{r3, lr}
 8006b42:	f000 f82b 	bl	8006b9c <raise>
 8006b46:	2001      	movs	r0, #1
 8006b48:	f000 f88a 	bl	8006c60 <_exit>

08006b4c <_raise_r>:
 8006b4c:	291f      	cmp	r1, #31
 8006b4e:	b538      	push	{r3, r4, r5, lr}
 8006b50:	4604      	mov	r4, r0
 8006b52:	460d      	mov	r5, r1
 8006b54:	d904      	bls.n	8006b60 <_raise_r+0x14>
 8006b56:	2316      	movs	r3, #22
 8006b58:	6003      	str	r3, [r0, #0]
 8006b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b5e:	bd38      	pop	{r3, r4, r5, pc}
 8006b60:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006b62:	b112      	cbz	r2, 8006b6a <_raise_r+0x1e>
 8006b64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b68:	b94b      	cbnz	r3, 8006b7e <_raise_r+0x32>
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	f000 f830 	bl	8006bd0 <_getpid_r>
 8006b70:	462a      	mov	r2, r5
 8006b72:	4601      	mov	r1, r0
 8006b74:	4620      	mov	r0, r4
 8006b76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b7a:	f000 b817 	b.w	8006bac <_kill_r>
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d00a      	beq.n	8006b98 <_raise_r+0x4c>
 8006b82:	1c59      	adds	r1, r3, #1
 8006b84:	d103      	bne.n	8006b8e <_raise_r+0x42>
 8006b86:	2316      	movs	r3, #22
 8006b88:	6003      	str	r3, [r0, #0]
 8006b8a:	2001      	movs	r0, #1
 8006b8c:	e7e7      	b.n	8006b5e <_raise_r+0x12>
 8006b8e:	2400      	movs	r4, #0
 8006b90:	4628      	mov	r0, r5
 8006b92:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006b96:	4798      	blx	r3
 8006b98:	2000      	movs	r0, #0
 8006b9a:	e7e0      	b.n	8006b5e <_raise_r+0x12>

08006b9c <raise>:
 8006b9c:	4b02      	ldr	r3, [pc, #8]	; (8006ba8 <raise+0xc>)
 8006b9e:	4601      	mov	r1, r0
 8006ba0:	6818      	ldr	r0, [r3, #0]
 8006ba2:	f7ff bfd3 	b.w	8006b4c <_raise_r>
 8006ba6:	bf00      	nop
 8006ba8:	2000000c 	.word	0x2000000c

08006bac <_kill_r>:
 8006bac:	b538      	push	{r3, r4, r5, lr}
 8006bae:	2300      	movs	r3, #0
 8006bb0:	4d06      	ldr	r5, [pc, #24]	; (8006bcc <_kill_r+0x20>)
 8006bb2:	4604      	mov	r4, r0
 8006bb4:	4608      	mov	r0, r1
 8006bb6:	4611      	mov	r1, r2
 8006bb8:	602b      	str	r3, [r5, #0]
 8006bba:	f000 f82b 	bl	8006c14 <_kill>
 8006bbe:	1c43      	adds	r3, r0, #1
 8006bc0:	d102      	bne.n	8006bc8 <_kill_r+0x1c>
 8006bc2:	682b      	ldr	r3, [r5, #0]
 8006bc4:	b103      	cbz	r3, 8006bc8 <_kill_r+0x1c>
 8006bc6:	6023      	str	r3, [r4, #0]
 8006bc8:	bd38      	pop	{r3, r4, r5, pc}
 8006bca:	bf00      	nop
 8006bcc:	20000314 	.word	0x20000314

08006bd0 <_getpid_r>:
 8006bd0:	f000 b810 	b.w	8006bf4 <_getpid>

08006bd4 <_close>:
 8006bd4:	2258      	movs	r2, #88	; 0x58
 8006bd6:	4b02      	ldr	r3, [pc, #8]	; (8006be0 <_close+0xc>)
 8006bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bdc:	601a      	str	r2, [r3, #0]
 8006bde:	4770      	bx	lr
 8006be0:	20000314 	.word	0x20000314

08006be4 <_fstat>:
 8006be4:	2258      	movs	r2, #88	; 0x58
 8006be6:	4b02      	ldr	r3, [pc, #8]	; (8006bf0 <_fstat+0xc>)
 8006be8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bec:	601a      	str	r2, [r3, #0]
 8006bee:	4770      	bx	lr
 8006bf0:	20000314 	.word	0x20000314

08006bf4 <_getpid>:
 8006bf4:	2258      	movs	r2, #88	; 0x58
 8006bf6:	4b02      	ldr	r3, [pc, #8]	; (8006c00 <_getpid+0xc>)
 8006bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bfc:	601a      	str	r2, [r3, #0]
 8006bfe:	4770      	bx	lr
 8006c00:	20000314 	.word	0x20000314

08006c04 <_isatty>:
 8006c04:	2258      	movs	r2, #88	; 0x58
 8006c06:	4b02      	ldr	r3, [pc, #8]	; (8006c10 <_isatty+0xc>)
 8006c08:	2000      	movs	r0, #0
 8006c0a:	601a      	str	r2, [r3, #0]
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	20000314 	.word	0x20000314

08006c14 <_kill>:
 8006c14:	2258      	movs	r2, #88	; 0x58
 8006c16:	4b02      	ldr	r3, [pc, #8]	; (8006c20 <_kill+0xc>)
 8006c18:	f04f 30ff 	mov.w	r0, #4294967295
 8006c1c:	601a      	str	r2, [r3, #0]
 8006c1e:	4770      	bx	lr
 8006c20:	20000314 	.word	0x20000314

08006c24 <_lseek>:
 8006c24:	2258      	movs	r2, #88	; 0x58
 8006c26:	4b02      	ldr	r3, [pc, #8]	; (8006c30 <_lseek+0xc>)
 8006c28:	f04f 30ff 	mov.w	r0, #4294967295
 8006c2c:	601a      	str	r2, [r3, #0]
 8006c2e:	4770      	bx	lr
 8006c30:	20000314 	.word	0x20000314

08006c34 <_read>:
 8006c34:	2258      	movs	r2, #88	; 0x58
 8006c36:	4b02      	ldr	r3, [pc, #8]	; (8006c40 <_read+0xc>)
 8006c38:	f04f 30ff 	mov.w	r0, #4294967295
 8006c3c:	601a      	str	r2, [r3, #0]
 8006c3e:	4770      	bx	lr
 8006c40:	20000314 	.word	0x20000314

08006c44 <_sbrk>:
 8006c44:	4a04      	ldr	r2, [pc, #16]	; (8006c58 <_sbrk+0x14>)
 8006c46:	4603      	mov	r3, r0
 8006c48:	6811      	ldr	r1, [r2, #0]
 8006c4a:	b909      	cbnz	r1, 8006c50 <_sbrk+0xc>
 8006c4c:	4903      	ldr	r1, [pc, #12]	; (8006c5c <_sbrk+0x18>)
 8006c4e:	6011      	str	r1, [r2, #0]
 8006c50:	6810      	ldr	r0, [r2, #0]
 8006c52:	4403      	add	r3, r0
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	4770      	bx	lr
 8006c58:	20000318 	.word	0x20000318
 8006c5c:	20000320 	.word	0x20000320

08006c60 <_exit>:
 8006c60:	e7fe      	b.n	8006c60 <_exit>
	...

08006c64 <_init>:
 8006c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c66:	bf00      	nop
 8006c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c6a:	bc08      	pop	{r3}
 8006c6c:	469e      	mov	lr, r3
 8006c6e:	4770      	bx	lr

08006c70 <_fini>:
 8006c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c72:	bf00      	nop
 8006c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c76:	bc08      	pop	{r3}
 8006c78:	469e      	mov	lr, r3
 8006c7a:	4770      	bx	lr
