
module testbench_counter;
reg clk;reg clr;wire[7:0]count;
//Mapping
counter uut(.clk(clk),.clr(clr),.count(count));

initial
begin
$monitor($time,"clk=%b,clr=%b,count=%b",clk,clr,count);
end
// initialising input
initial 
clk=1'b0;

always #5clk=~clk;
//Declaring clock inputs now
initial
begin
clr=1'b1;
#5 clr=1'b0;
#200 clr=1'b1;
$finish;
end
endmodule
