{"sha": "b5a5ade831991092d753d233cb2ac290d2db61cf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjVhNWFkZTgzMTk5MTA5MmQ3NTNkMjMzY2IyYWMyOTBkMmRiNjFjZg==", "commit": {"author": {"name": "Claudiu Zissulescu", "email": "claziss@synopsys.com", "date": "2016-05-02T11:26:57Z"}, "committer": {"name": "Claudiu Zissulescu", "email": "claziss@gcc.gnu.org", "date": "2016-05-02T11:26:57Z"}, "message": "[ARC] Various instruction pattern fixes\n\ngcc/\n2016-05-02  Claudiu Zissulescu  <claziss@synopsys.com>\n\n\t* config/arc/arc.md (mulsidi3): Change operand 0 predicate to\n\tregister_operand.\n\t(umulsidi3): Likewise.\n\t(indirect_jump): Fix jump instruction assembly patterns.\n\nFrom-SVN: r235749", "tree": {"sha": "1a28ee5849edb504e312474081a397cba10e29b7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1a28ee5849edb504e312474081a397cba10e29b7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b5a5ade831991092d753d233cb2ac290d2db61cf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b5a5ade831991092d753d233cb2ac290d2db61cf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b5a5ade831991092d753d233cb2ac290d2db61cf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b5a5ade831991092d753d233cb2ac290d2db61cf/comments", "author": {"login": "claziss", "id": 2761368, "node_id": "MDQ6VXNlcjI3NjEzNjg=", "avatar_url": "https://avatars.githubusercontent.com/u/2761368?v=4", "gravatar_id": "", "url": "https://api.github.com/users/claziss", "html_url": "https://github.com/claziss", "followers_url": "https://api.github.com/users/claziss/followers", "following_url": "https://api.github.com/users/claziss/following{/other_user}", "gists_url": "https://api.github.com/users/claziss/gists{/gist_id}", "starred_url": "https://api.github.com/users/claziss/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/claziss/subscriptions", "organizations_url": "https://api.github.com/users/claziss/orgs", "repos_url": "https://api.github.com/users/claziss/repos", "events_url": "https://api.github.com/users/claziss/events{/privacy}", "received_events_url": "https://api.github.com/users/claziss/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "e91cacaedb0ef7c9674af7f8920de5952bbb7fbb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e91cacaedb0ef7c9674af7f8920de5952bbb7fbb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e91cacaedb0ef7c9674af7f8920de5952bbb7fbb"}], "stats": {"total": 26, "additions": 19, "deletions": 7}, "files": [{"sha": "a098272d42fabe9201ccd618b8af848db3538d91", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b5a5ade831991092d753d233cb2ac290d2db61cf/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b5a5ade831991092d753d233cb2ac290d2db61cf/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b5a5ade831991092d753d233cb2ac290d2db61cf", "patch": "@@ -1,3 +1,10 @@\n+2016-05-02  Claudiu Zissulescu  <claziss@synopsys.com>\n+\n+\t* config/arc/arc.md (mulsidi3): Change operand 0 predicate to\n+\tregister_operand.\n+\t(umulsidi3): Likewise.\n+\t(indirect_jump): Fix jump instruction assembly patterns.\n+\n 2016-05-02  Thomas Schwinge  <thomas@codesourcery.com>\n \n \tPR target/70860"}, {"sha": "a4ee08450a8c8109000451a8537c347de80465cb", "filename": "gcc/config/arc/arc.md", "status": "modified", "additions": 12, "deletions": 7, "changes": 19, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b5a5ade831991092d753d233cb2ac290d2db61cf/gcc%2Fconfig%2Farc%2Farc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b5a5ade831991092d753d233cb2ac290d2db61cf/gcc%2Fconfig%2Farc%2Farc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farc%2Farc.md?ref=b5a5ade831991092d753d233cb2ac290d2db61cf", "patch": "@@ -2079,9 +2079,9 @@\n   (set_attr \"cond\" \"nocond,canuse,nocond,canuse_limm,canuse,nocond\")])\n \n (define_expand \"mulsidi3\"\n-  [(set (match_operand:DI 0 \"nonimmediate_operand\" \"\")\n-\t(mult:DI (sign_extend:DI(match_operand:SI 1 \"register_operand\" \"\"))\n-\t\t (sign_extend:DI(match_operand:SI 2 \"nonmemory_operand\" \"\"))))]\n+  [(set (match_operand:DI 0 \"register_operand\" \"\")\n+\t(mult:DI (sign_extend:DI (match_operand:SI 1 \"register_operand\" \"\"))\n+\t\t (sign_extend:DI (match_operand:SI 2 \"nonmemory_operand\" \"\"))))]\n   \"TARGET_ANY_MPY\"\n \"\n {\n@@ -2315,9 +2315,9 @@\n }\")\n \n (define_expand \"umulsidi3\"\n-  [(set (match_operand:DI 0 \"nonimmediate_operand\" \"\")\n-\t(mult:DI (zero_extend:DI(match_operand:SI 1 \"register_operand\" \"\"))\n-\t\t (zero_extend:DI(match_operand:SI 2 \"nonmemory_operand\" \"\"))))]\n+  [(set (match_operand:DI 0 \"register_operand\" \"\")\n+\t(mult:DI (zero_extend:DI (match_operand:SI 1 \"register_operand\" \"\"))\n+\t\t (zero_extend:DI (match_operand:SI 2 \"nonmemory_operand\" \"\"))))]\n   \"\"\n {\n   if (TARGET_MPY)\n@@ -3809,7 +3809,12 @@\n (define_insn \"indirect_jump\"\n   [(set (pc) (match_operand:SI 0 \"nonmemory_operand\" \"L,I,Cal,Rcqq,r\"))]\n   \"\"\n-  \"j%!%* [%0]%&\"\n+  \"@\n+   j%!%* %0%&\n+   j%!%* %0%&\n+   j%!%* %0%&\n+   j%!%* [%0]%&\n+   j%!%* [%0]%&\"\n   [(set_attr \"type\" \"jump\")\n    (set_attr \"iscompact\" \"false,false,false,maybe,false\")\n    (set_attr \"cond\" \"canuse,canuse_limm,canuse,canuse,canuse\")])"}]}