# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# OpenFile C:/Users/user/HSCD/Uebung/Aufgabe1/testbench/system_tb.vhd
vlib work
vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/Aufgabe1/testbench/system_tb.vhd
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:57:32 on Nov 20,2018
# vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/Aufgabe1/testbench/system_tb.vhd 
# -- Loading package STANDARD
# -- Compiling entity system_tb
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture behaviour of system_tb
# End time: 10:57:33 on Nov 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/Aufgabe1/system.vhd
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:57:41 on Nov 20,2018
# vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/Aufgabe1/system.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity system
# -- Loading package VCOMPONENTS
# -- Compiling architecture structure of system
# End time: 10:57:42 on Nov 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/FDSx2.vhd
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:57:48 on Nov 20,2018
# vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/FDSx2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FDSx2
# -- Loading package VCOMPONENTS
# -- Compiling architecture structure of FDSx2
# End time: 10:57:49 on Nov 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/kcpsm3.vhd
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:57:49 on Nov 20,2018
# vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/kcpsm3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity kcpsm3
# -- Compiling architecture low_level_definition of kcpsm3
# End time: 10:57:50 on Nov 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/HSCD/Uebung/timer.vhd
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:57:50 on Nov 20,2018
# vcom -reportprogress 30 -work work C:/Users/user/HSCD/Uebung/timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer
# -- Compiling architecture behaviour of timer
# End time: 10:57:50 on Nov 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/Aufgabe1/software/PROGRAMM.VHD
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:58:03 on Nov 20,2018
# vcom -reportprogress 300 -work work C:/Users/user/HSCD/Uebung/Aufgabe1/software/PROGRAMM.VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity programm
# -- Compiling architecture low_level_definition of programm
# End time: 10:58:04 on Nov 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.system_tb
# vsim work.system_tb 
# Start time: 10:58:19 on Nov 20,2018
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.system_tb(behaviour)
# Loading unisim.vcomponents
# Loading work.system(structure)
# Loading work.fdsx2(structure)
# Loading unisim.fds(fds_v)
# Loading unisim.fdse(fdse_v)
# Loading work.timer(behaviour)
# Loading work.kcpsm3(low_level_definition)
# Loading unisim.lut1(lut1_v)
# Loading unisim.fdr(fdr_v)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.lut4(lut4_v)
# Loading unisim.fd(fd_v)
# Loading unisim.fde(fde_v)
# Loading unisim.lut3(lut3_v)
# Loading unisim.fdre(fdre_v)
# Loading unisim.lut2(lut2_v)
# Loading unisim.muxcy(muxcy_v)
# Loading unisim.xorcy(xorcy_v)
# Loading unisim.inv(inv_v)
# Loading unisim.fdrse(fdrse_v)
# Loading unisim.ram16x1d(ram16x1d_v)
# Loading unisim.ram64x1s(ram64x1s_v)
# Loading unisim.muxf5(muxf5_v)
# Loading unisim.ram32x1s(ram32x1s_v)
# Loading work.programm(low_level_definition)
# Loading unisim.ramb16_s18(ramb16_s18_v)
do messung.do
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /system_tb/sys
# Break key hit
# Break in ForLoop loop at C:/Microsemi/Libero_SoC_v11.9/Xilinx/unisims/unisim_VPKG.vhd line 727
run -all
# End time: 11:19:21 on Nov 20,2018, Elapsed time: 0:21:02
# Errors: 0, Warnings: 1
