INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_bh_no_0006/full_adder_bh_no_0006.srcs/sources_1/new/full_adder_bh_no_0006.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_bh_no_0006
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_bh_no_0006/full_adder_bh_no_0006.srcs/sim_1/new/full_adder_bh_tb_no_0006.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_bh_tb_no_0006
