\hypertarget{group___r_c_c_ex___h_s_e___configuration}{}\doxysection{HSE Configuration}
\label{group___r_c_c_ex___h_s_e___configuration}\index{HSE Configuration@{HSE Configuration}}
Collaboration diagram for HSE Configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=338pt]{group___r_c_c_ex___h_s_e___configuration}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___h_s_e___configuration_gafc6bfe4fd172ea49871172fa137b60e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+VALUE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+VALUE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___h_s_e___configuration_ga33799456f6dcbcdb9e66374277083d4c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+GET\+\_\+\+PREDIV}}()~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}})
\begin{DoxyCompactList}\small\item\em Macro to get prediv1 factor for PLL. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___h_s_e___configuration_ga33799456f6dcbcdb9e66374277083d4c}\label{group___r_c_c_ex___h_s_e___configuration_ga33799456f6dcbcdb9e66374277083d4c}} 
\index{HSE Configuration@{HSE Configuration}!\_\_HAL\_RCC\_HSE\_GET\_PREDIV@{\_\_HAL\_RCC\_HSE\_GET\_PREDIV}}
\index{\_\_HAL\_RCC\_HSE\_GET\_PREDIV@{\_\_HAL\_RCC\_HSE\_GET\_PREDIV}!HSE Configuration@{HSE Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSE\_GET\_PREDIV}{\_\_HAL\_RCC\_HSE\_GET\_PREDIV}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+GET\+\_\+\+PREDIV(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}})}



Macro to get prediv1 factor for PLL. 



Definition at line 1617 of file stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___r_c_c_ex___h_s_e___configuration_gafc6bfe4fd172ea49871172fa137b60e0}\label{group___r_c_c_ex___h_s_e___configuration_gafc6bfe4fd172ea49871172fa137b60e0}} 
\index{HSE Configuration@{HSE Configuration}!\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG@{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG}}
\index{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG@{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG}!HSE Configuration@{HSE Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG}{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+VALUE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+VALUE\+\_\+\+\_\+))}



Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL. 

\begin{DoxyNote}{Note}
Predivision factor can not be changed if PLL is used as system clock In this case, you have to select another source of the system clock, disable the PLL and then change the HSE predivision factor. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+HSE\+\_\+\+PREDIV\+\_\+\+VALUE$<$/strong$>$} & specifies the division value applied to HSE. This parameter must be a number between RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+DIV1 and RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+DIV2. \\
\hline
\end{DoxyParams}


Definition at line 1601 of file stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

