0.6
2018.3
Dec  7 2018
00:33:28
C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog/AESL_axi_slave_CRTLS.v,1552847803,systemVerilog,,,,AESL_axi_slave_CRTLS,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog/hls_multiplier.autotb.v,1552847803,systemVerilog,,,,apatb_hls_multiplier_top,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog/hls_multiplier.v,1552847617,systemVerilog,,,,hls_multiplier,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog/hls_multiplier_CRTLS_s_axi.v,1552847617,systemVerilog,,,,hls_multiplier_CRTLS_s_axi,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog/hls_multiplier_mubkb.v,1552847617,systemVerilog,,,,hls_multiplier_mubkb;hls_multiplier_mubkb_DSP48_0,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
