library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity register is
    generic (
        number_of_bits : INTEGER := 4;
    );
    port (
        clk : in STD_LOGIC;
        enable : in STD_LOGIC;
        reset : in STD_LOGIC;
        d : in STD_LOGIC_VECTOR (number_of_bits - 1 downto 0);
        q : out STD_LOGIC_VECTOR (number_of_bits - 1 downto 0);
    );
end entity;


architecture Behaviour of register is
    signal buffer : STD_LOGIC_VECTOR (number_of_bits - 1 downto 0);
begin
    if (rising_edge(clk)) then
        if (reset = '1') then
            q <= (others => '0');
        elsif (enable = '1') then 
            q <= d;
        end if;
    end if;
end architecture Behaviour;