{
  "Top": "smul",
  "RtlTop": "smul",
  "RtlPrefix": "",
  "RtlSubPrefix": "smul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "INPUT": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>&",
      "srcSize": "96"
    },
    "OUTPUT": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>&",
      "srcSize": "96"
    },
    "length": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "length_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top smul -name smul",
      "set_directive_top smul -name smul"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "smul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "smul",
    "Version": "1.0",
    "DisplayName": "Smul",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_smul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/streamMul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/smul_buff_V.vhd",
      "impl\/vhdl\/smul_CTRL_s_axi.vhd",
      "impl\/vhdl\/smul_regslice_both.vhd",
      "impl\/vhdl\/smul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/smul_buff_V.v",
      "impl\/verilog\/smul_CTRL_s_axi.v",
      "impl\/verilog\/smul_regslice_both.v",
      "impl\/verilog\/smul.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/smul_v1_0\/data\/smul.mdd",
      "impl\/misc\/drivers\/smul_v1_0\/data\/smul.tcl",
      "impl\/misc\/drivers\/smul_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/smul_v1_0\/src\/xsmul.c",
      "impl\/misc\/drivers\/smul_v1_0\/src\/xsmul.h",
      "impl\/misc\/drivers\/smul_v1_0\/src\/xsmul_hw.h",
      "impl\/misc\/drivers\/smul_v1_0\/src\/xsmul_linux.c",
      "impl\/misc\/drivers\/smul_v1_0\/src\/xsmul_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/smul.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Xilinx\/streamMul\/streamMul\/solution1\/.debug\/smul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:INPUT_r:OUTPUT_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "INPUT_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "INPUT_r_",
      "ports": [
        "INPUT_r_TDATA",
        "INPUT_r_TKEEP",
        "INPUT_r_TLAST",
        "INPUT_r_TREADY",
        "INPUT_r_TSTRB",
        "INPUT_r_TVALID"
      ]
    },
    "OUTPUT_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "OUTPUT_r_",
      "ports": [
        "OUTPUT_r_TDATA",
        "OUTPUT_r_TKEEP",
        "OUTPUT_r_TLAST",
        "OUTPUT_r_TREADY",
        "OUTPUT_r_TSTRB",
        "OUTPUT_r_TVALID"
      ]
    },
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [{
          "offset": "0x10",
          "name": "length_r",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of length_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "length_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of length_r"
            }]
        }],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "length"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "OUTPUT_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "OUTPUT_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_r_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "smul"},
    "Info": {"smul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"smul": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.727"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_14_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "64",
            "Latency": "0 ~ 64",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "122",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "299",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-09-19 13:01:27 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
