{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603835572355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603835572355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 18:52:52 2020 " "Processing started: Tue Oct 27 18:52:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603835572355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835572355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-05 -c experimento-05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-05 -c experimento-05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835572355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603835572871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603835572871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_subtrator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_subtrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator " "Found entity 1: somador_subtrator" {  } { { "../Aula 05/somador_subtrator.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_subtrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "../Aula 05/somador_completo.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_4bits " "Found entity 1: somador_4bits" {  } { { "../Aula 05/somador_4bits.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/seletor_ic_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/seletor_ic_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_ic_4bits " "Found entity 1: seletor_ic_4bits" {  } { { "../Aula 05/seletor_ic_4bits.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/seletor_ic_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/igualdade_complemento_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/igualdade_complemento_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 igualdade_complemento_1 " "Found entity 1: igualdade_complemento_1" {  } { { "../Aula 05/igualdade_complemento_1.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/igualdade_complemento_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/estouro.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/estouro.v" { { "Info" "ISGN_ENTITY_NAME" "1 estouro " "Found entity 1: estouro" {  } { { "../Aula 05/estouro.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/estouro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste1.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste1 " "Found entity 1: Mod_Teste1" {  } { { "Mod_Teste1.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste2.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste2 " "Found entity 1: Mod_Teste2" {  } { { "Mod_Teste2.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste3.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste3 " "Found entity 1: Mod_Teste3" {  } { { "Mod_Teste3.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste4.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste4 " "Found entity 1: Mod_Teste4" {  } { { "Mod_Teste4.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835586661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835586661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste4 " "Elaborating entity \"Mod_Teste4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603835586710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator somador_subtrator:soma_subtrai " "Elaborating entity \"somador_subtrator\" for hierarchy \"somador_subtrator:soma_subtrai\"" {  } { { "Mod_Teste4.v" "soma_subtrai" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603835586761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_ic_4bits somador_subtrator:soma_subtrai\|seletor_ic_4bits:seletor " "Elaborating entity \"seletor_ic_4bits\" for hierarchy \"somador_subtrator:soma_subtrai\|seletor_ic_4bits:seletor\"" {  } { { "../Aula 05/somador_subtrator.v" "seletor" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_subtrator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603835586761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualdade_complemento_1 somador_subtrator:soma_subtrai\|seletor_ic_4bits:seletor\|igualdade_complemento_1:ic1 " "Elaborating entity \"igualdade_complemento_1\" for hierarchy \"somador_subtrator:soma_subtrai\|seletor_ic_4bits:seletor\|igualdade_complemento_1:ic1\"" {  } { { "../Aula 05/seletor_ic_4bits.v" "ic1" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/seletor_ic_4bits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603835586761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_4bits somador_subtrator:soma_subtrai\|somador_4bits:somador " "Elaborating entity \"somador_4bits\" for hierarchy \"somador_subtrator:soma_subtrai\|somador_4bits:somador\"" {  } { { "../Aula 05/somador_subtrator.v" "somador" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_subtrator.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603835586761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo somador_subtrator:soma_subtrai\|somador_4bits:somador\|somador_completo:sc1 " "Elaborating entity \"somador_completo\" for hierarchy \"somador_subtrator:soma_subtrai\|somador_4bits:somador\|somador_completo:sc1\"" {  } { { "../Aula 05/somador_4bits.v" "sc1" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_4bits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603835586777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estouro somador_subtrator:soma_subtrai\|estouro:overflow " "Elaborating entity \"estouro\" for hierarchy \"somador_subtrator:soma_subtrai\|estouro:overflow\"" {  } { { "../Aula 05/somador_subtrator.v" "overflow" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_subtrator.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603835586777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603835587761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603835588479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603835588479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603835588698 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603835588698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603835588698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603835588698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603835588823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 18:53:08 2020 " "Processing ended: Tue Oct 27 18:53:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603835588823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603835588823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603835588823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835588823 ""}
