{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564168562455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564168562455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 13:16:02 2019 " "Processing started: Fri Jul 26 13:16:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564168562455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168562455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168562455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564168563149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564168563149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576907 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576907 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576907 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-computer_arch " "Found design unit 1: computer-computer_arch" {  } { { "computer.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/computer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576907 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/computer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_TB-computer_TB_arch " "Found design unit 1: computer_TB-computer_TB_arch" {  } { { "computer_TB.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/computer_TB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576923 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_TB " "Found entity 1: computer_TB" {  } { { "computer_TB.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/computer_TB.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576923 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "cpu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576923 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "data_path.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/data_path.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576938 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/memory.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576938 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/rom_128x8_sync.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576938 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/rw_96x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576938 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576954 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168576954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168576954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_02 top.vhd(86) " "VHDL Signal Declaration warning at top.vhd(86): used implicit default value for signal \"port_in_02\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_03 top.vhd(87) " "VHDL Signal Declaration warning at top.vhd(87): used implicit default value for signal \"port_in_03\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_04 top.vhd(88) " "VHDL Signal Declaration warning at top.vhd(88): used implicit default value for signal \"port_in_04\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_05 top.vhd(89) " "VHDL Signal Declaration warning at top.vhd(89): used implicit default value for signal \"port_in_05\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_06 top.vhd(90) " "VHDL Signal Declaration warning at top.vhd(90): used implicit default value for signal \"port_in_06\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_07 top.vhd(91) " "VHDL Signal Declaration warning at top.vhd(91): used implicit default value for signal \"port_in_07\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_08 top.vhd(92) " "VHDL Signal Declaration warning at top.vhd(92): used implicit default value for signal \"port_in_08\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_09 top.vhd(93) " "VHDL Signal Declaration warning at top.vhd(93): used implicit default value for signal \"port_in_09\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_10 top.vhd(94) " "VHDL Signal Declaration warning at top.vhd(94): used implicit default value for signal \"port_in_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_11 top.vhd(95) " "VHDL Signal Declaration warning at top.vhd(95): used implicit default value for signal \"port_in_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_12 top.vhd(96) " "VHDL Signal Declaration warning at top.vhd(96): used implicit default value for signal \"port_in_12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_13 top.vhd(97) " "VHDL Signal Declaration warning at top.vhd(97): used implicit default value for signal \"port_in_13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_14 top.vhd(98) " "VHDL Signal Declaration warning at top.vhd(98): used implicit default value for signal \"port_in_14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_15 top.vhd(99) " "VHDL Signal Declaration warning at top.vhd(99): used implicit default value for signal \"port_in_15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_04 top.vhd(105) " "Verilog HDL or VHDL warning at top.vhd(105): object \"port_out_04\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_05 top.vhd(106) " "Verilog HDL or VHDL warning at top.vhd(106): object \"port_out_05\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_06 top.vhd(107) " "Verilog HDL or VHDL warning at top.vhd(107): object \"port_out_06\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_07 top.vhd(108) " "Verilog HDL or VHDL warning at top.vhd(108): object \"port_out_07\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_08 top.vhd(109) " "Verilog HDL or VHDL warning at top.vhd(109): object \"port_out_08\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_09 top.vhd(110) " "Verilog HDL or VHDL warning at top.vhd(110): object \"port_out_09\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_10 top.vhd(111) " "Verilog HDL or VHDL warning at top.vhd(111): object \"port_out_10\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_11 top.vhd(112) " "Verilog HDL or VHDL warning at top.vhd(112): object \"port_out_11\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_12 top.vhd(113) " "Verilog HDL or VHDL warning at top.vhd(113): object \"port_out_12\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_13 top.vhd(114) " "Verilog HDL or VHDL warning at top.vhd(114): object \"port_out_13\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_14 top.vhd(115) " "Verilog HDL or VHDL warning at top.vhd(115): object \"port_out_14\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_15 top.vhd(116) " "Verilog HDL or VHDL warning at top.vhd(116): object \"port_out_15\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:Cdiv " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:Cdiv\"" {  } { { "top.vhd" "Cdiv" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max clock_div_prec.vhd(21) " "VHDL Process Statement warning at clock_div_prec.vhd(21): inferring latch(es) for signal or variable \"max\", which holds its previous value in one or more paths through the process" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[0\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[0\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[1\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[1\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[2\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[2\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[3\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[3\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[4\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[4\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[5\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[5\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[6\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[6\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[7\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[7\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[8\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[8\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[9\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[9\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577032 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[10\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[10\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[11\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[11\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[12\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[12\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[13\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[13\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[14\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[14\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[15\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[15\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[16\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[16\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[17\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[17\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[18\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[18\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[19\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[19\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[20\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[20\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[21\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[21\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[22\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[22\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[23\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[23\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[24\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[24\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[25\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[25\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[26\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[26\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[27\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[27\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[28\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[28\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[29\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[29\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[30\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[30\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[31\] clock_div_prec.vhd(21) " "Inferred latch for \"max\[31\]\" at clock_div_prec.vhd(21)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|clock_div_prec:Cdiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:HO " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:HO\"" {  } { { "top.vhd" "HO" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX_OUT char_decoder.vhd(12) " "VHDL Process Statement warning at char_decoder.vhd(12): inferring latch(es) for signal or variable \"HEX_OUT\", which holds its previous value in one or more paths through the process" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|char_decoder:HO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[0\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[0\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|char_decoder:HO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[1\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[1\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|char_decoder:HO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[2\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[2\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|char_decoder:HO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[3\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[3\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|char_decoder:HO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[4\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[4\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|char_decoder:HO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[5\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[5\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|char_decoder:HO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[6\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[6\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 "|top|char_decoder:HO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer computer:C1 " "Elaborating entity \"computer\" for hierarchy \"computer:C1\"" {  } { { "top.vhd" "C1" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu computer:C1\|cpu:CPU_1 " "Elaborating entity \"cpu\" for hierarchy \"computer:C1\|cpu:CPU_1\"" {  } { { "computer.vhd" "CPU_1" { Text "C:/Users/tWin/Desktop/eeleproject/part3/computer.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit computer:C1\|cpu:CPU_1\|control_unit:CU_1 " "Elaborating entity \"control_unit\" for hierarchy \"computer:C1\|cpu:CPU_1\|control_unit:CU_1\"" {  } { { "cpu.vhd" "CU_1" { Text "C:/Users/tWin/Desktop/eeleproject/part3/cpu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577048 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(70) " "VHDL Process Statement warning at control_unit.vhd(70): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1564168577063 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_7 control_unit.vhd(70) " "Inferred latch for \"next_state.S_BEQ_7\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_6 control_unit.vhd(70) " "Inferred latch for \"next_state.S_BEQ_6\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_5 control_unit.vhd(70) " "Inferred latch for \"next_state.S_BEQ_5\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_4 control_unit.vhd(70) " "Inferred latch for \"next_state.S_BEQ_4\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(70) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(70) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(70) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_ADD_AB_4 control_unit.vhd(70) " "Inferred latch for \"next_state.S_ADD_AB_4\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(70) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(70) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(70) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(70) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(70) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(70) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(70) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(70) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(70) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(70) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(70) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(70) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(70) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(70) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(70) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(70) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(70)" {  } { { "control_unit.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/control_unit.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 "|top|computer:C1|cpu:CPU_1|control_unit:CU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path computer:C1\|cpu:CPU_1\|data_path:DP_1 " "Elaborating entity \"data_path\" for hierarchy \"computer:C1\|cpu:CPU_1\|data_path:DP_1\"" {  } { { "cpu.vhd" "DP_1" { Text "C:/Users/tWin/Desktop/eeleproject/part3/cpu.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\"" {  } { { "data_path.vhd" "ALU_1" { Text "C:/Users/tWin/Desktop/eeleproject/part3/data_path.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(16) " "VHDL Process Statement warning at alu.vhd(16): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(16) " "VHDL Process Statement warning at alu.vhd(16): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(16) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(16) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(16) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(16) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(16) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(16) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(16) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(16) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(16) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(16) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(16) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(16) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577068 "|top|computer:C1|cpu:CPU_1|data_path:DP_1|alu:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory computer:C1\|memory:MEM_1 " "Elaborating entity \"memory\" for hierarchy \"computer:C1\|memory:MEM_1\"" {  } { { "computer.vhd" "MEM_1" { Text "C:/Users/tWin/Desktop/eeleproject/part3/computer.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync computer:C1\|memory:MEM_1\|rom_128x8_sync:ROM_1 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"computer:C1\|memory:MEM_1\|rom_128x8_sync:ROM_1\"" {  } { { "memory.vhd" "ROM_1" { Text "C:/Users/tWin/Desktop/eeleproject/part3/memory.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync computer:C1\|memory:MEM_1\|rw_96x8_sync:RW_1 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"computer:C1\|memory:MEM_1\|rw_96x8_sync:RW_1\"" {  } { { "memory.vhd" "RW_1" { Text "C:/Users/tWin/Desktop/eeleproject/part3/memory.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|NZVC\[2\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|NZVC\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[1\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[2\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[3\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[4\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[5\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[6\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[7\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[0\] " "LATCH primitive \"computer:C1\|cpu:CPU_1\|data_path:DP_1\|alu:ALU_1\|ALU_Result\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/alu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564168577496 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "computer:C1\|memory:MEM_1\|rw_96x8_sync:RW_1\|RW_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"computer:C1\|memory:MEM_1\|rw_96x8_sync:RW_1\|RW_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564168577716 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1564168577716 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1564168577716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computer:C1\|memory:MEM_1\|rw_96x8_sync:RW_1\|altsyncram:RW_rtl_0 " "Elaborated megafunction instantiation \"computer:C1\|memory:MEM_1\|rw_96x8_sync:RW_1\|altsyncram:RW_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168577794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computer:C1\|memory:MEM_1\|rw_96x8_sync:RW_1\|altsyncram:RW_rtl_0 " "Instantiated megafunction \"computer:C1\|memory:MEM_1\|rw_96x8_sync:RW_1\|altsyncram:RW_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564168577794 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564168577794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q1 " "Found entity 1: altsyncram_m0q1" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/db/altsyncram_m0q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564168577857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168577857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564168578433 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:Cdiv\|CNT_int\[31\] Low " "Register clock_div_prec:Cdiv\|CNT_int\[31\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1564168578573 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:Cdiv\|CNT_int\[0\] Low " "Register clock_div_prec:Cdiv\|CNT_int\[0\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/clock_div_prec.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1564168578573 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1564168578573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564168579119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564168579119 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564168579275 "|top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564168579275 "|top|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564168579275 "|top|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/eeleproject/part3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564168579275 "|top|KEY[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1564168579275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564168579275 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564168579275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564168579275 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564168579275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564168579275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564168579339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 13:16:19 2019 " "Processing ended: Fri Jul 26 13:16:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564168579339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564168579339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564168579339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564168579339 ""}
