Timing Analyzer report for TOP_UART
Sun Jan 12 09:11:19 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP_UART                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.1%      ;
;     Processors 3-4         ;   3.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 88.73 MHz ; 88.73 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; i_clk ; -10.270 ; -5320.530         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -1848.367                        ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                        ;
+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.270 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 11.167     ;
; -10.247 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 11.149     ;
; -10.208 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 11.130     ;
; -10.162 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 11.084     ;
; -10.132 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 11.041     ;
; -10.132 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 11.045     ;
; -10.123 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 11.032     ;
; -10.119 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 11.044     ;
; -10.101 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 11.023     ;
; -10.083 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.992     ;
; -10.055 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.966     ;
; -10.042 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.951     ;
; -10.030 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.940     ;
; -10.026 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.936     ;
; -10.009 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.920     ;
; -10.007 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.922     ;
; -10.003 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.918     ;
; -9.979  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.889     ;
; -9.974  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.872     ;
; -9.970  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.868     ;
; -9.967  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 10.892     ;
; -9.967  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 10.881     ;
; -9.950  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.851     ;
; -9.948  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.859     ;
; -9.937  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.847     ;
; -9.933  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.843     ;
; -9.930  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.828     ;
; -9.927  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.833     ;
; -9.921  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.830     ;
; -9.914  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.829     ;
; -9.903  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.804     ;
; -9.892  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.814     ;
; -9.891  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.807     ;
; -9.889  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.787     ;
; -9.888  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.810     ;
; -9.876  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.798     ;
; -9.851  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.773     ;
; -9.847  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 10.759     ;
; -9.840  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.749     ;
; -9.834  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.743     ;
; -9.833  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.742     ;
; -9.829  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.732     ;
; -9.817  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.735     ;
; -9.816  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.731     ;
; -9.812  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 10.737     ;
; -9.812  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.725     ;
; -9.799  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.721     ;
; -9.787  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.685     ;
; -9.781  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 10.706     ;
; -9.777  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.688     ;
; -9.770  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.685     ;
; -9.768  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.666     ;
; -9.765  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.674     ;
; -9.757  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 10.669     ;
; -9.754  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.670     ;
; -9.748  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.670     ;
; -9.740  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.646     ;
; -9.734  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.645     ;
; -9.730  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.641     ;
; -9.723  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.634     ;
; -9.717  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 10.614     ;
; -9.713  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.611     ;
; -9.700  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.609     ;
; -9.698  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.609     ;
; -9.694  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.605     ;
; -9.694  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.604     ;
; -9.694  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 10.596     ;
; -9.692  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 10.589     ;
; -9.687  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.585     ;
; -9.681  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.579     ;
; -9.680  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.578     ;
; -9.671  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.569     ;
; -9.671  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.587     ;
; -9.671  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.586     ;
; -9.669  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.579     ;
; -9.666  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 10.574     ;
; -9.662  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 10.587     ;
; -9.655  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 10.555     ;
; -9.653  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 10.550     ;
; -9.651  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 10.548     ;
; -9.650  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.565     ;
; -9.647  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.557     ;
; -9.646  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.561     ;
; -9.644  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.566     ;
; -9.644  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 10.574     ;
; -9.642  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 10.556     ;
; -9.641  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.552     ;
; -9.639  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 10.562     ;
; -9.639  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 10.536     ;
; -9.637  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.550     ;
; -9.633  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.546     ;
; -9.630  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 10.532     ;
; -9.628  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 10.530     ;
; -9.627  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 10.539     ;
; -9.626  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.548     ;
; -9.623  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 10.548     ;
; -9.622  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.532     ;
; -9.620  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.530     ;
; -9.615  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 10.515     ;
; -9.614  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.523     ;
+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; currentstate                                                                                 ; currentstate                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|currentstate.IDLE                                                               ; CFB:CFB_inst|currentstate.IDLE                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.481 ; register_128bit:Plaintext_REG|temp_data[67]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[59]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.774      ;
; 0.481 ; register_128bit:Plaintext_REG|temp_data[52]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[76]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.774      ;
; 0.482 ; register_128bit:Plaintext_REG|temp_data[22]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[110]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.775      ;
; 0.482 ; register_128bit:Plaintext_REG|temp_data[27]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[99]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.775      ;
; 0.482 ; register_128bit:Plaintext_REG|temp_data[16]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[104]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.775      ;
; 0.482 ; register_128bit:Plaintext_REG|temp_data[83]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[43]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.775      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[109]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[21]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.775      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[69]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[61]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.775      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[10]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[114]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[33]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[89]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.484 ; register_128bit:Plaintext_REG|temp_data[97]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[25]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.776      ;
; 0.484 ; register_128bit:Plaintext_REG|temp_data[6]                                                   ; UART_TX:UART_TX_inst|r_TX_Block[126]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; register_128bit:Plaintext_REG|temp_data[12]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[116]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.777      ;
; 0.485 ; register_128bit:Plaintext_REG|temp_data[13]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[117]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.777      ;
; 0.485 ; register_128bit:Plaintext_REG|temp_data[38]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[94]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.777      ;
; 0.486 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S4                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.779      ;
; 0.486 ; register_128bit:Plaintext_REG|temp_data[78]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[54]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.779      ;
; 0.489 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[10] ; UART_TX:UART_TX_inst|r_TX_Block[106]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.782      ;
; 0.489 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[4]  ; UART_TX:UART_TX_inst|r_TX_Block[100]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.782      ;
; 0.499 ; UART_RX:UART_RX_inst|MEM_UART[13][0]                                                         ; register_128bit:Masterkey_REG|temp_data[16]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; UART_RX:UART_RX_inst|MEM_UART[13][7]                                                         ; register_128bit:Masterkey_REG|temp_data[23]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[11] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[13][4]                                                         ; register_128bit:Masterkey_REG|temp_data[20]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[8][6]                                                          ; register_128bit:Masterkey_REG|temp_data[62]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[8][5]                                                          ; register_128bit:Masterkey_REG|temp_data[61]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[14] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[21] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[22] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[29]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[5]  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[30]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[20]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[12] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[22]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[14][5]                                                         ; register_128bit:Masterkey_REG|temp_data[13]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[14][4]                                                         ; register_128bit:Masterkey_REG|temp_data[12]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                         ; register_128bit:Masterkey_REG|temp_data[8]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[12][3]                                                         ; register_128bit:Masterkey_REG|temp_data[27]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[8][7]                                                          ; register_128bit:Masterkey_REG|temp_data[63]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[8]  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[23] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[24] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[22] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[14] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[15]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[23]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[1]                                                ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[19]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[11] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[21]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; UART_RX:UART_RX_inst|MEM_UART[13][5]                                                         ; register_128bit:Masterkey_REG|temp_data[21]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[24] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[25] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[0]  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[26] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[27] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[18] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[19] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[17] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[4]  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[20] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[21] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[10] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.796      ;
; 0.508 ; UART_TX:UART_TX_inst|r_Clk_Count[12]                                                         ; UART_TX:UART_TX_inst|r_Clk_Count[12]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.801      ;
; 0.515 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[3]  ; UART_TX:UART_TX_inst|r_TX_Block[67]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.808      ;
; 0.516 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[10] ; UART_TX:UART_TX_inst|r_TX_Block[42]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.809      ;
; 0.518 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle                                                        ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.811      ;
; 0.526 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.533 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.LOAD_IV                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.826      ;
; 0.536 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.829      ;
; 0.536 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit                                                 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.829      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 96.96 MHz ; 96.96 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -9.314 ; -4909.180         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -1848.367                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.314 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 10.223     ;
; -9.291 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.202     ;
; -9.268 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 10.201     ;
; -9.234 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 10.167     ;
; -9.232 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.152     ;
; -9.224 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 10.157     ;
; -9.204 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.124     ;
; -9.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 10.119     ;
; -9.179 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.099     ;
; -9.112 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 10.036     ;
; -9.090 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.012     ;
; -9.078 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 10.002     ;
; -9.076 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.987      ;
; -9.069 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.991      ;
; -9.068 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.992      ;
; -9.067 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.991      ;
; -9.064 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.986      ;
; -9.061 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.971      ;
; -9.057 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.979      ;
; -9.053 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 9.974      ;
; -9.046 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.970      ;
; -9.038 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 9.973      ;
; -9.034 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.958      ;
; -9.029 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.954      ;
; -9.023 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.934      ;
; -9.020 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.942      ;
; -9.018 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.938      ;
; -9.017 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.930      ;
; -9.012 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.945      ;
; -8.994 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 9.929      ;
; -8.994 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 9.909      ;
; -8.991 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.904      ;
; -8.980 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.913      ;
; -8.965 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.891      ;
; -8.959 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.892      ;
; -8.954 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 9.866      ;
; -8.948 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.881      ;
; -8.947 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.880      ;
; -8.928 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.853      ;
; -8.917 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.840      ;
; -8.913 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.833      ;
; -8.907 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.831      ;
; -8.897 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.830      ;
; -8.897 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 9.809      ;
; -8.891 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 9.812      ;
; -8.884 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.808      ;
; -8.874 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.796      ;
; -8.874 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.794      ;
; -8.873 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 9.794      ;
; -8.862 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.773      ;
; -8.856 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.780      ;
; -8.853 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.763      ;
; -8.851 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.775      ;
; -8.840 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.764      ;
; -8.839 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.749      ;
; -8.837 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.760      ;
; -8.834 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.756      ;
; -8.816 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.739      ;
; -8.814 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 9.723      ;
; -8.811 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.735      ;
; -8.811 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 9.726      ;
; -8.808 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.730      ;
; -8.807 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.732      ;
; -8.804 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.727      ;
; -8.800 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 9.709      ;
; -8.792 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.716      ;
; -8.788 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.710      ;
; -8.782 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.692      ;
; -8.782 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 9.717      ;
; -8.781 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.701      ;
; -8.781 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 9.719      ;
; -8.774 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.696      ;
; -8.774 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.688      ;
; -8.770 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.692      ;
; -8.764 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.697      ;
; -8.761 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.694      ;
; -8.759 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.669      ;
; -8.759 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 9.671      ;
; -8.757 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.668      ;
; -8.755 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.688      ;
; -8.754 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.678      ;
; -8.753 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.673      ;
; -8.751 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.675      ;
; -8.747 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.669      ;
; -8.747 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.671      ;
; -8.744 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.666      ;
; -8.741 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.661      ;
; -8.741 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.665      ;
; -8.735 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 9.647      ;
; -8.724 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.648      ;
; -8.724 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.657      ;
; -8.721 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 9.633      ;
; -8.719 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.652      ;
; -8.719 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.641      ;
; -8.718 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[31] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.628      ;
; -8.718 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 9.653      ;
; -8.718 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.629      ;
; -8.717 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 9.629      ;
; -8.713 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.623      ;
; -8.713 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.623      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CFB:CFB_inst|currentstate.IDLE                                                               ; CFB:CFB_inst|currentstate.IDLE                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; currentstate                                                                                 ; currentstate                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.445 ; register_128bit:Plaintext_REG|temp_data[52]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[76]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.713      ;
; 0.446 ; register_128bit:Plaintext_REG|temp_data[67]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[59]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.713      ;
; 0.446 ; register_128bit:Plaintext_REG|temp_data[83]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[43]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.714      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[109]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[21]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.714      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[69]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[61]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.714      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[22]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[110]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.714      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[27]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[99]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.714      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[33]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[89]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[16]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[104]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.714      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[13]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[117]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[97]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[25]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[10]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[114]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[6]                                                   ; UART_TX:UART_TX_inst|r_TX_Block[126]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; register_128bit:Plaintext_REG|temp_data[38]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[94]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S4                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; register_128bit:Plaintext_REG|temp_data[12]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[116]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; register_128bit:Plaintext_REG|temp_data[78]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[54]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.717      ;
; 0.452 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[4]  ; UART_TX:UART_TX_inst|r_TX_Block[100]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.719      ;
; 0.454 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[10] ; UART_TX:UART_TX_inst|r_TX_Block[106]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.721      ;
; 0.465 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.732      ;
; 0.468 ; UART_TX:UART_TX_inst|r_Clk_Count[12]                                                         ; UART_TX:UART_TX_inst|r_Clk_Count[12]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[11] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[13][0]                                                         ; register_128bit:Masterkey_REG|temp_data[16]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                         ; register_128bit:Masterkey_REG|temp_data[8]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[13][7]                                                         ; register_128bit:Masterkey_REG|temp_data[23]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[21] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[22] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[29]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[5]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[30]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[22]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[14][5]                                                         ; register_128bit:Masterkey_REG|temp_data[13]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[14][4]                                                         ; register_128bit:Masterkey_REG|temp_data[12]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[12][3]                                                         ; register_128bit:Masterkey_REG|temp_data[27]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[13][4]                                                         ; register_128bit:Masterkey_REG|temp_data[20]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[8][7]                                                          ; register_128bit:Masterkey_REG|temp_data[63]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[8][6]                                                          ; register_128bit:Masterkey_REG|temp_data[62]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[8][5]                                                          ; register_128bit:Masterkey_REG|temp_data[61]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[8]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[14] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[14] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[20]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[12] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[23]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[1]                                                ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[19]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[11] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[21]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[24] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[25] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[23] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[24] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[22] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[0]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[26] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[27] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[18] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[19] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[20] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[21] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[15]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; UART_RX:UART_RX_inst|MEM_UART[13][5]                                                         ; register_128bit:Masterkey_REG|temp_data[21]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[4]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[17] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[10] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[3]  ; UART_TX:UART_TX_inst|r_TX_Block[67]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.742      ;
; 0.477 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle                                                        ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[10] ; UART_TX:UART_TX_inst|r_TX_Block[42]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.745      ;
; 0.484 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.751      ;
; 0.484 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.751      ;
; 0.487 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.754      ;
; 0.494 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit                                                 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.761      ;
; 0.499 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.LOAD_IV                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.766      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.770      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -4.052 ; -1674.303         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -1325.807                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.052 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 5.004      ;
; -4.011 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.961      ;
; -3.973 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.919      ;
; -3.941 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.884      ;
; -3.940 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.892      ;
; -3.919 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.871      ;
; -3.914 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.859      ;
; -3.913 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.857      ;
; -3.913 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.863      ;
; -3.911 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.854      ;
; -3.910 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.856      ;
; -3.905 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.848      ;
; -3.901 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.853      ;
; -3.892 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.834      ;
; -3.891 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.833      ;
; -3.878 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.824      ;
; -3.878 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.828      ;
; -3.875 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.821      ;
; -3.873 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.816      ;
; -3.872 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.814      ;
; -3.872 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.822      ;
; -3.867 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.806      ;
; -3.859 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.811      ;
; -3.857 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.792      ;
; -3.856 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.806      ;
; -3.856 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.794      ;
; -3.854 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.792      ;
; -3.853 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.791      ;
; -3.841 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.793      ;
; -3.840 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.786      ;
; -3.834 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.772      ;
; -3.834 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.780      ;
; -3.829 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.772      ;
; -3.827 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.774      ;
; -3.826 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.772      ;
; -3.822 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.774      ;
; -3.820 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.764      ;
; -3.814 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.766      ;
; -3.812 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.756      ;
; -3.808 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.751      ;
; -3.808 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.751      ;
; -3.807 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.749      ;
; -3.807 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.749      ;
; -3.803 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 4.739      ;
; -3.802 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.737      ;
; -3.802 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.744      ;
; -3.800 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.750      ;
; -3.799 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.742      ;
; -3.798 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.744      ;
; -3.796 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.741      ;
; -3.795 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.740      ;
; -3.794 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.733      ;
; -3.793 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.737      ;
; -3.790 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.733      ;
; -3.781 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.731      ;
; -3.781 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.731      ;
; -3.778 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.721      ;
; -3.777 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.723      ;
; -3.776 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.721      ;
; -3.775 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.727      ;
; -3.773 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 4.709      ;
; -3.773 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.716      ;
; -3.772 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.711      ;
; -3.770 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.709      ;
; -3.770 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.715      ;
; -3.769 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.707      ;
; -3.766 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.712      ;
; -3.764 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[19] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.714      ;
; -3.762 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.708      ;
; -3.761 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.707      ;
; -3.760 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.703      ;
; -3.759 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.705      ;
; -3.757 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 4.693      ;
; -3.756 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.695      ;
; -3.754 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.706      ;
; -3.745 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.691      ;
; -3.745 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.689      ;
; -3.744 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 4.695      ;
; -3.744 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.694      ;
; -3.744 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:0:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.691      ;
; -3.743 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.689      ;
; -3.743 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.689      ;
; -3.741 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.687      ;
; -3.741 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.683      ;
; -3.741 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.678      ;
; -3.740 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.679      ;
; -3.739 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.684      ;
; -3.739 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.677      ;
; -3.738 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.683      ;
; -3.736 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.678      ;
; -3.734 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.669      ;
; -3.730 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.673      ;
; -3.729 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.672      ;
; -3.729 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.666      ;
; -3.729 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.672      ;
; -3.728 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.674      ;
; -3.728 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.674      ;
; -3.727 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.673      ;
; -3.726 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.661      ;
; -3.723 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.673      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; currentstate                                                                                 ; currentstate                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CFB:CFB_inst|currentstate.IDLE                                                               ; CFB:CFB_inst|currentstate.IDLE                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; register_128bit:Plaintext_REG|temp_data[16]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[104]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; register_128bit:Plaintext_REG|temp_data[52]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[76]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[21] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[22] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; register_128bit:Plaintext_REG|temp_data[109]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[21]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; register_128bit:Plaintext_REG|temp_data[69]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[61]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; register_128bit:Plaintext_REG|temp_data[22]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[110]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[22]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; register_128bit:Plaintext_REG|temp_data[67]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[59]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[29]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[5]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[30]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[20]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[12] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[23]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[13]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[117]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[1]                                                ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[21]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[11] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[27]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[99]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[33]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[89]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[83]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[43]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[14][5]                                                         ; register_128bit:Masterkey_REG|temp_data[13]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[14][4]                                                         ; register_128bit:Masterkey_REG|temp_data[12]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[13][0]                                                         ; register_128bit:Masterkey_REG|temp_data[16]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                         ; register_128bit:Masterkey_REG|temp_data[8]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[13][7]                                                         ; register_128bit:Masterkey_REG|temp_data[23]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[12][3]                                                         ; register_128bit:Masterkey_REG|temp_data[27]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[13][4]                                                         ; register_128bit:Masterkey_REG|temp_data[20]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[8][7]                                                          ; register_128bit:Masterkey_REG|temp_data[63]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[8][5]                                                          ; register_128bit:Masterkey_REG|temp_data[61]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[24] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[25] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[8]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[23] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[24] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[22] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[14] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[26] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[27] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[18] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[19] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[14] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[15] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[20] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[21] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[15]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[97]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[25]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[19]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[11] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[38]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[94]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[17] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[10]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[114]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[12]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[116]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[8][6]                                                          ; register_128bit:Masterkey_REG|temp_data[62]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[0]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; register_128bit:Plaintext_REG|temp_data[6]                                                   ; UART_TX:UART_TX_inst|r_TX_Block[126]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[4]  ; UART_TX:UART_TX_inst|r_TX_Block[100]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; UART_RX:UART_RX_inst|MEM_UART[13][5]                                                         ; register_128bit:Masterkey_REG|temp_data[21]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[4]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[10] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[10] ; UART_TX:UART_TX_inst|r_TX_Block[106]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; register_128bit:Plaintext_REG|temp_data[78]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[54]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.317      ;
; 0.200 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S4                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.320      ;
; 0.203 ; UART_TX:UART_TX_inst|r_Clk_Count[12]                                                         ; UART_TX:UART_TX_inst|r_Clk_Count[12]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.LOAD_IV                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[3]  ; UART_TX:UART_TX_inst|r_TX_Block[67]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[10] ; UART_TX:UART_TX_inst|r_TX_Block[42]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[29] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle                                                        ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.334      ;
; 0.216 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.337      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.270   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -10.270   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -5320.53  ; 0.0   ; 0.0      ; 0.0     ; -1848.367           ;
;  i_clk           ; -5320.530 ; 0.000 ; N/A      ; N/A     ; -1848.367           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_start                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 109691   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 109691   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 523   ; 523  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_start     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_start     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Jan 12 09:11:17 2025
Info: Command: quartus_sta TOP_UART -c TOP_UART
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.270           -5320.530 i_clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1848.367 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.314           -4909.180 i_clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1848.367 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.052           -1674.303 i_clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1325.807 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4775 megabytes
    Info: Processing ended: Sun Jan 12 09:11:19 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


