---
permalink: /
title: "About me"
excerpt: "About me"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

I am currently a postdoctoral associate in Pacific Northwest National Laboratory. My research interests are many-core architecture, hardware/software co-design, spatial accelerator, and network-on-chip.

Publications
======
- **DRIPS: Dynamic Rebalancing of Pipelined Streaming Applications on CGRAs.** <u>Cheng Tan</u>, Nicolas Bohm Agostini, Tong Geng, Chenhao Xie, Jiajia Li, Ang Li, Kevin Barker, Antonino Tumeo. The 28th IEEE International Symposium on High-Performance Computer Architecture (**HPCA**), Seoul, South Korea, February 2022
- **(Best Paper Award) DynPaC: Coarse-Grained, Dynamic, and Partially Reconfigurable Array for Streaming Applications.** <u>Cheng Tan</u>, Tong Geng, Chenhao Xie, Nicolas Bohm Agostini, Jiajia Li, Ang Li, Kevin Barker, Antonino Tumeo. The 39th IEEE International Conference on Computer Design (**ICCD**), October 2021
- **I-GCN: A Graph Convolutional Network Accelerator with Runtime Locality Enhancement through Islandization.** Tong Geng, Chunshu Wu, Yongan Zhang, \ul{Cheng Tan}, Chenhao Xie, Haoran You, Martin Herbordt, Yingyan Lin, Ang Li. 54th IEEE/ACM International Symposium on Microarchitecture (**MICRO**), Athens, Greece, Oct 16-20, 2021
- **(Invited) OpenCGRA: Democratizing Coarse-Grained Reconfigurable Arrays.** \ul{Cheng Tan}, Nicolas Bohm Agostini, Jeff Zhang, Marco Minutoli, Vito Giovanni Castellana, Chenhao Xie, Tong Geng, Ang Li, Kevin Barker, Antonino Tumeo. The 32nd IEEE International Conference on Application-specific Systems, Architectures and Processors (**ASAP**), A Virtual Conference, July 7-8, 2021
- **(Invited) Towards Automatic and Agile AI/ML Accelerator Design with End-to-End Synthesis.** Jeff (Jun) Zhang, Nicolas Bohm Agostini, Shihao Song, \ul{Cheng Tan}, Ankur Limaye, Vinay Amatya, Joseph Manzano, Marco Minutoli, Vito Giovanni Castellana, Antonino Tumeo, Gu-Yeon Wei, David Brooks. The 32nd IEEE International Conference on Application-specific Systems, Architectures and Processors (**ASAP**), A Virtual Conference, July 7-8, 2021
- **ARENA: Asynchronous Reconfigurable Accelerator Ring to Enable Data-Centric Parallel Computing.** \ul{Cheng Tan}, Chenhao Xie, Tong Geng, Andres Marquez,  Antonino Tumeo, Kevin Barker, Ang Li. IEEE Transactions on Parallel and Distributed Systems (**TPDS**), 2021
- **AURORA: Automated Refinement of Coarse-Grained Reconfigurable Accelerators.** \ul{Cheng Tan}, Chenhao Xie, Ang Li, Kevin Barker, Antonino Tumeo. Design, Automation \& Test in Europe Conference \& Exhibition (**DATE**), 2021
- **Ultra-Elastic CGRAs for Irregular Loop Specialization.** Christopher Torng, Peitian Pan, Yanghui Ou, \ul{Cheng Tan}, Christopher Batten. 27th IEEE International Symposium on High-Performance Computer Architecture (**HPCA**), Seoul 2021
- **(Invited) SODA: A New Synthesis Infrastructure for Agile Hardware Design of Machine Learning Accelerators.** Marco Minutoli , Vito Giovanni Castellana, Cheng Tan, Joseph Manzano, Vinay Amatya, Antonino Tumeo, David Brooks, Gu-Yeon Wei. 2020 International Conference On Computer Aided Design (**ICCAD**), November 2020
- **OpenCGRA: An Open-Source Unified Framework for Modeling, Testing, and Evaluating CGRAs.** \ul{Cheng Tan}, Chenhao Xie, Ang Li, Kevin Barker, Antonino Tumeo. The 38th IEEE International Conference on Computer Design (**ICCD**), October 2020
- **CQNN: a CGRA-based QNN Framework.** Tong Geng, Chunshu Wu, \ul{Cheng Tan}, Bo Fang, Ang Li, Martin Herbordt, 2020 IEEE High Performance Extreme Computing Conference (**HPEC**), Waltham, MA, USA. Sep 22-24, 2020
- **PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks.** \ul{Cheng Tan}, Yanghui Ou, Shunning Jiang, Peitian Pan, Christopher Torng, Shady Agwa, Christopher Batten. 2019 IEEE International Conference on Computer Design (**ICCD**), November 2019
- **Synergy: A HW/SW Framework for High Throughput CNNs on Embedded Heterogeneous SoC.** Guanwen Zhong, Akshat Dubey, \ul{Cheng Tan}, Tulika Mitra. ACM Transactions on Embedded Computing Systems (**TECS**), 2019
- **(Thesis) Low-Power Many-Core Architectures for the Next Generation Wearables.** \ul{Cheng Tan}. National University of Singapore, Nov 2018
- **Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables.** \ul{Cheng Tan}, Manupa Karunaratne, Tulika Mitra, Li-Shiuan Peh. 45th ACM/IEEE International Symposium on Computer Architecture (**ISCA**), June 2018
- **DNestMap: Mapping Deeply-Nested Loops on Ultra-Low Power CGRAs.** Manupa Karunaratne, \ul{Cheng Tan}, Aditi Kulkarni, Tulika Mitra, Li-Shiuan Peh. 55th ACM/IEEE Design Automation Conference (**DAC**), June 2018
- **(Extended) LOCUS: Low-Power Customizable Many-Core Architecture for Wearables.** \ul{Cheng Tan}, Aditi Kulkarni, Vanchinathan Venkataramani, Manupa Karunaratne, Tulika Mitra, Li-Shiuan Peh. ACM Transactions on Embedded Computing Systems (**TECS**), 2018
- **(Best Paper Nomination) LOCUS: Low-Power Customizable Many-Core Architecture for Wearables.** \ul{Cheng Tan}, Aditi Kulkarni, Vanchinathan Venkataramani, Manupa Karunaratne, Tulika Mitra, Li-Shiuan Peh. ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (**CASES**), October 2016
- **Approximation-Aware Scheduling on Heterogeneous Multi-core Architectures.** \ul{Cheng Tan}, Thannirmalai Somu Muthukaruppan, Tulika Mitra, Lei Ju. 20th Asia and South Pacific Design Automation Conference (**ASP-DAC**), January 2015

Open-Source Projects
======
- [OpenCGRA2](https://github.com/tancheng/OpenCGRA2), a unified CGRA framework.
- [CGRA-Mapper](https://github.com/tancheng/CGRA-Mapper), an LLVM pass that generates CDFG and maps them onto a customizable CGRA.
- [OpenCGRA](https://github.com/pnnl/opencgra), a unified CGRA framework.
- [PyMTL3-net](https://github.com/cornell-brg/pymtl3-net), a unified NoC framework.
- [ARENA](https://github.com/pnnl/arena), an asynchronous data-centric programming model.

Academic Service
------
- **Program Committee**: CGRA4HPC'22, ICCAD'21, ICCD'21
- **External Review Committee**: ASPLOS'22, HPCA'22
- **Artifact Evaluation Committee**: PPOPP'21, MICRO'21
- **Session Chair**: ICCAD'21, ICCD'21, ICCD'19
- **Journal Reviewer**: TECS'22, MicroSI'21, TSUSC'21, TCAD'21, TPDS'21\&20, TACO'21, TNNLS'21\&20, PARCO'21\&20, TVLSI'22\&20
- **Conference Reviewer**: IPDPS'22, ICCAD'21, ICCD'21, SC'21, LCTES'21, ICS'20, FPT'18, ICPADS'18, DAC'17, ISCA'17, CASES'16, MICRO'16
- **Student Volunteer**: ASP-DAC'14

Awards and Honors
------
- **Best Paper Award**,  The 39th IEEE International Conference on Computer Design (ICCD), 2021
- **Outstanding Postdoc**, PNNL, 2020
- **Best Paper Nomination**, ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2016
- **NUS Research Scholarship**, National University of Singapore, 2013
- **Excellent Undergraduate Thesis Award**, Shandong University, 2013
- **National Scholarship**, China, 2012
- **Google Scholarship**, Google, China, 2011
- **The First Prize Scholarship**, Shandong University, 2010

Talks
------
- [DynPaC: Coarse-Grained, Dynamic, and Partially Reconfigurable Array for Streaming Applications](https://www.youtube.com/watch?v=EWOJQrRZNE0&t=7s), ICCD'21
- [Democratizing Coarse-Grained Reconfigurable Arrays](https://www.youtube.com/watch?v=1P17ERtNQCU), NUS'21
- OpenCGRA: Democratizing Coarse-Grained Reconfigurable Arrays, ASAP'21
- AURORA: Automated Refinement of Coarse-Grained Reconfigurable Accelerators, DATE'21
- OpenCGRA: An Open-Source Unified Framework for Modeling, Testing, and Evaluating CGRAs, CIRCT'20
- [OpenCGRA: An Open-Source Unified Framework for Modeling, Testing, and Evaluating CGRAs](https://www.youtube.com/watch?v=kRdCl40kpTw&t=1s), ICCD'20
- PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks, ICCD'19
- Low-Power Many-Core Architectures for the Next-Generation Wearables, Cornell'19
- [Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables](https://www.youtube.com/watch?v=k69yUS-JHPw), ISCA'18
-	LOCUS: Low-Power Customizable Many-Core Architecture for Wearables, ESWEEK'16
- Approximation-Aware Scheduling on Heterogeneous Multi-core Architectures, ASP-DAC'15

Media
------
- Representative **outstanding postdoc** in PNNL: [PNNL News](https://www.pnnl.gov/news-media/praises-postdocs)
-	The research work **OpenCGRA** is featured in: [HPC wire](https://www.hpcwire.com/2021/06/18/pnnl-researchers-unveil-tool-to-accelerate-cgra-development), [CACM](https://m-cacm.acm.org/careers/253240-open-source-tool-helps-design-faster-energy-efficient-computers/fulltext?mobile=true), [MIRAGE](https://www.miragenews.com/surpassing-moores-law-574867/), [PNNL News](https://www.pnnl.gov/news-media/surpassing-moores-law)
-	The research work **Stitch** is featured in: [Inceptive Mind](https://www.inceptivemind.com/stitch-fastest-independent-novel-chip-wearables/6976/), [NUS News](https://news.nus.edu.sg/research/future-wearables)

