Analysis & Synthesis report for portapack_h4m_cpld
Sat Jul 20 11:05:06 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 20 11:05:06 2024          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; portapack_h4m_cpld                             ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 47                                             ;
;     Total combinational functions  ; 20                                             ;
;     Dedicated logic registers      ; 29                                             ;
; Total registers                    ; 29                                             ;
; Total pins                         ; 56                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE75F29C8       ;                    ;
; Top-level entity name                                            ; top                ; portapack_h4m_cpld ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Maximum DSP Block Usage                                          ; 0                  ; -1 (Unlimited)     ;
; Auto Open-Drain Pins                                             ; Off                ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Auto ROM Replacement                                             ; Off                ; On                 ;
; Auto RAM Replacement                                             ; Off                ; On                 ;
; Maximum Number of M4K/M9K/M20K/M10K Memory Blocks                ; 0                  ; -1 (Unlimited)     ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+
; ../AG256SL100/top.vhd            ; yes             ; User VHDL File  ; A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 47                ;
;                                             ;                   ;
; Total combinational functions               ; 20                ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 8                 ;
;     -- 3 input functions                    ; 8                 ;
;     -- <=2 input functions                  ; 4                 ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 20                ;
;     -- arithmetic mode                      ; 0                 ;
;                                             ;                   ;
; Total registers                             ; 29                ;
;     -- Dedicated logic registers            ; 29                ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 56                ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; MCU_LCD_RDX~input ;
; Maximum fan-out                             ; 33                ;
; Total fan-out                               ; 278               ;
; Average fan-out                             ; 1.50              ;
+---------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 20 (20)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 56   ; 0            ; |top                ; top         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; lcd_reset_q                            ; 1       ;
; audio_reset_q                          ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|mcu_data_out[0]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 29                          ;
;     ENA               ; 13                          ;
;     plain             ; 16                          ;
; cycloneiii_io_obuf    ; 28                          ;
; cycloneiii_lcell_comb ; 21                          ;
;     normal            ; 21                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 0.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sat Jul 20 11:04:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off portapack_h4m_cpld -c portapack_h4m_cpld
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 54 design units, including 54 entities, in source file /users/jlynx/downloads/supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v
    Info (12023): Found entity 1: alta_slice File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 28
    Info (12023): Found entity 2: alta_clkenctrl_rst File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 70
    Info (12023): Found entity 3: alta_clkenctrl File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 86
    Info (12023): Found entity 4: alta_asyncctrl File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 103
    Info (12023): Found entity 5: alta_syncctrl File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 117
    Info (12023): Found entity 6: alta_io_gclk File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 131
    Info (12023): Found entity 7: alta_gclksel File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 144
    Info (12023): Found entity 8: alta_gclkgen File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 156
    Info (12023): Found entity 9: alta_gclkgen0 File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 169
    Info (12023): Found entity 10: alta_gclkgen2 File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 179
    Info (12023): Found entity 11: alta_io File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 194
    Info (12023): Found entity 12: alta_rio File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 260
    Info (12023): Found entity 13: alta_srff File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 328
    Info (12023): Found entity 14: alta_dff File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 351
    Info (12023): Found entity 15: alta_ufm_gddd File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 358
    Info (12023): Found entity 16: alta_dff_stall File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 362
    Info (12023): Found entity 17: alta_srlat File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 369
    Info (12023): Found entity 18: alta_dio File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 387
    Info (12023): Found entity 19: alta_ufms File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 482
    Info (12023): Found entity 20: alta_ufms_sim File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 508
    Info (12023): Found entity 21: alta_pll File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 864
    Info (12023): Found entity 22: alta_pllx File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 922
    Info (12023): Found entity 23: pll_clk_trim File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 1947
    Info (12023): Found entity 24: alta_pllv File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 1961
    Info (12023): Found entity 25: alta_pllve File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2065
    Info (12023): Found entity 26: alta_sram File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2272
    Info (12023): Found entity 27: alta_dpram16x4 File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2311
    Info (12023): Found entity 28: alta_spram16x4 File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2329
    Info (12023): Found entity 29: alta_wram File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2346
    Info (12023): Found entity 30: alta_bram_pulse_generator File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2385
    Info (12023): Found entity 31: alta_bram File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2402
    Info (12023): Found entity 32: alta_ram4k File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2573
    Info (12023): Found entity 33: alta_boot File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2750
    Info (12023): Found entity 34: alta_osc File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2764
    Info (12023): Found entity 35: alta_ufml File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2779
    Info (12023): Found entity 36: alta_jtag File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2788
    Info (12023): Found entity 37: alta_mult File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2821
    Info (12023): Found entity 38: alta_dff_en File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2893
    Info (12023): Found entity 39: alta_multm_add File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2901
    Info (12023): Found entity 40: alta_multm File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2924
    Info (12023): Found entity 41: alta_i2c File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 3159
    Info (12023): Found entity 42: alta_spi File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 3196
    Info (12023): Found entity 43: alta_irda File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 3243
    Info (12023): Found entity 44: alta_bram9k File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 3263
    Info (12023): Found entity 45: alta_ram9k File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 3504
    Info (12023): Found entity 46: alta_mcu File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 3712
    Info (12023): Found entity 47: alta_mcu_m3 File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 3841
    Info (12023): Found entity 48: alta_remote File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 4004
    Info (12023): Found entity 49: alta_saradc File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 4015
    Info (12023): Found entity 50: alta_gclksw File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 4030
    Info (12023): Found entity 51: alta_rv32 File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 4047
    Info (12023): Found entity 52: alta_adc File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 4157
    Info (12023): Found entity 53: alta_dac File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 4208
    Info (12023): Found entity 54: alta_cmp File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 4219
Info (12021): Found 2 design units, including 1 entities, in source file /users/jlynx/documents/code/cpld/pp_cpld/h4m/ag256sl100/top.vhd
    Info (12022): Found design unit 1: top-rtl File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd Line: 71
    Info (12023): Found entity 1: top File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/jlynx/documents/code/cpld/pp_cpld/h4m/ag256sl100/pwm.vhd
    Info (12022): Found design unit 1: pwm_gen-Behavioral File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/pwm.vhd Line: 14
    Info (12023): Found entity 1: pwm_gen File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/pwm.vhd Line: 5
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for "ena_reg" File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 165
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for "ena_int" File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 189
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for "ena_reg" File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 190
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(460): created implicit net for "outreg_h" File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 460
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(461): created implicit net for "outreg_l" File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 461
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(469): created implicit net for "oe_reg_h" File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 469
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(470): created implicit net for "oe_reg_l" File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 470
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(2897): created implicit net for "dffOut" File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2897
Warning (10222): Verilog HDL Parameter Declaration warning at alta_sim.v(2390): Parameter Declaration in module "alta_bram_pulse_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: A:/Users/jLynx/Downloads/Supra-2023.02.b0-7773ca8a-win64-all/etc/arch/rodinia/alta_sim.v Line: 2390
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (270000): Limiting DSP block usage to 0 DSP block(s) for the partition Top
Info (270017): Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top
Info (270017): Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPS_RESETX" is stuck at VCC File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd Line: 62
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: '../AG256SL100/portapack_h4m_cpld.sdc'
Info (332104): Reading SDC File: 'portapack_h4m_cpld_derate.sdc'
Warning (332190): Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis.
Warning (332060): Node: MCU_IO_STBX was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register tp_q[3] is being clocked by MCU_IO_STBX
Warning (332060): Node: MCU_LCD_RDX was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lcd_data_in_q[0] is being clocked by MCU_LCD_RDX
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   66.000  MCU_LCD_WRX
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/Supra/quartus_logs/portapack_h4m_cpld.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MCU_P2_8" File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd Line: 32
    Warning (15610): No output dependent on input pin "GPS_TX_READY" File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd Line: 63
    Warning (15610): No output dependent on input pin "GPS_TIMEPULSE" File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd Line: 64
    Warning (15610): No output dependent on input pin "DEVICE_RESET" File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd Line: 66
    Warning (15610): No output dependent on input pin "DEVICE_RESET_V" File: A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/AG256SL100/top.vhd Line: 67
Info (21057): Implemented 103 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 47 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Sat Jul 20 11:05:06 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in A:/Users/jLynx/Documents/Code/CPLD/PP_CPLD/H4M/Supra/quartus_logs/portapack_h4m_cpld.map.smsg.


