{
  "id": "digital",
  "title": "ë””ì§€í„¸ ë…¼ë¦¬",
  "subtitle": "Digital Logic Design",
  "chapters": [
    {
      "id": "ch01-number-systems",
      "number": 1,
      "title": "ìˆ˜ ì²´ê³„ì™€ ì½”ë“œ",
      "subtitle": "Number Systems and Codes",
      "sections": [
        {
          "id": "ch01-s01",
          "title": "ì§„ë²• ë³€í™˜",
          "content": [
            {
              "type": "formula-grid",
              "title": "ì§„ë²• ë³€í™˜",
              "cols": 2,
              "items": [
                {"name": "10ì§„ â†’ 2ì§„", "latex": "43_{10} = 101011_2", "desc": "2ë¡œ ë‚˜ëˆ„ê¸° ë°˜ë³µ"},
                {"name": "2ì§„ â†’ 16ì§„", "latex": "1010\\,1011_2 = AB_{16}", "desc": "4ë¹„íŠ¸ì”© ë¬¶ê¸°"},
                {"name": "në¹„íŠ¸ ë²”ìœ„", "latex": "0 \\sim 2^n-1 \\text{ (ë¶€í˜¸ ì—†ìŒ)}", "desc": "ì˜ˆ: 8ë¹„íŠ¸ â†’ 0~255"},
                {"name": "2ì˜ ë³´ìˆ˜ (ìŒìˆ˜)", "latex": "-x = \\overline{x} + 1", "desc": "ë¹„íŠ¸ ë°˜ì „ í›„ 1 ë”í•˜ê¸°"}
              ]
            },
            {
              "type": "table",
              "title": "ì£¼ìš” ì½”ë“œ",
              "headers": ["ì½”ë“œ", "íŠ¹ì§•", "ìš©ë„"],
              "rows": [
                ["BCD (8421)", "10ì§„ìˆ˜ë¥¼ 4ë¹„íŠ¸ë¡œ", "ê³„ì‚°ê¸°, ë””ìŠ¤í”Œë ˆì´"],
                ["ê·¸ë ˆì´ ì½”ë“œ", "ì¸ì ‘ ì½”ë“œê°€ 1ë¹„íŠ¸ë§Œ ë‹¤ë¦„", "ADC, ë¡œí„°ë¦¬ ì—”ì½”ë”"],
                ["ASCII (7ë¹„íŠ¸)", "ë¬¸ìÂ·ìˆ«ìÂ·íŠ¹ìˆ˜ë¬¸ì", "í…ìŠ¤íŠ¸ ë°ì´í„°"],
                ["2ì˜ ë³´ìˆ˜", "ìŒìˆ˜ í‘œí˜„", "ëª¨ë“  ì •ìˆ˜ ì—°ì‚°"],
                ["IEEE 754", "ë¶€ë™ì†Œìˆ˜ì  (1+8+23ë¹„íŠ¸)", "ì‹¤ìˆ˜ ì—°ì‚°"]
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "ch02-boolean",
      "number": 2,
      "title": "ë¶€ìš¸ ëŒ€ìˆ˜",
      "subtitle": "Boolean Algebra",
      "sections": [
        {
          "id": "ch02-s01",
          "title": "ë¶€ìš¸ ë²•ì¹™",
          "content": [
            {
              "type": "formula-grid",
              "title": "ë¶€ìš¸ ëŒ€ìˆ˜ ê¸°ë³¸ ë²•ì¹™",
              "cols": 2,
              "items": [
                {"name": "í•­ë“±", "latex": "A+0=A,\\; A\\cdot1=A", "desc": "0ê³¼ 1ì€ í•­ë“±ì›"},
                {"name": "ë³´ì›", "latex": "A+\\bar{A}=1,\\; A\\cdot\\bar{A}=0", "desc": "ë³´ìˆ˜ ë²•ì¹™"},
                {"name": "ë“œ ëª¨ë¥´ê°„", "latex": "\\overline{A+B}=\\bar{A}\\bar{B},\\; \\overline{AB}=\\bar{A}+\\bar{B}", "desc": "NANDÂ·NOR ì„¤ê³„ì˜ í•µì‹¬"},
                {"name": "í¡ìˆ˜", "latex": "A+AB=A,\\; A(A+B)=A", "desc": "ë…¼ë¦¬ ê°„ì†Œí™”"},
                {"name": "ë¶„ë°°", "latex": "A(B+C)=AB+AC", "desc": "ANDëŠ” ORì— ë¶„ë°°"},
                {"name": "ì»¨ì„¼ì„œìŠ¤", "latex": "AB+\\bar{A}C+BC=AB+\\bar{A}C", "desc": "BC í•­ ì œê±°"}
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "ch03-gates",
      "number": 3,
      "title": "ë…¼ë¦¬ ê²Œì´íŠ¸",
      "subtitle": "Logic Gates",
      "sections": [
        {
          "id": "ch03-s01",
          "title": "ê¸°ë³¸ ê²Œì´íŠ¸",
          "content": [
            {
              "type": "table",
              "title": "ê¸°ë³¸ ë…¼ë¦¬ ê²Œì´íŠ¸",
              "headers": ["ê²Œì´íŠ¸", "í‘œí˜„", "ì§„ë¦¬ê°’ (2ì…ë ¥)", "íŠ¹ì§•"],
              "rows": [
                ["AND", "AÂ·B", "0,0,0,1", "ëª¨ë‘ 1ì¼ ë•Œë§Œ 1"],
                ["OR", "A+B", "0,1,1,1", "í•˜ë‚˜ë¼ë„ 1ì´ë©´ 1"],
                ["NOT", "Ä€", "0â†’1, 1â†’0", "ì¸ë²„í„°"],
                ["NAND", "overline{AB}", "1,1,1,0", "ë²”ìš©(ì™„ì „ í•¨ìˆ˜ì )"],
                ["NOR", "overline{A+B}", "1,0,0,0", "ë²”ìš©(ì™„ì „ í•¨ìˆ˜ì )"],
                ["XOR", "AâŠ•B", "0,1,1,0", "ì§ìˆ˜ ì…ë ¥=0"],
                ["XNOR", "overline{AâŠ•B}", "1,0,0,1", "ë™ì¹˜ ê²€ì‚¬"]
              ]
            },
            {
              "type": "callout",
              "variant": "info",
              "title": "NAND/NOR ê²Œì´íŠ¸ì˜ ì™„ì „ì„±",
              "body": "NAND ê²Œì´íŠ¸ë§Œìœ¼ë¡œ AND, OR, NOT, XOR ë“± ëª¨ë“  ë…¼ë¦¬ í•¨ìˆ˜ êµ¬í˜„ ê°€ëŠ¥. NORë„ ë§ˆì°¬ê°€ì§€. ì‹¤ì œ CMOS ICì—ì„œëŠ” NANDê°€ êµ¬í˜„ì´ ì‰¬ì›Œ ê¸°ë³¸ ê²Œì´íŠ¸ë¡œ ì‚¬ìš©."
            }
          ]
        }
      ]
    },
    {
      "id": "ch04-karnaugh",
      "number": 4,
      "title": "ì¹´ë¥´ë…¸ ë§µ",
      "subtitle": "Karnaugh Map",
      "sections": [
        {
          "id": "ch04-s01",
          "title": "ë…¼ë¦¬ ê°„ì†Œí™”",
          "content": [
            {
              "type": "definition",
              "term": "ì¹´ë¥´ë…¸ ë§µ (K-Map)",
              "body": "2~4ë³€ìˆ˜ ë¶€ìš¸ í•¨ìˆ˜ë¥¼ ì‹œê°ì ìœ¼ë¡œ ê°„ì†Œí™”. ì¸ì ‘ ì…€ë¼ë¦¬ í•œ ë³€ìˆ˜ë§Œ ë‹¤ë¦„(ê·¸ë ˆì´ ì½”ë“œ ìˆœ). 1ì˜ ê·¸ë£¹(2â¿ ê°œ)ì„ ì°¾ì•„ ê°„ì†Œí™”ëœ SOP í‘œí˜„ ë„ì¶œ."
            },
            {
              "type": "formula",
              "name": "4ë³€ìˆ˜ K-Map ê·¸ë£¹í•‘",
              "latex": "F = \\sum m(\\text{ë¯¼í…€ ëª©ë¡}) \\rightarrow \\text{K-Map} \\rightarrow \\text{ê°„ì†Œí™”ëœ SOP/POS}",
              "description": "ê·¸ë£¹ í¬ê¸° 1,2,4,8,16. í´ìˆ˜ë¡ ë” ë§ì´ ê°„ì†Œí™”ë¨. ëì€ ê°ì‹¸ì„œ ì—°ê²°."
            },
            {
              "type": "note-card",
              "class": "proof",
              "label": "K-Map ì ˆì°¨",
              "title": "K-Map ê°„ì†Œí™” ë‹¨ê³„",
              "body": "1. ì§„ë¦¬í‘œì—ì„œ ì¶œë ¥=1ì¸ ë¯¼í…€ ìœ„ì¹˜ì— 1 í‘œê¸°<br>2. ìµœëŒ€ í¬ê¸°ì˜ ì¸ì ‘ ê·¸ë£¹(2â¿) í˜•ì„±<br>3. ê° ê·¸ë£¹ì—ì„œ ë³€í•˜ì§€ ì•ŠëŠ” ë³€ìˆ˜ë§Œ ë‚¨ê¹€<br>4. ëª¨ë“  1ì„ ë®ëŠ” ìµœì†Œ ê°œìˆ˜ì˜ ê·¸ë£¹ìœ¼ë¡œ í‘œí˜„<br>5. ê° ê·¸ë£¹ì˜ í‘œí˜„ì„ ORë¡œ ì—°ê²°"
            }
          ]
        }
      ]
    },
    {
      "id": "ch05-combinational",
      "number": 5,
      "title": "ì¡°í•© ë…¼ë¦¬ íšŒë¡œ",
      "subtitle": "Combinational Logic Circuits",
      "sections": [
        {
          "id": "ch05-s01",
          "title": "ì£¼ìš” ì¡°í•© íšŒë¡œ",
          "content": [
            {
              "type": "formula-grid",
              "title": "ê¸°ë³¸ ì¡°í•© íšŒë¡œ",
              "cols": 2,
              "items": [
                {"name": "ë°˜ê°€ì‚°ê¸°", "latex": "S=A\\oplus B,\\; C_{out}=AB", "desc": "ì˜¬ë¦¼ìˆ˜ ì—†ëŠ” 1ë¹„íŠ¸ ë§ì…ˆ"},
                {"name": "ì „ê°€ì‚°ê¸°", "latex": "S=A\\oplus B\\oplus C_{in},\\; C_{out}=AB+C_{in}(A\\oplus B)", "desc": "ì˜¬ë¦¼ìˆ˜ í¬í•¨ 1ë¹„íŠ¸ ë§ì…ˆ"},
                {"name": "ë””ì½”ë” (nâ†’2â¿)", "latex": "\\text{në¹„íŠ¸ ì…ë ¥} \\to 2^n\\text{ê°œ ì¶œë ¥ ì¤‘ 1ê°œ í™œì„±}", "desc": "ì£¼ì†Œ ë””ì½”ë”©, ë©”ëª¨ë¦¬ ì„ íƒ"},
                {"name": "ì¸ì½”ë” (2â¿â†’n)", "latex": "2^n\\text{ê°œ ì…ë ¥} \\to \\text{në¹„íŠ¸ ì´ì§„ ì½”ë“œ}", "desc": "ìš°ì„ ìˆœìœ„ ì¸ì½”ë”"},
                {"name": "ë©€í‹°í”Œë ‰ì„œ (MUX)", "latex": "Y = \\sum I_k\\cdot m_k\\text{ (ì„ íƒì„  } m_k\\text{)}", "desc": "n-to-1 ë°ì´í„° ì„ íƒ"},
                {"name": "ë””ë©€í‹°í”Œë ‰ì„œ (DEMUX)", "latex": "\\text{1ì…ë ¥} \\to 2^n\\text{ê°œ ì¶œë ¥ ì¤‘ ì„ íƒ}", "desc": "ë°ì´í„° ë¶„ë°°"}
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "ch06-sequential",
      "number": 6,
      "title": "ìˆœì°¨ ë…¼ë¦¬ íšŒë¡œ",
      "subtitle": "Sequential Logic Circuits",
      "sections": [
        {
          "id": "ch06-s01",
          "title": "í”Œë¦½í”Œë¡­",
          "content": [
            {
              "type": "table",
              "title": "í”Œë¦½í”Œë¡­ ì¢…ë¥˜",
              "headers": ["FF ì¢…ë¥˜", "íŠ¹ì„± ë°©ì •ì‹", "íŠ¹ì§•"],
              "rows": [
                ["SR FF", "Q+ = S + RÌ„Q (SÂ·R=0 ì¡°ê±´)", "Set/Reset. ê¸ˆì§€ ìƒíƒœ ì¡´ì¬"],
                ["D FF", "Q+ = D", "ê°€ì¥ ë‹¨ìˆœ. ë ˆì§€ìŠ¤í„° ê¸°ë³¸"],
                ["JK FF", "Q+ = JQÌ„ + KÌ„Q", "SR ê°œì„ . J=K=1: í† ê¸€"],
                ["T FF", "Q+ = TâŠ•Q", "T=1: í† ê¸€, T=0: ìœ ì§€"]
              ]
            },
            {
              "type": "formula",
              "name": "íƒ€ì´ë° íŒŒë¼ë¯¸í„°",
              "latex": "t_{setup}\\text{(ì…‹ì—…)},\\; t_{hold}\\text{(í™€ë“œ)},\\; t_{clk-Q}\\text{(ì „íŒŒ ì§€ì—°)}",
              "description": "ì…‹ì—…Â·í™€ë“œ íƒ€ì„ ìœ„ë°˜ ì‹œ ë©”íƒ€ì•ˆì •ì„±(metastability) ë°œìƒ"
            }
          ]
        }
      ]
    },
    {
      "id": "ch07-fsm",
      "number": 7,
      "title": "ìœ í•œ ìƒíƒœ ê¸°ê³„",
      "subtitle": "Finite State Machines",
      "sections": [
        {
          "id": "ch07-s01",
          "title": "ë¬´ì–´Â·ë°€ë¦¬ ë¨¸ì‹ ",
          "content": [
            {
              "type": "definition",
              "term": "ë¬´ì–´ (Moore) ë¨¸ì‹ ",
              "body": "ì¶œë ¥ì´ í˜„ì¬ ìƒíƒœë§Œì˜ í•¨ìˆ˜. ì¶œë ¥ = f(ìƒíƒœ). ìƒíƒœ ìˆ˜ê°€ ë§ì•„ì§€ì§€ë§Œ ì¶œë ¥ì´ ì•ˆì •ì ."
            },
            {
              "type": "definition",
              "term": "ë°€ë¦¬ (Mealy) ë¨¸ì‹ ",
              "body": "ì¶œë ¥ì´ í˜„ì¬ ìƒíƒœì™€ ì…ë ¥ì˜ í•¨ìˆ˜. ì¶œë ¥ = g(ìƒíƒœ, ì…ë ¥). ìƒíƒœ ìˆ˜ê°€ ì ì§€ë§Œ ì…ë ¥ ë³€í™”ì— ì¦‰ì‹œ ë°˜ì‘."
            },
            {
              "type": "note-card",
              "class": "proof",
              "label": "ì„¤ê³„ ì ˆì°¨",
              "title": "ìˆœì°¨ íšŒë¡œ ì„¤ê³„ ìˆœì„œ",
              "body": "1. ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨ ì‘ì„±<br>2. ìƒíƒœ ì¸ì½”ë”© (ì´ì§„, ì›-í•« ë“±)<br>3. ìƒíƒœ ì „ì´í‘œ ì‘ì„±<br>4. FF ì—¬ê¸° í•¨ìˆ˜ ìœ ë„<br>5. K-Mapìœ¼ë¡œ ê°„ì†Œí™”<br>6. ì¶œë ¥ í•¨ìˆ˜ ìœ ë„<br>7. íšŒë¡œ êµ¬í˜„"
            }
          ]
        }
      ]
    },
    {
      "id": "ch08-registers-counters",
      "number": 8,
      "title": "ë ˆì§€ìŠ¤í„°ì™€ ì¹´ìš´í„°",
      "subtitle": "Registers and Counters",
      "sections": [
        {
          "id": "ch08-s01",
          "title": "ë ˆì§€ìŠ¤í„°",
          "content": [
            {
              "type": "formula-grid",
              "title": "ë ˆì§€ìŠ¤í„° ì¢…ë¥˜",
              "cols": 2,
              "items": [
                {"name": "ë³‘ë ¬ ë ˆì§€ìŠ¤í„°", "latex": "n\\text{ê°œ D FF ë³‘ë ¬ ì—°ê²°}", "desc": "në¹„íŠ¸ ë°ì´í„° ë™ì‹œ ì €ì¥"},
                {"name": "ì‹œí”„íŠ¸ ë ˆì§€ìŠ¤í„°", "latex": "Q_i^{+} = Q_{i-1}", "desc": "ë°ì´í„°ë¥¼ 1ë¹„íŠ¸ì”© ì´ë™"},
                {"name": "SIPO", "latex": "\\text{ì§ë ¬ ì…ë ¥} \\to \\text{ë³‘ë ¬ ì¶œë ¥}", "desc": "ì§ë ¬â†’ë³‘ë ¬ ë³€í™˜"},
                {"name": "PISO", "latex": "\\text{ë³‘ë ¬ ì…ë ¥} \\to \\text{ì§ë ¬ ì¶œë ¥}", "desc": "ë³‘ë ¬â†’ì§ë ¬ ë³€í™˜"}
              ]
            }
          ]
        },
        {
          "id": "ch08-s02",
          "title": "ì¹´ìš´í„°",
          "content": [
            {
              "type": "table",
              "title": "ì¹´ìš´í„° ì¢…ë¥˜",
              "headers": ["ì¢…ë¥˜", "íŠ¹ì§•", "ìš©ë„"],
              "rows": [
                ["ë¦¬í”Œ ì¹´ìš´í„°", "ë¹„ë™ê¸°, ì „íŒŒ ì§€ì—° ëˆ„ì ", "ì €ì£¼íŒŒ ë¶„ì£¼"],
                ["ë™ê¸° ì¹´ìš´í„°", "í´ëŸ­ ë™ì‹œ ì ìš©, ë¹ ë¦„", "ë²”ìš© ì¹´ìš´í„°"],
                ["ë§ ì¹´ìš´í„°", "1ë¹„íŠ¸ ìˆœí™˜", "ì‹œí€€ì„œ"],
                ["ì¡´ìŠ¨ ì¹´ìš´í„°", "ë³´ìˆ˜ ì…ë ¥ ìˆœí™˜", "ìœ„ìƒ ìƒì„±"],
                ["ì—…ë‹¤ìš´ ì¹´ìš´í„°", "ë°©í–¥ ì œì–´", "ëª¨í„° ìœ„ì¹˜"]
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "ch09-memory-pld",
      "number": 9,
      "title": "ë©”ëª¨ë¦¬ì™€ PLD",
      "subtitle": "Memory and Programmable Logic",
      "sections": [
        {
          "id": "ch09-s01",
          "title": "ROMÂ·RAMÂ·PLD",
          "content": [
            {
              "type": "table",
              "title": "í”„ë¡œê·¸ë˜ë¨¸ë¸” ë…¼ë¦¬ ì†Œì",
              "headers": ["ì†Œì", "êµ¬ì¡°", "íŠ¹ì§•"],
              "rows": [
                ["ROM", "ê³ ì • AND + í”„ë¡œê·¸ë˜ë¨¸ë¸” OR", "ì§„ë¦¬í‘œ êµ¬í˜„"],
                ["PLA", "í”„ë¡œê·¸ë˜ë¨¸ë¸” AND+OR", "ë²”ìš© ì¡°í•© ë…¼ë¦¬"],
                ["PAL", "í”„ë¡œê·¸ë˜ë¨¸ë¸” AND + ê³ ì • OR", "ë¹ ë¦„, ì œí•œì "],
                ["CPLD", "ì—¬ëŸ¬ PAL + ì¸í„°ì»¤ë„¥íŠ¸", "ì¤‘ê·œëª¨ ì„¤ê³„"],
                ["FPGA", "LUT + FF + ë°°ì„ ", "ëŒ€ê·œëª¨, ì¬í”„ë¡œê·¸ë˜ë¨¸ë¸”"]
              ]
            },
            {
              "type": "definition",
              "term": "FPGA (Field-Programmable Gate Array)",
              "body": "LUT(Look-Up Table), í”Œë¦½í”Œë¡­, DSP ë¸”ë¡, ë©”ëª¨ë¦¬, I/Oë¥¼ í”„ë¡œê·¸ë˜ë¨¸ë¸” ì¸í„°ì»¤ë„¥íŠ¸ë¡œ ì—°ê²°. HDL(VHDL/Verilog)ë¡œ ì„¤ê³„. AI ê°€ì†ê¸°, í†µì‹ , í”„ë¡œí† íƒ€ì´í•‘ì— í™œìš©."
            }
          ]
        }
      ]
    },
    {
      "id": "ch10-hdl",
      "number": 10,
      "title": "í•˜ë“œì›¨ì–´ ê¸°ìˆ  ì–¸ì–´ (HDL)",
      "subtitle": "Hardware Description Language",
      "sections": [
        {
          "id": "ch10-s01",
          "title": "Verilog HDL",
          "content": [
            {
              "type": "note-card",
              "class": "proof",
              "label": "Verilog",
              "title": "D í”Œë¦½í”Œë¡­ Verilog ì˜ˆì‹œ",
              "body": "<code>module dff (input clk, rst, d,<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;output reg q);<br>&nbsp;&nbsp;always @(posedge clk or posedge rst)<br>&nbsp;&nbsp;&nbsp;&nbsp;if (rst) q &lt;= 0;<br>&nbsp;&nbsp;&nbsp;&nbsp;else q &lt;= d;<br>endmodule</code>"
            },
            {
              "type": "formula",
              "name": "í•©ì„± ê°€ëŠ¥ Verilog êµ¬ë¬¸",
              "latex": "\\text{always @(posedge clk): ìˆœì°¨ ë…¼ë¦¬}\\\\\\text{assign: ì¡°í•© ë…¼ë¦¬}",
              "description": "í•©ì„±(synthesis): HDL â†’ ê²Œì´íŠ¸ ë„¤íŠ¸ë¦¬ìŠ¤íŠ¸. ì‹œë®¬ë ˆì´ì…˜ê³¼ êµ¬ë³„ í•„ìš”."
            }
          ]
        }
      ]
    },
    {
      "id": "ch11-arithmetic",
      "number": 11,
      "title": "ì‚°ìˆ  íšŒë¡œ",
      "subtitle": "Arithmetic Circuits",
      "sections": [
        {
          "id": "ch11-s01",
          "title": "ê³ ì† ë§ì…ˆê¸°ì™€ ê³±ì…ˆê¸°",
          "content": [
            {
              "type": "formula",
              "name": "ì˜¬ë¦¼ìˆ˜ ì˜ˆìƒ ë§ì…ˆê¸° (CLA)",
              "latex": "G_i = A_i B_i,\\quad P_i = A_i\\oplus B_i,\\quad C_{i+1}=G_i+P_i C_i",
              "description": "Gi: ì˜¬ë¦¼ìˆ˜ ìƒì„±, Pi: ì˜¬ë¦¼ìˆ˜ ì „íŒŒ. ë³‘ë ¬ ê³„ì‚°ìœ¼ë¡œ O(log n) ì§€ì—°."
            },
            {
              "type": "formula",
              "name": "ë¶€ìŠ¤ ì•Œê³ ë¦¬ì¦˜ (2ë¹„íŠ¸)",
              "latex": "\\text{ì¸ì½”ë”©}: \\{b_{i+1}, b_i, b_{i-1}\\} \\to 0,\\pm1,\\pm2\\text{ ì¤‘ ì„ íƒ}",
              "description": "2ì˜ ë³´ìˆ˜ ë¶€í˜¸ ìˆëŠ” ê³±ì…ˆ. ë¶€ë¶„ì  ê³±ì˜ ìˆ˜ë¥¼ ì ˆë°˜ìœ¼ë¡œ ì¤„ì„."
            }
          ]
        }
      ]
    },
    {
      "id": "ch12-applications",
      "number": 12,
      "title": "ê³µí•™ ì‘ìš©",
      "subtitle": "Engineering Applications",
      "sections": [
        {
          "id": "ch12-s01",
          "title": "ë””ì§€í„¸ ë…¼ë¦¬ ì‘ìš©",
          "content": [
            {
              "type": "table",
              "title": "ë””ì§€í„¸ íšŒë¡œ ì‘ìš©",
              "headers": ["ë¶„ì•¼", "í•µì‹¬ íšŒë¡œ", "ì˜ˆ"],
              "rows": [
                ["CPU", "ALUÂ·ë ˆì§€ìŠ¤í„°Â·ì œì–´", "IntelÂ·AMDÂ·ARM í”„ë¡œì„¸ì„œ"],
                ["í†µì‹ ", "ì¸ì½”ë”Â·ë””ì½”ë”Â·CRC", "ì´ë”ë„·, 5G ë² ì´ìŠ¤ë°´ë“œ"],
                ["ì´ë¯¸ì§€ì²˜ë¦¬", "íŒŒì´í”„ë¼ì¸Â·DSP", "GPUÂ·ì¹´ë©”ë¼ ISP"],
                ["FPGA ì„¤ê³„", "FSMÂ·ì—°ì‚° íšŒë¡œ", "í”„ë¡œí† íƒ€ì´í•‘Â·AI ê°€ì†"],
                ["ì„ë² ë””ë“œ", "íƒ€ì´ë¨¸Â·ì¸í„°ëŸ½íŠ¸", "MCU ì£¼ë³€ì¥ì¹˜"]
              ]
            },
            {
              "type": "analogy",
              "emoji": "ğŸ”¢",
              "title": "0ê³¼ 1ë¡œ ì„¸ìƒì„ ë§Œë“ ë‹¤",
              "body": "ìˆ˜ì‹­ì–µ ê°œì˜ íŠ¸ëœì§€ìŠ¤í„° ìŠ¤ìœ„ì¹˜ê°€ ë§Œë“¤ì–´ë‚´ëŠ” 0ê³¼ 1ì˜ ì¡°í•©ì´ í…ìŠ¤íŠ¸Â·ì´ë¯¸ì§€Â·ì†Œë¦¬Â·ì˜ìƒì„ í‘œí˜„í•˜ê³  ì²˜ë¦¬í•œë‹¤. ë¶€ìš¸ ëŒ€ìˆ˜ë¼ëŠ” ìˆ˜í•™ì´ ë¬¼ë¦¬ì  ê²Œì´íŠ¸ê°€ ë˜ê³ , ê²Œì´íŠ¸ê°€ CPUê°€ ë˜ì–´ ì¸ë¥˜ì˜ ì§€ì‹ì„ ì²˜ë¦¬í•œë‹¤."
            }
          ]
        }
      ]
    }
  ]
}
