

Complete the design of unsigned 16bit multiplier based on shifting and adding opration with verilog. The datapath is shown in the picture. Here's the imcomplete verilog code: 
 ```verilog
module verified_multi_16bit(
    clk, 
    rst_n,
    start, 
    ain, 
    bin, 
    yout, 
    done
);

input clk;        // Chip clock signal.
input rst_n;      // Active-low reset signal. Defined as 0 for chip reset; defined as 1 for reset signal inactive.
input start;      // Chip enable signal. 
input [15:0] ain; // Input a (multiplicand) with a data width of 16 bits.
input [15:0] bin; // Input b (multiplier) with a data 
```
Please complete the above verilog code.