\t (00:00:00) allegro 16.6 S049 (v16-6-112DV) Windows 32
\t (00:00:00)     Journal start - Mon Oct 05 21:05:24 2015
\t (00:00:00)         Host=HFP-20120615TNE User=Administrator Pid=14900 CPUs=4
\t (00:00:00) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:00) 
\t (00:00:02) Opening existing design...
\d (00:00:02) Design opened: E:/candence lib/foorprint/RT5002-QFN40/rt5002-qfn40.dra
\i (00:00:02) trapsize 717
\i (00:00:02) trapsize 699
\i (00:00:02) trapsize 720
\i (00:00:03) trapsize 720
\i (00:00:03) generaledit 
\i (00:00:04) open 
\i (00:00:22) fillin "E:\material\glass\pcb\test-stm32f429\pcb\f429.brd"
\i (00:00:22) cd "E:\material\glass\pcb\test-stm32f429\pcb"
\t (00:00:22) Opening existing design...
\i (00:00:22) trapsize 1782
\i (00:00:22) trapsize 1729
\i (00:00:23) trapsize 1782
\i (00:00:23) trapsize 1803
\i (00:00:23) trapsize 1803
\t (00:00:23)     Journal end - Mon Oct 05 21:05:47 2015
