;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #8, -400
	SUB 168, 10
	ADD 210, 738
	ADD #270, 60
	SUB @121, 103
	SUB @121, 103
	SLT 270, 0
	DJN -1, @-20
	ADD 210, 738
	ADD 210, 738
	ADD 210, 738
	SPL 0, <-2
	ADD 210, 738
	SUB @121, 103
	JMN -0, #82
	ADD 210, 738
	SUB <0, 100
	JMN -0, #82
	SUB <0, 100
	MOV -7, <-120
	ADD 130, 9
	SUB #8, -0
	DJN -1, @-20
	SUB @121, 103
	ADD 270, 1
	SLT 86, @0
	MOV -100, -380
	SLT 86, @0
	ADD 270, 1
	SUB @121, 103
	SUB @121, 103
	SLT 86, @0
	MOV -7, <-120
	SLT 86, @0
	JMP @72, #200
	ADD #270, 60
	CMP -7, <-420
	MOV -7, <-20
	SUB #8, -0
	CMP -7, <-420
	MOV -1, <-20
	JMN -0, #82
	DJN -1, @-20
	SUB 80, 100
	MOV -7, <-20
	ADD 210, 738
	ADD #270, 60
	SUB @121, 103
