(kicad_pcb (version 4) (host pcbnew "(2014-11-09 BZR 5259)-product")

  (general
    (links 205)
    (no_connects 205)
    (area 83.899999 95.424999 187.075001 158.100001)
    (thickness 1.6)
    (drawings 8)
    (tracks 0)
    (zones 0)
    (modules 16)
    (nets 203)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.254)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.889)
    (via_drill 0.635)
    (via_min_size 0.889)
    (via_min_drill 0.508)
    (uvia_size 0.508)
    (uvia_drill 0.127)
    (uvias_allowed no)
    (uvia_min_size 0.508)
    (uvia_min_drill 0.127)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1.5 1.5)
    (mod_text_width 0.15)
    (pad_size 3.95 3.95)
    (pad_drill 0)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.150000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory output/))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 "/Backlight Driver/ANODE_A")
  (net 3 "/Backlight Driver/ANODE_B")
  (net 4 +1.8V)
  (net 5 +3.3V)
  (net 6 "Net-(C321-Pad1)")
  (net 7 "Net-(C322-Pad1)")
  (net 8 "/LVDS to eDP Conversion/eDP_LANE0_P")
  (net 9 "/LVDS to eDP Conversion/L0_P")
  (net 10 "/LVDS to eDP Conversion/eDP_LANE0_N")
  (net 11 "/LVDS to eDP Conversion/L0_N")
  (net 12 "/LVDS to eDP Conversion/eDP_LANE1_P")
  (net 13 "/LVDS to eDP Conversion/L1_P")
  (net 14 "/LVDS to eDP Conversion/eDP_LANE1_N")
  (net 15 "/LVDS to eDP Conversion/L1_N")
  (net 16 "/LVDS to eDP Conversion/eDP_LANE2_P")
  (net 17 "/LVDS to eDP Conversion/L2_P")
  (net 18 "/LVDS to eDP Conversion/eDP_LANE2_N")
  (net 19 "/LVDS to eDP Conversion/L2_N")
  (net 20 "/LVDS to eDP Conversion/eDP_LANE3_P")
  (net 21 "/LVDS to eDP Conversion/L3_P")
  (net 22 "/LVDS to eDP Conversion/eDP_LANE3_N")
  (net 23 "/LVDS to eDP Conversion/L3_N")
  (net 24 "/LVDS to eDP Conversion/eDP_AUX_P")
  (net 25 "/LVDS to eDP Conversion/AUX_P")
  (net 26 "/LVDS to eDP Conversion/eDP_AUX_N")
  (net 27 "/LVDS to eDP Conversion/AUX_N")
  (net 28 "Net-(C401-Pad1)")
  (net 29 "/Capacitive Touch (Optional)/VDDD")
  (net 30 "/Capacitive Touch (Optional)/XTALN")
  (net 31 "/Capacitive Touch (Optional)/VDDA")
  (net 32 "/Capacitive Touch (Optional)/VDD5")
  (net 33 "/Capacitive Touch (Optional)/XTALP")
  (net 34 "/Capacitive Touch (Optional)/VDD3")
  (net 35 +1.8VA)
  (net 36 "/Backlight Driver/BATT_VDD")
  (net 37 "/Capacitive Touch (Optional)/USB_DP")
  (net 38 "/Capacitive Touch (Optional)/USB_VBUS")
  (net 39 "Net-(J101-Pad12)")
  (net 40 "/LVDS to eDP Conversion/LVDS1_3_P")
  (net 41 "Net-(J101-Pad21)")
  (net 42 "/LVDS to eDP Conversion/LVDS1_2_P")
  (net 43 "/LVDS to eDP Conversion/LVDS1_1_N")
  (net 44 "/LVDS to eDP Conversion/LVDS1_0_P")
  (net 45 "/LVDS to eDP Conversion/LVDS0_3_N")
  (net 46 "/LVDS to eDP Conversion/LVDS_CLK_P")
  (net 47 "/LVDS to eDP Conversion/LVDS0_2_N")
  (net 48 "/LVDS to eDP Conversion/LVDS0_1_P")
  (net 49 "/LVDS to eDP Conversion/LVDS0_0_N")
  (net 50 "/Capacitive Touch (Optional)/I2C_SDA")
  (net 51 "/Backlight Driver/BL_ENABLE")
  (net 52 "Net-(J101-Pad51)")
  (net 53 "/Capacitive Touch (Optional)/USB_DN")
  (net 54 "/LVDS to eDP Conversion/LVDS1_3_N")
  (net 55 "Net-(J101-Pad20)")
  (net 56 "/LVDS to eDP Conversion/LVDS1_2_N")
  (net 57 "/LVDS to eDP Conversion/LVDS1_1_P")
  (net 58 "/LVDS to eDP Conversion/LVDS1_0_N")
  (net 59 "/LVDS to eDP Conversion/LVDS0_3_P")
  (net 60 "/LVDS to eDP Conversion/LVDS_CLK_N")
  (net 61 "/LVDS to eDP Conversion/LVDS0_2_P")
  (net 62 "/LVDS to eDP Conversion/LVDS0_1_N")
  (net 63 "/LVDS to eDP Conversion/LVDS0_0_P")
  (net 64 "/Capacitive Touch (Optional)/I2C_SCL")
  (net 65 "/Backlight Driver/BL_PWM")
  (net 66 "/LVDS to eDP Conversion/eDP_HPD")
  (net 67 "Net-(J102-Pad4)")
  (net 68 "Net-(J102-Pad13)")
  (net 69 "Net-(J102-Pad17)")
  (net 70 "Net-(J102-Pad21)")
  (net 71 "Net-(J102-Pad25)")
  (net 72 "/Backlight Driver/CATHODE_6B")
  (net 73 "/Backlight Driver/CATHODE_5B")
  (net 74 "/Backlight Driver/CATHODE_4B")
  (net 75 "/Backlight Driver/CATHODE_3B")
  (net 76 "/Backlight Driver/CATHODE_2B")
  (net 77 "/Backlight Driver/CATHODE_1B")
  (net 78 "/Backlight Driver/CATHODE_6A")
  (net 79 "/Backlight Driver/CATHODE_5A")
  (net 80 "/Backlight Driver/CATHODE_4A")
  (net 81 "/Backlight Driver/CATHODE_3A")
  (net 82 "/Backlight Driver/CATHODE_2A")
  (net 83 "/Backlight Driver/CATHODE_1A")
  (net 84 "Net-(J102-Pad44)")
  (net 85 "Net-(J102-Pad47)")
  (net 86 "Net-(J102-Pad50)")
  (net 87 "/Capacitive Touch (Optional)/TEST")
  (net 88 "/Capacitive Touch (Optional)/RX2")
  (net 89 "/Capacitive Touch (Optional)/RX4")
  (net 90 "/Capacitive Touch (Optional)/RX6")
  (net 91 "/Capacitive Touch (Optional)/RX8")
  (net 92 "/Capacitive Touch (Optional)/RX10")
  (net 93 "/Capacitive Touch (Optional)/RX12")
  (net 94 "/Capacitive Touch (Optional)/RX14")
  (net 95 "/Capacitive Touch (Optional)/RX16")
  (net 96 "/Capacitive Touch (Optional)/RX18")
  (net 97 "/Capacitive Touch (Optional)/RX20")
  (net 98 "/Capacitive Touch (Optional)/RX22")
  (net 99 "/Capacitive Touch (Optional)/RX24")
  (net 100 "/Capacitive Touch (Optional)/RX26")
  (net 101 "/Capacitive Touch (Optional)/RX28")
  (net 102 "/Capacitive Touch (Optional)/RX30")
  (net 103 "/Capacitive Touch (Optional)/TX39")
  (net 104 "/Capacitive Touch (Optional)/TX37")
  (net 105 "/Capacitive Touch (Optional)/RX1")
  (net 106 "/Capacitive Touch (Optional)/RX3")
  (net 107 "/Capacitive Touch (Optional)/RX5")
  (net 108 "/Capacitive Touch (Optional)/RX7")
  (net 109 "/Capacitive Touch (Optional)/RX9")
  (net 110 "/Capacitive Touch (Optional)/RX11")
  (net 111 "/Capacitive Touch (Optional)/RX13")
  (net 112 "/Capacitive Touch (Optional)/RX15")
  (net 113 "/Capacitive Touch (Optional)/RX17")
  (net 114 "/Capacitive Touch (Optional)/RX19")
  (net 115 "/Capacitive Touch (Optional)/RX21")
  (net 116 "/Capacitive Touch (Optional)/RX23")
  (net 117 "/Capacitive Touch (Optional)/RX25")
  (net 118 "/Capacitive Touch (Optional)/RX27")
  (net 119 "/Capacitive Touch (Optional)/RX29")
  (net 120 "/Capacitive Touch (Optional)/TX40")
  (net 121 "/Capacitive Touch (Optional)/TX38")
  (net 122 "/Capacitive Touch (Optional)/TX36")
  (net 123 "/Capacitive Touch (Optional)/TX34")
  (net 124 "/Capacitive Touch (Optional)/TX32")
  (net 125 "/Capacitive Touch (Optional)/TX30")
  (net 126 "/Capacitive Touch (Optional)/TX28")
  (net 127 "/Capacitive Touch (Optional)/TX26")
  (net 128 "/Capacitive Touch (Optional)/TX24")
  (net 129 "/Capacitive Touch (Optional)/TX22")
  (net 130 "/Capacitive Touch (Optional)/TX20")
  (net 131 "/Capacitive Touch (Optional)/TX18")
  (net 132 "/Capacitive Touch (Optional)/TX16")
  (net 133 "/Capacitive Touch (Optional)/TX14")
  (net 134 "/Capacitive Touch (Optional)/TX12")
  (net 135 "/Capacitive Touch (Optional)/TX10")
  (net 136 "/Capacitive Touch (Optional)/TX8")
  (net 137 "/Capacitive Touch (Optional)/TX6")
  (net 138 "/Capacitive Touch (Optional)/TX4")
  (net 139 "/Capacitive Touch (Optional)/TX2")
  (net 140 "/Capacitive Touch (Optional)/TX35")
  (net 141 "/Capacitive Touch (Optional)/TX33")
  (net 142 "/Capacitive Touch (Optional)/TX31")
  (net 143 "/Capacitive Touch (Optional)/TX29")
  (net 144 "/Capacitive Touch (Optional)/TX27")
  (net 145 "/Capacitive Touch (Optional)/TX25")
  (net 146 "/Capacitive Touch (Optional)/TX23")
  (net 147 "/Capacitive Touch (Optional)/TX21")
  (net 148 "/Capacitive Touch (Optional)/TX19")
  (net 149 "/Capacitive Touch (Optional)/TX17")
  (net 150 "/Capacitive Touch (Optional)/TX15")
  (net 151 "/Capacitive Touch (Optional)/TX13")
  (net 152 "/Capacitive Touch (Optional)/TX11")
  (net 153 "/Capacitive Touch (Optional)/TX9")
  (net 154 "/Capacitive Touch (Optional)/TX7")
  (net 155 "/Capacitive Touch (Optional)/TX5")
  (net 156 "/Capacitive Touch (Optional)/TX3")
  (net 157 "/Capacitive Touch (Optional)/TX1")
  (net 158 "/LVDS to eDP Conversion/RXNE1")
  (net 159 "/LVDS to eDP Conversion/RXPE1")
  (net 160 "/LVDS to eDP Conversion/RXNE2")
  (net 161 "/LVDS to eDP Conversion/RXPE2")
  (net 162 "Net-(R312-Pad2)")
  (net 163 "/LVDS to eDP Conversion/ADDR")
  (net 164 "Net-(R316-Pad2)")
  (net 165 "/LVDS to eDP Conversion/HPD")
  (net 166 "Net-(R401-Pad1)")
  (net 167 "Net-(R402-Pad1)")
  (net 168 "Net-(R403-Pad1)")
  (net 169 "Net-(R404-Pad1)")
  (net 170 "Net-(TP405-Pad1)")
  (net 171 "Net-(TP407-Pad1)")
  (net 172 "Net-(TP415-Pad1)")
  (net 173 "Net-(U301-Pad1)")
  (net 174 "Net-(U301-Pad8)")
  (net 175 "Net-(U301-Pad9)")
  (net 176 "Net-(U301-Pad10)")
  (net 177 "Net-(U401-Pad68)")
  (net 178 "Net-(U401-Pad77)")
  (net 179 "Net-(U401-Pad78)")
  (net 180 "Net-(U401-Pad79)")
  (net 181 "Net-(U401-Pad80)")
  (net 182 "Net-(U401-Pad83)")
  (net 183 "Net-(U401-Pad86)")
  (net 184 "Net-(U401-Pad87)")
  (net 185 "Net-(U401-Pad88)")
  (net 186 "Net-(U401-Pad89)")
  (net 187 "Net-(U401-Pad93)")
  (net 188 "Net-(U401-Pad37)")
  (net 189 "Net-(U401-Pad38)")
  (net 190 "Net-(U401-Pad40)")
  (net 191 "Net-(U401-Pad41)")
  (net 192 "Net-(U401-Pad42)")
  (net 193 "Net-(U401-Pad43)")
  (net 194 "Net-(U401-Pad44)")
  (net 195 "Net-(U401-Pad45)")
  (net 196 "Net-(U401-Pad47)")
  (net 197 "Net-(U401-Pad126)")
  (net 198 "Net-(U401-Pad127)")
  (net 199 "Net-(U401-Pad128)")
  (net 200 "Net-(J101-Pad52)")
  (net 201 "Net-(J101-Pad53)")
  (net 202 "Net-(J101-Pad54)")

  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.254)
    (via_dia 0.889)
    (via_drill 0.635)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (add_net +1.8V)
    (add_net +1.8VA)
    (add_net +3.3V)
    (add_net "/Backlight Driver/ANODE_A")
    (add_net "/Backlight Driver/ANODE_B")
    (add_net "/Backlight Driver/BATT_VDD")
    (add_net "/Backlight Driver/BL_ENABLE")
    (add_net "/Backlight Driver/BL_PWM")
    (add_net "/Backlight Driver/CATHODE_1A")
    (add_net "/Backlight Driver/CATHODE_1B")
    (add_net "/Backlight Driver/CATHODE_2A")
    (add_net "/Backlight Driver/CATHODE_2B")
    (add_net "/Backlight Driver/CATHODE_3A")
    (add_net "/Backlight Driver/CATHODE_3B")
    (add_net "/Backlight Driver/CATHODE_4A")
    (add_net "/Backlight Driver/CATHODE_4B")
    (add_net "/Backlight Driver/CATHODE_5A")
    (add_net "/Backlight Driver/CATHODE_5B")
    (add_net "/Backlight Driver/CATHODE_6A")
    (add_net "/Backlight Driver/CATHODE_6B")
    (add_net "/Capacitive Touch (Optional)/I2C_SCL")
    (add_net "/Capacitive Touch (Optional)/I2C_SDA")
    (add_net "/Capacitive Touch (Optional)/RX1")
    (add_net "/Capacitive Touch (Optional)/RX10")
    (add_net "/Capacitive Touch (Optional)/RX11")
    (add_net "/Capacitive Touch (Optional)/RX12")
    (add_net "/Capacitive Touch (Optional)/RX13")
    (add_net "/Capacitive Touch (Optional)/RX14")
    (add_net "/Capacitive Touch (Optional)/RX15")
    (add_net "/Capacitive Touch (Optional)/RX16")
    (add_net "/Capacitive Touch (Optional)/RX17")
    (add_net "/Capacitive Touch (Optional)/RX18")
    (add_net "/Capacitive Touch (Optional)/RX19")
    (add_net "/Capacitive Touch (Optional)/RX2")
    (add_net "/Capacitive Touch (Optional)/RX20")
    (add_net "/Capacitive Touch (Optional)/RX21")
    (add_net "/Capacitive Touch (Optional)/RX22")
    (add_net "/Capacitive Touch (Optional)/RX23")
    (add_net "/Capacitive Touch (Optional)/RX24")
    (add_net "/Capacitive Touch (Optional)/RX25")
    (add_net "/Capacitive Touch (Optional)/RX26")
    (add_net "/Capacitive Touch (Optional)/RX27")
    (add_net "/Capacitive Touch (Optional)/RX28")
    (add_net "/Capacitive Touch (Optional)/RX29")
    (add_net "/Capacitive Touch (Optional)/RX3")
    (add_net "/Capacitive Touch (Optional)/RX30")
    (add_net "/Capacitive Touch (Optional)/RX4")
    (add_net "/Capacitive Touch (Optional)/RX5")
    (add_net "/Capacitive Touch (Optional)/RX6")
    (add_net "/Capacitive Touch (Optional)/RX7")
    (add_net "/Capacitive Touch (Optional)/RX8")
    (add_net "/Capacitive Touch (Optional)/RX9")
    (add_net "/Capacitive Touch (Optional)/TEST")
    (add_net "/Capacitive Touch (Optional)/TX1")
    (add_net "/Capacitive Touch (Optional)/TX10")
    (add_net "/Capacitive Touch (Optional)/TX11")
    (add_net "/Capacitive Touch (Optional)/TX12")
    (add_net "/Capacitive Touch (Optional)/TX13")
    (add_net "/Capacitive Touch (Optional)/TX14")
    (add_net "/Capacitive Touch (Optional)/TX15")
    (add_net "/Capacitive Touch (Optional)/TX16")
    (add_net "/Capacitive Touch (Optional)/TX17")
    (add_net "/Capacitive Touch (Optional)/TX18")
    (add_net "/Capacitive Touch (Optional)/TX19")
    (add_net "/Capacitive Touch (Optional)/TX2")
    (add_net "/Capacitive Touch (Optional)/TX20")
    (add_net "/Capacitive Touch (Optional)/TX21")
    (add_net "/Capacitive Touch (Optional)/TX22")
    (add_net "/Capacitive Touch (Optional)/TX23")
    (add_net "/Capacitive Touch (Optional)/TX24")
    (add_net "/Capacitive Touch (Optional)/TX25")
    (add_net "/Capacitive Touch (Optional)/TX26")
    (add_net "/Capacitive Touch (Optional)/TX27")
    (add_net "/Capacitive Touch (Optional)/TX28")
    (add_net "/Capacitive Touch (Optional)/TX29")
    (add_net "/Capacitive Touch (Optional)/TX3")
    (add_net "/Capacitive Touch (Optional)/TX30")
    (add_net "/Capacitive Touch (Optional)/TX31")
    (add_net "/Capacitive Touch (Optional)/TX32")
    (add_net "/Capacitive Touch (Optional)/TX33")
    (add_net "/Capacitive Touch (Optional)/TX34")
    (add_net "/Capacitive Touch (Optional)/TX35")
    (add_net "/Capacitive Touch (Optional)/TX36")
    (add_net "/Capacitive Touch (Optional)/TX37")
    (add_net "/Capacitive Touch (Optional)/TX38")
    (add_net "/Capacitive Touch (Optional)/TX39")
    (add_net "/Capacitive Touch (Optional)/TX4")
    (add_net "/Capacitive Touch (Optional)/TX40")
    (add_net "/Capacitive Touch (Optional)/TX5")
    (add_net "/Capacitive Touch (Optional)/TX6")
    (add_net "/Capacitive Touch (Optional)/TX7")
    (add_net "/Capacitive Touch (Optional)/TX8")
    (add_net "/Capacitive Touch (Optional)/TX9")
    (add_net "/Capacitive Touch (Optional)/USB_DN")
    (add_net "/Capacitive Touch (Optional)/USB_DP")
    (add_net "/Capacitive Touch (Optional)/USB_VBUS")
    (add_net "/Capacitive Touch (Optional)/VDD3")
    (add_net "/Capacitive Touch (Optional)/VDD5")
    (add_net "/Capacitive Touch (Optional)/VDDA")
    (add_net "/Capacitive Touch (Optional)/VDDD")
    (add_net "/Capacitive Touch (Optional)/XTALN")
    (add_net "/Capacitive Touch (Optional)/XTALP")
    (add_net "/LVDS to eDP Conversion/ADDR")
    (add_net "/LVDS to eDP Conversion/AUX_N")
    (add_net "/LVDS to eDP Conversion/AUX_P")
    (add_net "/LVDS to eDP Conversion/HPD")
    (add_net "/LVDS to eDP Conversion/L0_N")
    (add_net "/LVDS to eDP Conversion/L0_P")
    (add_net "/LVDS to eDP Conversion/L1_N")
    (add_net "/LVDS to eDP Conversion/L1_P")
    (add_net "/LVDS to eDP Conversion/L2_N")
    (add_net "/LVDS to eDP Conversion/L2_P")
    (add_net "/LVDS to eDP Conversion/L3_N")
    (add_net "/LVDS to eDP Conversion/L3_P")
    (add_net "/LVDS to eDP Conversion/LVDS0_0_N")
    (add_net "/LVDS to eDP Conversion/LVDS0_0_P")
    (add_net "/LVDS to eDP Conversion/LVDS0_1_N")
    (add_net "/LVDS to eDP Conversion/LVDS0_1_P")
    (add_net "/LVDS to eDP Conversion/LVDS0_2_N")
    (add_net "/LVDS to eDP Conversion/LVDS0_2_P")
    (add_net "/LVDS to eDP Conversion/LVDS0_3_N")
    (add_net "/LVDS to eDP Conversion/LVDS0_3_P")
    (add_net "/LVDS to eDP Conversion/LVDS1_0_N")
    (add_net "/LVDS to eDP Conversion/LVDS1_0_P")
    (add_net "/LVDS to eDP Conversion/LVDS1_1_N")
    (add_net "/LVDS to eDP Conversion/LVDS1_1_P")
    (add_net "/LVDS to eDP Conversion/LVDS1_2_N")
    (add_net "/LVDS to eDP Conversion/LVDS1_2_P")
    (add_net "/LVDS to eDP Conversion/LVDS1_3_N")
    (add_net "/LVDS to eDP Conversion/LVDS1_3_P")
    (add_net "/LVDS to eDP Conversion/LVDS_CLK_N")
    (add_net "/LVDS to eDP Conversion/LVDS_CLK_P")
    (add_net "/LVDS to eDP Conversion/RXNE1")
    (add_net "/LVDS to eDP Conversion/RXNE2")
    (add_net "/LVDS to eDP Conversion/RXPE1")
    (add_net "/LVDS to eDP Conversion/RXPE2")
    (add_net "/LVDS to eDP Conversion/eDP_AUX_N")
    (add_net "/LVDS to eDP Conversion/eDP_AUX_P")
    (add_net "/LVDS to eDP Conversion/eDP_HPD")
    (add_net "/LVDS to eDP Conversion/eDP_LANE0_N")
    (add_net "/LVDS to eDP Conversion/eDP_LANE0_P")
    (add_net "/LVDS to eDP Conversion/eDP_LANE1_N")
    (add_net "/LVDS to eDP Conversion/eDP_LANE1_P")
    (add_net "/LVDS to eDP Conversion/eDP_LANE2_N")
    (add_net "/LVDS to eDP Conversion/eDP_LANE2_P")
    (add_net "/LVDS to eDP Conversion/eDP_LANE3_N")
    (add_net "/LVDS to eDP Conversion/eDP_LANE3_P")
    (add_net GND)
    (add_net "Net-(C321-Pad1)")
    (add_net "Net-(C322-Pad1)")
    (add_net "Net-(C401-Pad1)")
    (add_net "Net-(J101-Pad12)")
    (add_net "Net-(J101-Pad20)")
    (add_net "Net-(J101-Pad21)")
    (add_net "Net-(J101-Pad51)")
    (add_net "Net-(J101-Pad52)")
    (add_net "Net-(J101-Pad53)")
    (add_net "Net-(J101-Pad54)")
    (add_net "Net-(J102-Pad13)")
    (add_net "Net-(J102-Pad17)")
    (add_net "Net-(J102-Pad21)")
    (add_net "Net-(J102-Pad25)")
    (add_net "Net-(J102-Pad4)")
    (add_net "Net-(J102-Pad44)")
    (add_net "Net-(J102-Pad47)")
    (add_net "Net-(J102-Pad50)")
    (add_net "Net-(R312-Pad2)")
    (add_net "Net-(R316-Pad2)")
    (add_net "Net-(R401-Pad1)")
    (add_net "Net-(R402-Pad1)")
    (add_net "Net-(R403-Pad1)")
    (add_net "Net-(R404-Pad1)")
    (add_net "Net-(TP405-Pad1)")
    (add_net "Net-(TP407-Pad1)")
    (add_net "Net-(TP415-Pad1)")
    (add_net "Net-(U301-Pad1)")
    (add_net "Net-(U301-Pad10)")
    (add_net "Net-(U301-Pad8)")
    (add_net "Net-(U301-Pad9)")
    (add_net "Net-(U401-Pad126)")
    (add_net "Net-(U401-Pad127)")
    (add_net "Net-(U401-Pad128)")
    (add_net "Net-(U401-Pad37)")
    (add_net "Net-(U401-Pad38)")
    (add_net "Net-(U401-Pad40)")
    (add_net "Net-(U401-Pad41)")
    (add_net "Net-(U401-Pad42)")
    (add_net "Net-(U401-Pad43)")
    (add_net "Net-(U401-Pad44)")
    (add_net "Net-(U401-Pad45)")
    (add_net "Net-(U401-Pad47)")
    (add_net "Net-(U401-Pad68)")
    (add_net "Net-(U401-Pad77)")
    (add_net "Net-(U401-Pad78)")
    (add_net "Net-(U401-Pad79)")
    (add_net "Net-(U401-Pad80)")
    (add_net "Net-(U401-Pad83)")
    (add_net "Net-(U401-Pad86)")
    (add_net "Net-(U401-Pad87)")
    (add_net "Net-(U401-Pad88)")
    (add_net "Net-(U401-Pad89)")
    (add_net "Net-(U401-Pad93)")
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617BDB) (tstamp 5461C7ED)
    (at 142.5 132 90)
    (path /543B8BCE/5448D3B4)
    (attr smd)
    (fp_text reference C324 (at 0.16 0.26 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 8 "/LVDS to eDP Conversion/eDP_LANE0_P"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 9 "/LVDS to eDP Conversion/L0_P"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C7F9)
    (at 141.5 132 90)
    (path /543B8BCE/5448D3BA)
    (attr smd)
    (fp_text reference C325 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 10 "/LVDS to eDP Conversion/eDP_LANE0_N"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 11 "/LVDS to eDP Conversion/L0_N"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C805)
    (at 139.5 132 90)
    (path /543B8BCE/544897D4)
    (attr smd)
    (fp_text reference C326 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 12 "/LVDS to eDP Conversion/eDP_LANE1_P"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 13 "/LVDS to eDP Conversion/L1_P"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C811)
    (at 140.5 132 90)
    (path /543B8BCE/5448987F)
    (attr smd)
    (fp_text reference C327 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 14 "/LVDS to eDP Conversion/eDP_LANE1_N"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 15 "/LVDS to eDP Conversion/L1_N"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C81D)
    (at 137.5 132 90)
    (path /543B8BCE/5448A916)
    (attr smd)
    (fp_text reference C328 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 16 "/LVDS to eDP Conversion/eDP_LANE2_P"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 17 "/LVDS to eDP Conversion/L2_P"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C829)
    (at 138.5 132 90)
    (path /543B8BCE/5448A95D)
    (attr smd)
    (fp_text reference C329 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 18 "/LVDS to eDP Conversion/eDP_LANE2_N"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 19 "/LVDS to eDP Conversion/L2_N"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C835)
    (at 135.5 132 90)
    (path /543B8BCE/5448BAC6)
    (attr smd)
    (fp_text reference C330 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 20 "/LVDS to eDP Conversion/eDP_LANE3_P"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 21 "/LVDS to eDP Conversion/L3_P"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C841)
    (at 136.5 132 90)
    (path /543B8BCE/5448BACC)
    (attr smd)
    (fp_text reference C331 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 22 "/LVDS to eDP Conversion/eDP_LANE3_N"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 23 "/LVDS to eDP Conversion/L3_N"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C84D)
    (at 145.5 132 90)
    (path /543B8BCE/5448BAD2)
    (attr smd)
    (fp_text reference C332 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 24 "/LVDS to eDP Conversion/eDP_AUX_P"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 25 "/LVDS to eDP Conversion/AUX_P"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module SMD_Packages:SMD-0402_c (layer F.Cu) (tedit 54617B50) (tstamp 5461C859)
    (at 144.5 132 90)
    (path /543B8BCE/5448BAD8)
    (attr smd)
    (fp_text reference C333 (at 0 0 90) (layer F.SilkS)
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_text value "100nF 25V X5R" (at 0.09906 0 90) (layer F.SilkS) hide
      (effects (font (size 0.35052 0.3048) (thickness 0.07112)))
    )
    (fp_line (start -0.254 -0.381) (end -0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 -0.381) (end -0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start -0.762 0.381) (end -0.254 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.254 -0.381) (end 0.762 -0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 -0.381) (end 0.762 0.381) (layer F.SilkS) (width 0.07112))
    (fp_line (start 0.762 0.381) (end 0.254 0.381) (layer F.SilkS) (width 0.07112))
    (pad 1 smd rect (at -0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 26 "/LVDS to eDP Conversion/eDP_AUX_N"))
    (pad 2 smd rect (at 0.44958 0 90) (size 0.39878 0.59944) (layers F.Cu F.Paste F.Mask)
      (net 27 "/LVDS to eDP Conversion/AUX_N"))
    (model smd/capacitors/C0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.27 0.27 0.27))
      (rotate (xyz 0 0 0))
    )
  )

  (module novepad:MOLEX_51926_5494 (layer F.Cu) (tedit 5457EAA7) (tstamp 5461D87B)
    (at 169 146.5)
    (path /543B8217)
    (fp_text reference J101 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value NOVENA_LCD_CONN (at 0.3 3) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 13.45 4.3) (end 13.45 5) (layer Cmts.User) (width 0.15))
    (fp_line (start 13.75 4.3) (end 13.75 5.2) (layer Cmts.User) (width 0.15))
    (fp_line (start -13.45 4.3) (end -13.45 5) (layer Cmts.User) (width 0.15))
    (fp_line (start -13.75 4.3) (end -13.75 5.2) (layer Cmts.User) (width 0.15))
    (fp_circle (center -13.5 -1.1) (end -13.4 -1) (layer F.SilkS) (width 0.3))
    (fp_line (start 15.5 2.2) (end 15.5 1.3) (layer Cmts.User) (width 0.15))
    (fp_line (start 15.5 1.3) (end 14.9 1.3) (layer Cmts.User) (width 0.15))
    (fp_line (start 14.9 1.3) (end 14.9 0) (layer Cmts.User) (width 0.15))
    (fp_line (start 14.9 0) (end 13.7 0) (layer Cmts.User) (width 0.15))
    (fp_line (start -15.5 2.2) (end -15.5 1.3) (layer Cmts.User) (width 0.15))
    (fp_line (start -15.5 1.3) (end -14.9 1.3) (layer Cmts.User) (width 0.15))
    (fp_line (start -14.9 1.3) (end -14.9 0) (layer Cmts.User) (width 0.15))
    (fp_line (start -14.9 0) (end -13.7 0) (layer Cmts.User) (width 0.15))
    (fp_line (start -13.7 3.9) (end 13.7 3.9) (layer Cmts.User) (width 0.15))
    (pad 1 smd rect (at -13.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 36 "/Backlight Driver/BATT_VDD") (solder_paste_margin -0.05))
    (pad 2 smd rect (at -12.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 36 "/Backlight Driver/BATT_VDD"))
    (pad 3 smd rect (at -12.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 36 "/Backlight Driver/BATT_VDD"))
    (pad 4 smd rect (at -11.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 36 "/Backlight Driver/BATT_VDD"))
    (pad 5 smd rect (at -11.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 36 "/Backlight Driver/BATT_VDD"))
    (pad 6 smd rect (at -10.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 7 smd rect (at -10.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 37 "/Capacitive Touch (Optional)/USB_DP"))
    (pad 8 smd rect (at -9.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 53 "/Capacitive Touch (Optional)/USB_DN"))
    (pad 9 smd rect (at -9.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 38 "/Capacitive Touch (Optional)/USB_VBUS"))
    (pad 10 smd rect (at -8.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 11 smd rect (at -8.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 12 smd rect (at -7.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(J101-Pad12)"))
    (pad 13 smd rect (at -7.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(J101-Pad12)"))
    (pad 14 smd rect (at -6.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(J101-Pad12)"))
    (pad 15 smd rect (at -6.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(J101-Pad12)"))
    (pad 16 smd rect (at -5.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 17 smd rect (at -5.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 40 "/LVDS to eDP Conversion/LVDS1_3_P"))
    (pad 18 smd rect (at -4.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 54 "/LVDS to eDP Conversion/LVDS1_3_N"))
    (pad 19 smd rect (at -4.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 20 smd rect (at -3.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 55 "Net-(J101-Pad20)"))
    (pad 21 smd rect (at -3.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 41 "Net-(J101-Pad21)"))
    (pad 22 smd rect (at -2.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 23 smd rect (at -2.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 42 "/LVDS to eDP Conversion/LVDS1_2_P"))
    (pad 24 smd rect (at -1.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 56 "/LVDS to eDP Conversion/LVDS1_2_N"))
    (pad 25 smd rect (at -1.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 26 smd rect (at -0.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 57 "/LVDS to eDP Conversion/LVDS1_1_P"))
    (pad 27 smd rect (at -0.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 43 "/LVDS to eDP Conversion/LVDS1_1_N"))
    (pad 28 smd rect (at 0.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 29 smd rect (at 0.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 44 "/LVDS to eDP Conversion/LVDS1_0_P"))
    (pad 30 smd rect (at 1.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 58 "/LVDS to eDP Conversion/LVDS1_0_N"))
    (pad 31 smd rect (at 1.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 32 smd rect (at 2.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 59 "/LVDS to eDP Conversion/LVDS0_3_P"))
    (pad 33 smd rect (at 2.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 "/LVDS to eDP Conversion/LVDS0_3_N"))
    (pad 34 smd rect (at 3.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 35 smd rect (at 3.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 46 "/LVDS to eDP Conversion/LVDS_CLK_P"))
    (pad 36 smd rect (at 4.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 60 "/LVDS to eDP Conversion/LVDS_CLK_N"))
    (pad 37 smd rect (at 4.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 38 smd rect (at 5.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 61 "/LVDS to eDP Conversion/LVDS0_2_P"))
    (pad 39 smd rect (at 5.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 47 "/LVDS to eDP Conversion/LVDS0_2_N"))
    (pad 40 smd rect (at 6.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 41 smd rect (at 6.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 48 "/LVDS to eDP Conversion/LVDS0_1_P"))
    (pad 42 smd rect (at 7.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 62 "/LVDS to eDP Conversion/LVDS0_1_N"))
    (pad 43 smd rect (at 7.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 44 smd rect (at 8.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 63 "/LVDS to eDP Conversion/LVDS0_0_P"))
    (pad 45 smd rect (at 8.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 49 "/LVDS to eDP Conversion/LVDS0_0_N"))
    (pad 46 smd rect (at 9.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 47 smd rect (at 9.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 50 "/Capacitive Touch (Optional)/I2C_SDA"))
    (pad 48 smd rect (at 10.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 64 "/Capacitive Touch (Optional)/I2C_SCL"))
    (pad 49 smd rect (at 10.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 51 "/Backlight Driver/BL_ENABLE"))
    (pad 50 smd rect (at 11.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 65 "/Backlight Driver/BL_PWM"))
    (pad 51 smd rect (at 11.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 52 "Net-(J101-Pad51)"))
    (pad 52 smd rect (at 12.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(J101-Pad52)"))
    (pad 53 smd rect (at 12.75 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(J101-Pad53)"))
    (pad 54 smd rect (at 13.25 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(J101-Pad54)"))
    (pad SH smd rect (at 14.8 3.05) (size 1.4 1.5) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at -14.8 3.05) (size 1.4 1.5) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
  )

  (module novepad:MOLEX_502250_8051 (layer F.Cu) (tedit 5457E91C) (tstamp 5461C9BE)
    (at 139 138 180)
    (path /543B8313)
    (fp_text reference J102 (at 0 1.45 180) (layer F.SilkS)
      (effects (font (size 0.8 0.8) (thickness 0.15)))
    )
    (fp_text value LP097QX1_CONN (at 7.1 4.1 180) (layer F.SilkS)
      (effects (font (size 0.8 0.8) (thickness 0.15)))
    )
    (fp_circle (center -8.5 -1.2) (end -8.5 -1.35) (layer F.SilkS) (width 0.3))
    (fp_line (start -7.65 -0.8) (end -7.65 -1.5) (layer Cmts.User) (width 0.15))
    (fp_line (start 7.65 -0.8) (end 7.65 -1.5) (layer Cmts.User) (width 0.15))
    (fp_line (start -7.95 -0.8) (end -7.95 -1.7) (layer Cmts.User) (width 0.15))
    (fp_line (start 7.95 -0.8) (end 7.95 -1.7) (layer Cmts.User) (width 0.15))
    (fp_line (start -8.55 -0.4) (end -8.55 2.05) (layer Cmts.User) (width 0.15))
    (fp_line (start -7.85 -0.4) (end -8.55 -0.4) (layer Cmts.User) (width 0.15))
    (fp_line (start -8.55 2.05) (end -8.55 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start -8.55 3.15) (end -8.3 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start -7.6 3.15) (end -8.35 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start 7.6 3.15) (end 8.55 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start 8.55 3.15) (end 8.55 -0.4) (layer Cmts.User) (width 0.15))
    (fp_line (start 8.55 -0.4) (end 7.9 -0.4) (layer Cmts.User) (width 0.15))
    (pad 1 smd rect (at -7.5 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 3 smd rect (at -6.9 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 5 smd rect (at -6.3 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 67 "Net-(J102-Pad4)") (solder_paste_margin -0.05))
    (pad 7 smd rect (at -5.7 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 67 "Net-(J102-Pad4)") (solder_paste_margin -0.05))
    (pad 9 smd rect (at -5.1 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 24 "/LVDS to eDP Conversion/eDP_AUX_P") (solder_paste_margin -0.05))
    (pad 11 smd rect (at -4.5 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 13 smd rect (at -3.9 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 68 "Net-(J102-Pad13)") (solder_paste_margin -0.05))
    (pad 15 smd rect (at -3.3 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 17 smd rect (at -2.7 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 69 "Net-(J102-Pad17)") (solder_paste_margin -0.05))
    (pad 19 smd rect (at -2.1 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 21 smd rect (at -1.5 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 70 "Net-(J102-Pad21)") (solder_paste_margin -0.05))
    (pad 23 smd rect (at -0.9 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 25 smd rect (at -0.3 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 71 "Net-(J102-Pad25)") (solder_paste_margin -0.05))
    (pad 27 smd rect (at 0.3 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 29 smd rect (at 0.9 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 31 smd rect (at 1.5 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 73 "/Backlight Driver/CATHODE_5B") (solder_paste_margin -0.05))
    (pad 33 smd rect (at 2.1 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 75 "/Backlight Driver/CATHODE_3B") (solder_paste_margin -0.05))
    (pad 35 smd rect (at 2.7 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 77 "/Backlight Driver/CATHODE_1B") (solder_paste_margin -0.05))
    (pad 37 smd rect (at 3.3 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 78 "/Backlight Driver/CATHODE_6A") (solder_paste_margin -0.05))
    (pad 39 smd rect (at 3.9 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 80 "/Backlight Driver/CATHODE_4A") (solder_paste_margin -0.05))
    (pad 41 smd rect (at 4.5 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 82 "/Backlight Driver/CATHODE_2A") (solder_paste_margin -0.05))
    (pad 43 smd rect (at 5.1 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 45 smd rect (at 5.7 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Backlight Driver/ANODE_B") (solder_paste_margin -0.05))
    (pad 47 smd rect (at 6.3 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 85 "Net-(J102-Pad47)") (solder_paste_margin -0.05))
    (pad 49 smd rect (at 6.9 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Backlight Driver/ANODE_A") (solder_paste_margin -0.05))
    (pad 51 smd rect (at 7.5 0 180) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 2 smd rect (at -7.2 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 66 "/LVDS to eDP Conversion/eDP_HPD") (solder_paste_margin -0.05))
    (pad 4 smd rect (at -6.6 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 67 "Net-(J102-Pad4)"))
    (pad 6 smd rect (at -6 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 67 "Net-(J102-Pad4)"))
    (pad 8 smd rect (at -5.4 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 10 smd rect (at -4.8 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 26 "/LVDS to eDP Conversion/eDP_AUX_N"))
    (pad 12 smd rect (at -4.2 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 10 "/LVDS to eDP Conversion/eDP_LANE0_N"))
    (pad 14 smd rect (at -3.6 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 8 "/LVDS to eDP Conversion/eDP_LANE0_P"))
    (pad 16 smd rect (at -3 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 14 "/LVDS to eDP Conversion/eDP_LANE1_N"))
    (pad 18 smd rect (at -2.4 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 12 "/LVDS to eDP Conversion/eDP_LANE1_P"))
    (pad 20 smd rect (at -1.8 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 18 "/LVDS to eDP Conversion/eDP_LANE2_N"))
    (pad 22 smd rect (at -1.2 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 16 "/LVDS to eDP Conversion/eDP_LANE2_P"))
    (pad 24 smd rect (at -0.6 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 22 "/LVDS to eDP Conversion/eDP_LANE3_N"))
    (pad 26 smd rect (at 0 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 20 "/LVDS to eDP Conversion/eDP_LANE3_P"))
    (pad 28 smd rect (at 0.6 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 30 smd rect (at 1.2 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 72 "/Backlight Driver/CATHODE_6B"))
    (pad 32 smd rect (at 1.8 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 74 "/Backlight Driver/CATHODE_4B"))
    (pad 34 smd rect (at 2.4 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 76 "/Backlight Driver/CATHODE_2B"))
    (pad 36 smd rect (at 3 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 38 smd rect (at 3.6 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 79 "/Backlight Driver/CATHODE_5A"))
    (pad 40 smd rect (at 4.2 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 81 "/Backlight Driver/CATHODE_3A"))
    (pad 42 smd rect (at 4.8 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 83 "/Backlight Driver/CATHODE_1A"))
    (pad 44 smd rect (at 5.4 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 84 "Net-(J102-Pad44)"))
    (pad 46 smd rect (at 6 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Backlight Driver/ANODE_B"))
    (pad 48 smd rect (at 6.6 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Backlight Driver/ANODE_A"))
    (pad 50 smd rect (at 7.2 2.875 180) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 86 "Net-(J102-Pad50)"))
    (pad SH smd rect (at -8.2 0.325 180) (size 0.4 0.85) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at 8.2 0.325 180) (size 0.4 0.85) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at 8.2 1.715 180) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at -8.2 1.715 180) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
  )

  (module novepad:MOLEX_502250_8037 (layer F.Cu) (tedit 5457EBE7) (tstamp 5461C9F8)
    (at 115.5 141)
    (path /543EDBFB/5446F830)
    (fp_text reference J401 (at 0 1.45) (layer F.SilkS)
      (effects (font (size 0.7 0.7) (thickness 0.15)))
    )
    (fp_text value MOLEX_502250-8037 (at 3.85 4.1) (layer F.SilkS)
      (effects (font (size 0.8 0.8) (thickness 0.15)))
    )
    (fp_circle (center -6.4 -1.2) (end -6.4 -1.35) (layer F.SilkS) (width 0.3))
    (fp_line (start -5.55 -0.8) (end -5.55 -1.5) (layer Cmts.User) (width 0.15))
    (fp_line (start 5.55 -0.8) (end 5.55 -1.5) (layer Cmts.User) (width 0.15))
    (fp_line (start -5.85 -0.8) (end -5.85 -1.7) (layer Cmts.User) (width 0.15))
    (fp_line (start 5.85 -0.8) (end 5.85 -1.7) (layer Cmts.User) (width 0.15))
    (fp_line (start -6.45 -0.4) (end -6.45 2.05) (layer Cmts.User) (width 0.15))
    (fp_line (start -5.75 -0.4) (end -6.45 -0.4) (layer Cmts.User) (width 0.15))
    (fp_line (start -6.45 2.05) (end -6.45 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start -6.45 3.15) (end -6.2 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start -5.5 3.15) (end -6.25 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start 5.5 3.15) (end 6.45 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start 6.45 3.15) (end 6.45 -0.4) (layer Cmts.User) (width 0.15))
    (fp_line (start 6.45 -0.4) (end 5.8 -0.4) (layer Cmts.User) (width 0.15))
    (pad 1 smd rect (at -5.4 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 87 "/Capacitive Touch (Optional)/TEST") (solder_paste_margin -0.05))
    (pad 3 smd rect (at -4.8 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Capacitive Touch (Optional)/RX2") (solder_paste_margin -0.05))
    (pad 5 smd rect (at -4.2 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 89 "/Capacitive Touch (Optional)/RX4") (solder_paste_margin -0.05))
    (pad 7 smd rect (at -3.6 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 90 "/Capacitive Touch (Optional)/RX6") (solder_paste_margin -0.05))
    (pad 9 smd rect (at -3 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 91 "/Capacitive Touch (Optional)/RX8") (solder_paste_margin -0.05))
    (pad 11 smd rect (at -2.4 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 92 "/Capacitive Touch (Optional)/RX10") (solder_paste_margin -0.05))
    (pad 13 smd rect (at -1.8 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 93 "/Capacitive Touch (Optional)/RX12") (solder_paste_margin -0.05))
    (pad 15 smd rect (at -1.2 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 94 "/Capacitive Touch (Optional)/RX14") (solder_paste_margin -0.05))
    (pad 17 smd rect (at -0.6 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 95 "/Capacitive Touch (Optional)/RX16") (solder_paste_margin -0.05))
    (pad 19 smd rect (at 0 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 96 "/Capacitive Touch (Optional)/RX18") (solder_paste_margin -0.05))
    (pad 21 smd rect (at 0.6 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 97 "/Capacitive Touch (Optional)/RX20") (solder_paste_margin -0.05))
    (pad 23 smd rect (at 1.2 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 98 "/Capacitive Touch (Optional)/RX22") (solder_paste_margin -0.05))
    (pad 25 smd rect (at 1.8 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 99 "/Capacitive Touch (Optional)/RX24") (solder_paste_margin -0.05))
    (pad 27 smd rect (at 2.4 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 100 "/Capacitive Touch (Optional)/RX26") (solder_paste_margin -0.05))
    (pad 29 smd rect (at 3 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 101 "/Capacitive Touch (Optional)/RX28") (solder_paste_margin -0.05))
    (pad 31 smd rect (at 3.6 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 102 "/Capacitive Touch (Optional)/RX30") (solder_paste_margin -0.05))
    (pad 33 smd rect (at 4.2 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 35 smd rect (at 4.8 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 103 "/Capacitive Touch (Optional)/TX39") (solder_paste_margin -0.05))
    (pad 37 smd rect (at 5.4 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 104 "/Capacitive Touch (Optional)/TX37") (solder_paste_margin -0.05))
    (pad 2 smd rect (at -5.1 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 105 "/Capacitive Touch (Optional)/RX1") (solder_paste_margin -0.05))
    (pad 4 smd rect (at -4.5 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 106 "/Capacitive Touch (Optional)/RX3"))
    (pad 6 smd rect (at -3.9 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 107 "/Capacitive Touch (Optional)/RX5"))
    (pad 8 smd rect (at -3.3 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 108 "/Capacitive Touch (Optional)/RX7"))
    (pad 10 smd rect (at -2.7 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 109 "/Capacitive Touch (Optional)/RX9"))
    (pad 12 smd rect (at -2.1 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 110 "/Capacitive Touch (Optional)/RX11"))
    (pad 14 smd rect (at -1.5 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 111 "/Capacitive Touch (Optional)/RX13"))
    (pad 16 smd rect (at -0.9 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 112 "/Capacitive Touch (Optional)/RX15"))
    (pad 18 smd rect (at -0.3 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 113 "/Capacitive Touch (Optional)/RX17"))
    (pad 20 smd rect (at 0.3 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 114 "/Capacitive Touch (Optional)/RX19"))
    (pad 22 smd rect (at 0.9 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 115 "/Capacitive Touch (Optional)/RX21"))
    (pad 24 smd rect (at 1.5 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 116 "/Capacitive Touch (Optional)/RX23"))
    (pad 26 smd rect (at 2.1 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Capacitive Touch (Optional)/RX25"))
    (pad 28 smd rect (at 2.7 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 118 "/Capacitive Touch (Optional)/RX27"))
    (pad 30 smd rect (at 3.3 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 119 "/Capacitive Touch (Optional)/RX29"))
    (pad 32 smd rect (at 3.9 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 34 smd rect (at 4.5 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 120 "/Capacitive Touch (Optional)/TX40"))
    (pad 36 smd rect (at 5.1 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 121 "/Capacitive Touch (Optional)/TX38"))
    (pad SH smd rect (at -6.1 0.325) (size 0.4 0.85) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at 6.1 0.325) (size 0.4 0.85) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at 6.1 1.715) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at -6.1 1.715) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
  )

  (module novepad:MOLEX_502250_8037 (layer F.Cu) (tedit 5457EBE7) (tstamp 5461CA32)
    (at 101.5 141)
    (path /543EDBFB/5446F8DC)
    (fp_text reference J402 (at 0 1.45) (layer F.SilkS)
      (effects (font (size 0.7 0.7) (thickness 0.15)))
    )
    (fp_text value MOLEX_502250-8037 (at 3.85 4.1) (layer F.SilkS)
      (effects (font (size 0.8 0.8) (thickness 0.15)))
    )
    (fp_circle (center -6.4 -1.2) (end -6.4 -1.35) (layer F.SilkS) (width 0.3))
    (fp_line (start -5.55 -0.8) (end -5.55 -1.5) (layer Cmts.User) (width 0.15))
    (fp_line (start 5.55 -0.8) (end 5.55 -1.5) (layer Cmts.User) (width 0.15))
    (fp_line (start -5.85 -0.8) (end -5.85 -1.7) (layer Cmts.User) (width 0.15))
    (fp_line (start 5.85 -0.8) (end 5.85 -1.7) (layer Cmts.User) (width 0.15))
    (fp_line (start -6.45 -0.4) (end -6.45 2.05) (layer Cmts.User) (width 0.15))
    (fp_line (start -5.75 -0.4) (end -6.45 -0.4) (layer Cmts.User) (width 0.15))
    (fp_line (start -6.45 2.05) (end -6.45 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start -6.45 3.15) (end -6.2 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start -5.5 3.15) (end -6.25 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start 5.5 3.15) (end 6.45 3.15) (layer Cmts.User) (width 0.15))
    (fp_line (start 6.45 3.15) (end 6.45 -0.4) (layer Cmts.User) (width 0.15))
    (fp_line (start 6.45 -0.4) (end 5.8 -0.4) (layer Cmts.User) (width 0.15))
    (pad 1 smd rect (at -5.4 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 122 "/Capacitive Touch (Optional)/TX36") (solder_paste_margin -0.05))
    (pad 3 smd rect (at -4.8 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 123 "/Capacitive Touch (Optional)/TX34") (solder_paste_margin -0.05))
    (pad 5 smd rect (at -4.2 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 124 "/Capacitive Touch (Optional)/TX32") (solder_paste_margin -0.05))
    (pad 7 smd rect (at -3.6 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 125 "/Capacitive Touch (Optional)/TX30") (solder_paste_margin -0.05))
    (pad 9 smd rect (at -3 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 126 "/Capacitive Touch (Optional)/TX28") (solder_paste_margin -0.05))
    (pad 11 smd rect (at -2.4 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 127 "/Capacitive Touch (Optional)/TX26") (solder_paste_margin -0.05))
    (pad 13 smd rect (at -1.8 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 128 "/Capacitive Touch (Optional)/TX24") (solder_paste_margin -0.05))
    (pad 15 smd rect (at -1.2 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 129 "/Capacitive Touch (Optional)/TX22") (solder_paste_margin -0.05))
    (pad 17 smd rect (at -0.6 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 130 "/Capacitive Touch (Optional)/TX20") (solder_paste_margin -0.05))
    (pad 19 smd rect (at 0 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 131 "/Capacitive Touch (Optional)/TX18") (solder_paste_margin -0.05))
    (pad 21 smd rect (at 0.6 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Capacitive Touch (Optional)/TX16") (solder_paste_margin -0.05))
    (pad 23 smd rect (at 1.2 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 133 "/Capacitive Touch (Optional)/TX14") (solder_paste_margin -0.05))
    (pad 25 smd rect (at 1.8 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 134 "/Capacitive Touch (Optional)/TX12") (solder_paste_margin -0.05))
    (pad 27 smd rect (at 2.4 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 135 "/Capacitive Touch (Optional)/TX10") (solder_paste_margin -0.05))
    (pad 29 smd rect (at 3 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 136 "/Capacitive Touch (Optional)/TX8") (solder_paste_margin -0.05))
    (pad 31 smd rect (at 3.6 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 137 "/Capacitive Touch (Optional)/TX6") (solder_paste_margin -0.05))
    (pad 33 smd rect (at 4.2 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 138 "/Capacitive Touch (Optional)/TX4") (solder_paste_margin -0.05))
    (pad 35 smd rect (at 4.8 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 139 "/Capacitive Touch (Optional)/TX2") (solder_paste_margin -0.05))
    (pad 37 smd rect (at 5.4 0) (size 0.26 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.05))
    (pad 2 smd rect (at -5.1 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 140 "/Capacitive Touch (Optional)/TX35") (solder_paste_margin -0.05))
    (pad 4 smd rect (at -4.5 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 141 "/Capacitive Touch (Optional)/TX33"))
    (pad 6 smd rect (at -3.9 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 142 "/Capacitive Touch (Optional)/TX31"))
    (pad 8 smd rect (at -3.3 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 143 "/Capacitive Touch (Optional)/TX29"))
    (pad 10 smd rect (at -2.7 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 144 "/Capacitive Touch (Optional)/TX27"))
    (pad 12 smd rect (at -2.1 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 145 "/Capacitive Touch (Optional)/TX25"))
    (pad 14 smd rect (at -1.5 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 146 "/Capacitive Touch (Optional)/TX23"))
    (pad 16 smd rect (at -0.9 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 147 "/Capacitive Touch (Optional)/TX21"))
    (pad 18 smd rect (at -0.3 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 148 "/Capacitive Touch (Optional)/TX19"))
    (pad 20 smd rect (at 0.3 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 149 "/Capacitive Touch (Optional)/TX17"))
    (pad 22 smd rect (at 0.9 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 150 "/Capacitive Touch (Optional)/TX15"))
    (pad 24 smd rect (at 1.5 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 151 "/Capacitive Touch (Optional)/TX13"))
    (pad 26 smd rect (at 2.1 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 152 "/Capacitive Touch (Optional)/TX11"))
    (pad 28 smd rect (at 2.7 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 153 "/Capacitive Touch (Optional)/TX9"))
    (pad 30 smd rect (at 3.3 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 154 "/Capacitive Touch (Optional)/TX7"))
    (pad 32 smd rect (at 3.9 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 155 "/Capacitive Touch (Optional)/TX5"))
    (pad 34 smd rect (at 4.5 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 156 "/Capacitive Touch (Optional)/TX3"))
    (pad 36 smd rect (at 5.1 2.875) (size 0.3 0.65) (layers F.Cu F.Paste F.Mask)
      (net 157 "/Capacitive Touch (Optional)/TX1"))
    (pad SH smd rect (at -6.1 0.325) (size 0.4 0.85) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at 6.1 0.325) (size 0.4 0.85) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at 6.1 1.715) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
    (pad SH smd rect (at -6.1 1.715) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_paste_margin -0.1))
  )

  (module novepad:QFN50P900X900X100-65N (layer F.Cu) (tedit 5458043D) (tstamp 5461DAC3)
    (at 144 120.5 180)
    (path /543B8BCE/54412F94)
    (solder_paste_margin -0.05)
    (clearance 0.1)
    (fp_text reference U301 (at 0.25 3 180) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value IT6251 (at 3 5.75 180) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -4.5 4.25) (end -4.5 4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.5 4.5) (end -4.25 4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.5 4.25) (end 4.5 4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.5 4.5) (end 4.25 4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.25 -4.5) (end 4.5 -4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.5 -4.5) (end 4.5 -4.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.25 -4.5) (end -4.5 -4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.5 -4.5) (end -4.5 -4.25) (layer F.SilkS) (width 0.15))
    (fp_circle (center -5.7 -3.7) (end -5.575 -3.7) (layer F.SilkS) (width 0.25))
    (pad 1 smd rect (at -4.45 -3.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(U301-Pad1)") (clearance 0.05))
    (pad 2 smd rect (at -4.45 -3.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 7 "Net-(C322-Pad1)"))
    (pad 3 smd rect (at -4.45 -2.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(C321-Pad1)"))
    (pad 4 smd rect (at -4.45 -2.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 5 smd rect (at -4.45 -1.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 165 "/LVDS to eDP Conversion/HPD"))
    (pad 6 smd rect (at -4.45 -1.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 +1.8V))
    (pad 7 smd rect (at -4.45 -0.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 162 "Net-(R312-Pad2)"))
    (pad 8 smd rect (at -4.45 -0.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 174 "Net-(U301-Pad8)"))
    (pad 9 smd rect (at -4.45 0.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 175 "Net-(U301-Pad9)"))
    (pad 10 smd rect (at -4.45 0.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 176 "Net-(U301-Pad10)"))
    (pad 11 smd rect (at -4.45 1.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 +1.8V))
    (pad 12 smd rect (at -4.45 1.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 5 +3.3V))
    (pad 13 smd rect (at -4.45 2.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 163 "/LVDS to eDP Conversion/ADDR"))
    (pad 14 smd rect (at -4.45 2.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 64 "/Capacitive Touch (Optional)/I2C_SCL"))
    (pad 15 smd rect (at -4.45 3.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 50 "/Capacitive Touch (Optional)/I2C_SDA"))
    (pad 16 smd rect (at -4.45 3.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA) (clearance 0.06))
    (pad 33 smd rect (at 4.45 3.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA) (clearance 0.06))
    (pad 34 smd rect (at 4.45 3.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 58 "/LVDS to eDP Conversion/LVDS1_0_N"))
    (pad 35 smd rect (at 4.45 2.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 44 "/LVDS to eDP Conversion/LVDS1_0_P"))
    (pad 36 smd rect (at 4.45 2.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 43 "/LVDS to eDP Conversion/LVDS1_1_N"))
    (pad 37 smd rect (at 4.45 1.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 57 "/LVDS to eDP Conversion/LVDS1_1_P"))
    (pad 38 smd rect (at 4.45 1.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 5 +3.3V))
    (pad 39 smd rect (at 4.45 0.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 56 "/LVDS to eDP Conversion/LVDS1_2_N"))
    (pad 40 smd rect (at 4.45 0.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 42 "/LVDS to eDP Conversion/LVDS1_2_P"))
    (pad 41 smd rect (at 4.45 -0.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 42 smd rect (at 4.45 -0.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 54 "/LVDS to eDP Conversion/LVDS1_3_N"))
    (pad 43 smd rect (at 4.45 -1.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 40 "/LVDS to eDP Conversion/LVDS1_3_P"))
    (pad 44 smd rect (at 4.45 -1.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 160 "/LVDS to eDP Conversion/RXNE2"))
    (pad 45 smd rect (at 4.45 -2.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 161 "/LVDS to eDP Conversion/RXPE2"))
    (pad 46 smd rect (at 4.45 -2.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 +1.8V))
    (pad 47 smd rect (at 4.45 -3.25 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 27 "/LVDS to eDP Conversion/AUX_N"))
    (pad 48 smd rect (at 4.45 -3.75 180) (size 0.85 0.3) (layers F.Cu F.Paste F.Mask)
      (net 25 "/LVDS to eDP Conversion/AUX_P") (clearance 0.06))
    (pad 17 smd rect (at -3.75 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 49 "/LVDS to eDP Conversion/LVDS0_0_N") (clearance 0.06))
    (pad 18 smd rect (at -3.25 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 63 "/LVDS to eDP Conversion/LVDS0_0_P"))
    (pad 19 smd rect (at -2.75 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 62 "/LVDS to eDP Conversion/LVDS0_1_N"))
    (pad 20 smd rect (at -2.25 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 48 "/LVDS to eDP Conversion/LVDS0_1_P"))
    (pad 21 smd rect (at -1.75 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 5 +3.3V))
    (pad 22 smd rect (at -1.25 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 47 "/LVDS to eDP Conversion/LVDS0_2_N"))
    (pad 23 smd rect (at -0.75 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 61 "/LVDS to eDP Conversion/LVDS0_2_P"))
    (pad 24 smd rect (at -0.25 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 60 "/LVDS to eDP Conversion/LVDS_CLK_N"))
    (pad 25 smd rect (at 0.25 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 46 "/LVDS to eDP Conversion/LVDS_CLK_P"))
    (pad 26 smd rect (at 0.75 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 27 smd rect (at 1.25 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 45 "/LVDS to eDP Conversion/LVDS0_3_N"))
    (pad 28 smd rect (at 1.75 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 59 "/LVDS to eDP Conversion/LVDS0_3_P"))
    (pad 29 smd rect (at 2.25 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 158 "/LVDS to eDP Conversion/RXNE1"))
    (pad 30 smd rect (at 2.75 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 159 "/LVDS to eDP Conversion/RXPE1"))
    (pad 31 smd rect (at 3.25 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 32 smd rect (at 3.75 4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 4 +1.8V) (clearance 0.06))
    (pad 49 smd rect (at 3.75 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA) (clearance 0.06))
    (pad 50 smd rect (at 3.25 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 23 "/LVDS to eDP Conversion/L3_N"))
    (pad 51 smd rect (at 2.75 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 21 "/LVDS to eDP Conversion/L3_P"))
    (pad 52 smd rect (at 2.25 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 53 smd rect (at 1.75 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 19 "/LVDS to eDP Conversion/L2_N"))
    (pad 54 smd rect (at 1.25 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 17 "/LVDS to eDP Conversion/L2_P"))
    (pad 55 smd rect (at 0.75 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 56 smd rect (at 0.25 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 15 "/LVDS to eDP Conversion/L1_N"))
    (pad 57 smd rect (at -0.25 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 13 "/LVDS to eDP Conversion/L1_P"))
    (pad 58 smd rect (at -0.75 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 59 smd rect (at -1.25 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 11 "/LVDS to eDP Conversion/L0_N"))
    (pad 60 smd rect (at -1.75 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 9 "/LVDS to eDP Conversion/L0_P"))
    (pad 61 smd rect (at -2.25 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 62 smd rect (at -2.75 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 164 "Net-(R316-Pad2)"))
    (pad 63 smd rect (at -3.25 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA))
    (pad 64 smd rect (at -3.75 -4.45 180) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask)
      (net 35 +1.8VA) (clearance 0.06))
    (pad PAD smd rect (at 0 0 180) (size 3.95 3.95) (layers F.Cu F.Mask)
      (net 1 GND))
    (pad "" smd rect (at -1 -1 180) (size 1 1) (layers F.Paste))
    (pad "" smd rect (at 1 -1 180) (size 1 1) (layers F.Paste))
    (pad "" smd rect (at 1 1 180) (size 1 1) (layers F.Paste))
    (pad "" smd rect (at -1 1 180) (size 1 1) (layers F.Paste))
  )

  (module novepad:QFP40P1600X1600X100-129N (layer F.Cu) (tedit 546172F8) (tstamp 5461CE6A)
    (at 109 117 270)
    (path /543EDBFB/54468C9C)
    (solder_paste_ratio -0.1)
    (clearance 0.1)
    (fp_text reference U401 (at 0 -9.5 270) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.1)))
    )
    (fp_text value FT5816LPC (at 6.5 9.5 270) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.1)))
    )
    (fp_circle (center -7.75 -7.5) (end -7.5 -7.5) (layer F.SilkS) (width 0.25))
    (fp_line (start 7 -6.5) (end 7 -7) (layer F.SilkS) (width 0.15))
    (fp_line (start 7 -7) (end 6.5 -7) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.5 7) (end 7 7) (layer F.SilkS) (width 0.15))
    (fp_line (start 7 7) (end 7 6.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -7 7) (end -6.5 7) (layer F.SilkS) (width 0.15))
    (fp_line (start -7 6.5) (end -7 7) (layer F.SilkS) (width 0.15))
    (fp_line (start -7 -7) (end -7 -6.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -7 -7) (end -6.5 -7) (layer F.SilkS) (width 0.15))
    (pad 1 smd rect (at -7.7 -6.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 136 "/Capacitive Touch (Optional)/TX8"))
    (pad 2 smd rect (at -7.7 -5.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 153 "/Capacitive Touch (Optional)/TX9"))
    (pad 3 smd rect (at -7.7 -5.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 135 "/Capacitive Touch (Optional)/TX10"))
    (pad 4 smd rect (at -7.7 -5 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 152 "/Capacitive Touch (Optional)/TX11") (solder_paste_margin_ratio -0.1) (clearance 0.1))
    (pad 5 smd rect (at -7.7 -4.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 134 "/Capacitive Touch (Optional)/TX12"))
    (pad 6 smd rect (at -7.7 -4.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 151 "/Capacitive Touch (Optional)/TX13"))
    (pad 7 smd rect (at -7.7 -3.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 133 "/Capacitive Touch (Optional)/TX14"))
    (pad 8 smd rect (at -7.7 -3.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 150 "/Capacitive Touch (Optional)/TX15"))
    (pad 9 smd rect (at -7.7 -3 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Capacitive Touch (Optional)/TX16"))
    (pad 10 smd rect (at -7.7 -2.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 149 "/Capacitive Touch (Optional)/TX17"))
    (pad 11 smd rect (at -7.7 -2.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 131 "/Capacitive Touch (Optional)/TX18"))
    (pad 12 smd rect (at -7.7 -1.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 148 "/Capacitive Touch (Optional)/TX19"))
    (pad 13 smd rect (at -7.7 -1.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 130 "/Capacitive Touch (Optional)/TX20"))
    (pad 14 smd rect (at -7.7 -1 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 147 "/Capacitive Touch (Optional)/TX21"))
    (pad 15 smd rect (at -7.7 -0.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 129 "/Capacitive Touch (Optional)/TX22"))
    (pad 16 smd rect (at -7.7 -0.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 146 "/Capacitive Touch (Optional)/TX23"))
    (pad 17 smd rect (at -7.7 0.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 29 "/Capacitive Touch (Optional)/VDDD"))
    (pad 18 smd rect (at -7.7 0.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 19 smd rect (at -7.7 1 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 20 smd rect (at -7.7 1.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 128 "/Capacitive Touch (Optional)/TX24"))
    (pad 21 smd rect (at -7.7 1.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 145 "/Capacitive Touch (Optional)/TX25"))
    (pad 22 smd rect (at -7.7 2.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 127 "/Capacitive Touch (Optional)/TX26"))
    (pad 23 smd rect (at -7.7 2.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 144 "/Capacitive Touch (Optional)/TX27"))
    (pad 24 smd rect (at -7.7 3 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 126 "/Capacitive Touch (Optional)/TX28"))
    (pad 25 smd rect (at -7.7 3.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 143 "/Capacitive Touch (Optional)/TX29"))
    (pad 26 smd rect (at -7.7 3.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 125 "/Capacitive Touch (Optional)/TX30"))
    (pad 27 smd rect (at -7.7 4.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 142 "/Capacitive Touch (Optional)/TX31"))
    (pad 28 smd rect (at -7.7 4.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 124 "/Capacitive Touch (Optional)/TX32"))
    (pad 29 smd rect (at -7.7 5 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 141 "/Capacitive Touch (Optional)/TX33"))
    (pad 30 smd rect (at -7.7 5.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 123 "/Capacitive Touch (Optional)/TX34"))
    (pad 31 smd rect (at -7.7 5.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 140 "/Capacitive Touch (Optional)/TX35"))
    (pad 32 smd rect (at -7.7 6.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 122 "/Capacitive Touch (Optional)/TX36"))
    (pad 65 smd rect (at 7.7 6.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 114 "/Capacitive Touch (Optional)/RX19"))
    (pad 66 smd rect (at 7.7 5.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 67 smd rect (at 7.7 5.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 31 "/Capacitive Touch (Optional)/VDDA"))
    (pad 68 smd rect (at 7.7 5 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 177 "Net-(U401-Pad68)"))
    (pad 69 smd rect (at 7.7 4.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 34 "/Capacitive Touch (Optional)/VDD3"))
    (pad 70 smd rect (at 7.7 4.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 30 "/Capacitive Touch (Optional)/XTALN"))
    (pad 71 smd rect (at 7.7 3.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 33 "/Capacitive Touch (Optional)/XTALP"))
    (pad 72 smd rect (at 7.7 3.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 73 smd rect (at 7.7 3 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 168 "Net-(R403-Pad1)"))
    (pad 74 smd rect (at 7.7 2.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 169 "Net-(R404-Pad1)"))
    (pad 75 smd rect (at 7.7 2.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 29 "/Capacitive Touch (Optional)/VDDD"))
    (pad 76 smd rect (at 7.7 1.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 77 smd rect (at 7.7 1.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 178 "Net-(U401-Pad77)"))
    (pad 78 smd rect (at 7.7 1 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 179 "Net-(U401-Pad78)"))
    (pad 79 smd rect (at 7.7 0.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 180 "Net-(U401-Pad79)"))
    (pad 80 smd rect (at 7.7 0.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 181 "Net-(U401-Pad80)"))
    (pad 81 smd rect (at 7.7 -0.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 166 "Net-(R401-Pad1)"))
    (pad 82 smd rect (at 7.7 -0.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 83 smd rect (at 7.7 -1 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 182 "Net-(U401-Pad83)"))
    (pad 84 smd rect (at 7.7 -1.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 170 "Net-(TP405-Pad1)"))
    (pad 85 smd rect (at 7.7 -1.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 171 "Net-(TP407-Pad1)"))
    (pad 86 smd rect (at 7.7 -2.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 183 "Net-(U401-Pad86)"))
    (pad 87 smd rect (at 7.7 -2.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 184 "Net-(U401-Pad87)"))
    (pad 88 smd rect (at 7.7 -3 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(U401-Pad88)"))
    (pad 89 smd rect (at 7.7 -3.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 186 "Net-(U401-Pad89)"))
    (pad 90 smd rect (at 7.7 -3.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 50 "/Capacitive Touch (Optional)/I2C_SDA"))
    (pad 91 smd rect (at 7.7 -4.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 64 "/Capacitive Touch (Optional)/I2C_SCL"))
    (pad 92 smd rect (at 7.7 -4.6 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 34 "/Capacitive Touch (Optional)/VDD3"))
    (pad 93 smd rect (at 7.7 -5 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(U401-Pad93)"))
    (pad 94 smd rect (at 7.7 -5.4 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 31 "/Capacitive Touch (Optional)/VDDA"))
    (pad 95 smd rect (at 7.7 -5.8 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 96 smd rect (at 7.7 -6.2 270) (size 1.45 0.2) (layers F.Cu F.Paste F.Mask)
      (net 105 "/Capacitive Touch (Optional)/RX1"))
    (pad 33 smd rect (at -6.2 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 104 "/Capacitive Touch (Optional)/TX37"))
    (pad 34 smd rect (at -5.8 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 121 "/Capacitive Touch (Optional)/TX38"))
    (pad 35 smd rect (at -5.4 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 103 "/Capacitive Touch (Optional)/TX39"))
    (pad 36 smd rect (at -5 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 120 "/Capacitive Touch (Optional)/TX40"))
    (pad 37 smd rect (at -4.6 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 188 "Net-(U401-Pad37)"))
    (pad 38 smd rect (at -4.2 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 189 "Net-(U401-Pad38)"))
    (pad 39 smd rect (at -3.8 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 172 "Net-(TP415-Pad1)"))
    (pad 40 smd rect (at -3.4 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 190 "Net-(U401-Pad40)"))
    (pad 41 smd rect (at -3 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(U401-Pad41)"))
    (pad 42 smd rect (at -2.6 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 192 "Net-(U401-Pad42)"))
    (pad 43 smd rect (at -2.2 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(U401-Pad43)"))
    (pad 44 smd rect (at -1.8 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 194 "Net-(U401-Pad44)"))
    (pad 45 smd rect (at -1.4 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 195 "Net-(U401-Pad45)"))
    (pad 46 smd rect (at -1 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 47 smd rect (at -0.6 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 196 "Net-(U401-Pad47)"))
    (pad 48 smd rect (at -0.2 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(R402-Pad1)"))
    (pad 49 smd rect (at 0.2 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(R402-Pad1)"))
    (pad 50 smd rect (at 0.6 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(R402-Pad1)"))
    (pad 51 smd rect (at 1 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(R402-Pad1)"))
    (pad 52 smd rect (at 1.4 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(R402-Pad1)"))
    (pad 53 smd rect (at 1.8 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(R402-Pad1)"))
    (pad 54 smd rect (at 2.2 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 102 "/Capacitive Touch (Optional)/RX30"))
    (pad 55 smd rect (at 2.6 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 119 "/Capacitive Touch (Optional)/RX29"))
    (pad 56 smd rect (at 3 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 101 "/Capacitive Touch (Optional)/RX28"))
    (pad 57 smd rect (at 3.4 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 118 "/Capacitive Touch (Optional)/RX27"))
    (pad 58 smd rect (at 3.8 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 100 "/Capacitive Touch (Optional)/RX26"))
    (pad 59 smd rect (at 4.2 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Capacitive Touch (Optional)/RX25"))
    (pad 60 smd rect (at 4.6 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 99 "/Capacitive Touch (Optional)/RX24"))
    (pad 61 smd rect (at 5 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 116 "/Capacitive Touch (Optional)/RX23"))
    (pad 62 smd rect (at 5.4 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 98 "/Capacitive Touch (Optional)/RX22"))
    (pad 63 smd rect (at 5.8 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 115 "/Capacitive Touch (Optional)/RX21"))
    (pad 64 smd rect (at 6.2 7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 97 "/Capacitive Touch (Optional)/RX20"))
    (pad 97 smd rect (at 6.2 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Capacitive Touch (Optional)/RX2"))
    (pad 98 smd rect (at 5.8 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 106 "/Capacitive Touch (Optional)/RX3"))
    (pad 99 smd rect (at 5.4 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 89 "/Capacitive Touch (Optional)/RX4"))
    (pad 100 smd rect (at 5 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 107 "/Capacitive Touch (Optional)/RX5"))
    (pad 101 smd rect (at 4.6 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 90 "/Capacitive Touch (Optional)/RX6"))
    (pad 102 smd rect (at 4.2 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 108 "/Capacitive Touch (Optional)/RX7"))
    (pad 103 smd rect (at 3.8 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 91 "/Capacitive Touch (Optional)/RX8"))
    (pad 104 smd rect (at 3.4 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 109 "/Capacitive Touch (Optional)/RX9"))
    (pad 105 smd rect (at 3 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 92 "/Capacitive Touch (Optional)/RX10"))
    (pad 106 smd rect (at 2.6 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 110 "/Capacitive Touch (Optional)/RX11"))
    (pad 107 smd rect (at 2.2 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 93 "/Capacitive Touch (Optional)/RX12"))
    (pad 108 smd rect (at 1.8 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 111 "/Capacitive Touch (Optional)/RX13"))
    (pad 109 smd rect (at 1.4 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 94 "/Capacitive Touch (Optional)/RX14"))
    (pad 110 smd rect (at 1 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 112 "/Capacitive Touch (Optional)/RX15"))
    (pad 111 smd rect (at 0.6 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 95 "/Capacitive Touch (Optional)/RX16"))
    (pad 112 smd rect (at 0.2 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 113 "/Capacitive Touch (Optional)/RX17"))
    (pad 113 smd rect (at -0.2 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 96 "/Capacitive Touch (Optional)/RX18"))
    (pad 114 smd rect (at -0.6 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 115 smd rect (at -1 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 34 "/Capacitive Touch (Optional)/VDD3"))
    (pad 116 smd rect (at -1.4 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 117 smd rect (at -1.8 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 28 "Net-(C401-Pad1)"))
    (pad 118 smd rect (at -2.2 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 32 "/Capacitive Touch (Optional)/VDD5"))
    (pad 119 smd rect (at -2.6 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 157 "/Capacitive Touch (Optional)/TX1"))
    (pad 120 smd rect (at -3 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 139 "/Capacitive Touch (Optional)/TX2"))
    (pad 121 smd rect (at -3.4 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 156 "/Capacitive Touch (Optional)/TX3"))
    (pad 122 smd rect (at -3.8 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 138 "/Capacitive Touch (Optional)/TX4"))
    (pad 123 smd rect (at -4.2 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 155 "/Capacitive Touch (Optional)/TX5"))
    (pad 124 smd rect (at -4.6 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 137 "/Capacitive Touch (Optional)/TX6"))
    (pad 125 smd rect (at -5 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 154 "/Capacitive Touch (Optional)/TX7"))
    (pad 126 smd rect (at -5.4 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 197 "Net-(U401-Pad126)"))
    (pad 127 smd rect (at -5.8 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(U401-Pad127)"))
    (pad 128 smd rect (at -6.2 -7.7 270) (size 0.2 1.45) (layers F.Cu F.Paste F.Mask)
      (net 199 "Net-(U401-Pad128)"))
    (pad PAD smd rect (at 0 0 270) (size 11.5 11.5) (layers F.Cu F.Mask)
      (net 1 GND))
    (pad "" smd rect (at -3 -3 270) (size 4 4) (layers F.Paste))
    (pad "" smd rect (at 3 -3 270) (size 4 4) (layers F.Paste))
    (pad "" smd rect (at 3 3 270) (size 4 4) (layers F.Paste))
    (pad "" smd rect (at -3 3 270) (size 4 4) (layers F.Paste))
  )

  (gr_line (start 88 97) (end 88 96.5) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 187 97) (end 88 97) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 187 153.5) (end 187 154.5) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 187 155) (end 187 153.5) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 88 155) (end 187 155) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 88 95.5) (end 88 155) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 187 153.5) (end 187 97) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 84 158) (end 153.5 158) (angle 90) (layer Cmts.User) (width 0.2))

)
