read -sv run_verilog_mid/adder_32b_10_82_cad22d82d0d509043f847959afb96f91.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_82_cad22d82d0d509043f847959afb96f91_yosys.v
