

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Sat May 31 09:38:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       10|       10|         8|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 11 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i102"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [../../src/fft_8pt.cpp:20]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 3" [../../src/fft_8pt.cpp:20]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %tmp, void %for.inc.i102.split, void %_Z4bfs1PSt7complexIfES1_.exit.exitStub" [../../src/fft_8pt.cpp:20]   --->   Operation 17 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %i" [../../src/fft_8pt.cpp:20]   --->   Operation 18 'zext' 'zext_ln20' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i4 %i" [../../src/fft_8pt.cpp:20]   --->   Operation 19 'trunc' 'trunc_ln20' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_x_M_value = getelementptr i32 %reversed_buffer_M_value, i64 0, i64 %zext_ln20" [../../src/fft_8pt.cpp:22]   --->   Operation 20 'getelementptr' 'p_x_M_value' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_x_M_value_2 = getelementptr i32 %reversed_buffer_M_value_1, i64 0, i64 %zext_ln20" [../../src/fft_8pt.cpp:22]   --->   Operation 21 'getelementptr' 'p_x_M_value_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln22 = or i3 %trunc_ln20, i3 1" [../../src/fft_8pt.cpp:22]   --->   Operation 22 'or' 'or_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %or_ln22" [../../src/fft_8pt.cpp:22]   --->   Operation 23 'zext' 'zext_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_y_M_value = getelementptr i32 %reversed_buffer_M_value, i64 0, i64 %zext_ln22" [../../src/fft_8pt.cpp:22]   --->   Operation 24 'getelementptr' 'p_y_M_value' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_y_M_value_4 = getelementptr i32 %reversed_buffer_M_value_1, i64 0, i64 %zext_ln22" [../../src/fft_8pt.cpp:22]   --->   Operation 25 'getelementptr' 'p_y_M_value_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%p_r_M_value = load i3 %p_x_M_value"   --->   Operation 26 'load' 'p_r_M_value' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%p_r_M_value_10 = load i3 %p_x_M_value_2"   --->   Operation 27 'load' 'p_r_M_value_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%this_M_value_load = load i3 %p_y_M_value"   --->   Operation 28 'load' 'this_M_value_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%this_M_value_2_load = load i3 %p_y_M_value_4"   --->   Operation 29 'load' 'this_M_value_2_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln20 = add i4 %i, i4 2" [../../src/fft_8pt.cpp:20]   --->   Operation 30 'add' 'add_ln20' <Predicate = (!tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln20, i4 %i_2" [../../src/fft_8pt.cpp:20]   --->   Operation 31 'store' 'store_ln20' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%p_r_M_value = load i3 %p_x_M_value"   --->   Operation 32 'load' 'p_r_M_value' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%p_r_M_value_10 = load i3 %p_x_M_value_2"   --->   Operation 33 'load' 'p_r_M_value_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%this_M_value_load = load i3 %p_y_M_value"   --->   Operation 34 'load' 'this_M_value_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%this_M_value_2_load = load i3 %p_y_M_value_4"   --->   Operation 35 'load' 'this_M_value_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 36 [5/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 36 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [5/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 37 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [5/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 38 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [5/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 39 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 40 [4/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 40 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [4/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 41 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [4/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 42 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [4/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 43 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 44 [3/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 44 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [3/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 45 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [3/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 46 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [3/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 47 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 48 [2/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 48 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [2/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 49 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [2/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 50 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [2/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 51 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 52 [1/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 52 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 53 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 54 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 55 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:21]   --->   Operation 56 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../src/fft_8pt.cpp:20]   --->   Operation 57 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%temp1_M_value_addr = getelementptr i32 %temp1_M_value, i64 0, i64 %zext_ln20" [../../src/fft_8pt.cpp:22]   --->   Operation 58 'getelementptr' 'temp1_M_value_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%temp1_M_value_1_addr = getelementptr i32 %temp1_M_value_1, i64 0, i64 %zext_ln20" [../../src/fft_8pt.cpp:22]   --->   Operation 59 'getelementptr' 'temp1_M_value_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln22 = store i32 %p_r_M_value_2, i3 %temp1_M_value_addr" [../../src/fft_8pt.cpp:22]   --->   Operation 60 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln22 = store i32 %p_r_M_value_3, i3 %temp1_M_value_1_addr" [../../src/fft_8pt.cpp:22]   --->   Operation 61 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%temp1_M_value_addr_1 = getelementptr i32 %temp1_M_value, i64 0, i64 %zext_ln22" [../../src/fft_8pt.cpp:23]   --->   Operation 62 'getelementptr' 'temp1_M_value_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%temp1_M_value_1_addr_1 = getelementptr i32 %temp1_M_value_1, i64 0, i64 %zext_ln22" [../../src/fft_8pt.cpp:23]   --->   Operation 63 'getelementptr' 'temp1_M_value_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %p_r_M_value_4, i3 %temp1_M_value_addr_1" [../../src/fft_8pt.cpp:23]   --->   Operation 64 'store' 'store_ln23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %p_r_M_value_5, i3 %temp1_M_value_1_addr_1" [../../src/fft_8pt.cpp:23]   --->   Operation 65 'store' 'store_ln23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i102" [../../src/fft_8pt.cpp:20]   --->   Operation 66 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ../../src/fft_8pt.cpp:20) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln20', ../../src/fft_8pt.cpp:20) [40]  (1.74 ns)
	'store' operation ('store_ln20', ../../src/fft_8pt.cpp:20) of variable 'add_ln20', ../../src/fft_8pt.cpp:20 on local variable 'i' [41]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('__r._M_value') on array 'reversed_buffer_M_value' [24]  (2.32 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [27]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [27]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [27]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [27]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [27]  (7.26 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('temp1_M_value_addr', ../../src/fft_8pt.cpp:22) [30]  (0 ns)
	'store' operation ('store_ln22', ../../src/fft_8pt.cpp:22) of variable '__r._M_value' on array 'temp1_M_value' [32]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
