--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.181 ns
From           : Ps2Dat_io
To             : T8052:u0|T51:core51|SFR_RData_r[6]
From Clock     : --
To Clock       : clk_50MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.635 ns
From           : T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0]
To             : mtxd_pad_o[0]
From Clock     : mtx_clk_pad_i
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 16.914 ns
From           : SWITCH1
To             : ETH_Reset_o
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.598 ns
From           : altera_internal_jtag
To             : sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
Slack          : 13.235 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 37.36 MHz ( period = 26.765 ns )
From           : T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11
To             : T8052:u0|T51:core51|SFR_RData_r[5]
From Clock     : altpll0:\use_dll:dll|altpll:altpll_component|_clk0
To Clock       : altpll0:\use_dll:dll|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'mtx_clk_pad_i'
Slack          : N/A
Required Time  : None
Actual Time    : 81.06 MHz ( period = 12.337 ns )
From           : T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]
To             : T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]
From Clock     : mtx_clk_pad_i
To Clock       : mtx_clk_pad_i
Failed Paths   : 0

Type           : Clock Setup: 'mrx_clk_pad_i'
Slack          : N/A
Required Time  : None
Actual Time    : 85.96 MHz ( period = 11.633 ns )
From           : T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]
To             : T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]
From Clock     : mrx_clk_pad_i
To Clock       : mrx_clk_pad_i
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 99.86 MHz ( period = 10.014 ns )
From           : T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
To             : sld_hub:sld_hub_inst|hub_tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
Slack          : 0.633 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : T8052:u0|T51:core51|PC[10]
To             : T8052:u0|T51:core51|PC[10]
From Clock     : altpll0:\use_dll:dll|altpll:altpll_component|_clk0
To Clock       : altpll0:\use_dll:dll|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

