Jul 03, 2018 5:49:47 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 17:49:47 PDT 2018


Jul 03, 2018 5:49:47 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:49:47 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 32


Jul 03, 2018 5:49:47 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0]


Jul 03, 2018 5:49:47 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 5:50:57 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 17:50:57 PDT 2018


Jul 03, 2018 5:50:57 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:50:57 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 32


Jul 03, 2018 5:50:57 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0]


Jul 03, 2018 5:50:57 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 5:51:39 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 17:51:38 PDT 2018


Jul 03, 2018 5:51:39 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:51:39 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 5:51:39 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 5:51:47 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 17:51:46 PDT 2018


Jul 03, 2018 5:51:47 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],[devicepackage,0,16],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:51:47 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 15


Jul 03, 2018 5:51:47 PM java.util.logging.LogManager$RootLogger log
INFO: [/digital_io$1882167628$0]


Jul 03, 2018 5:51:52 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 17:51:52 PDT 2018


Jul 03, 2018 5:51:52 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,16],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:51:52 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 15


Jul 03, 2018 5:51:52 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/0/pad/5, /digital_io$01310748862$0, /devicepackage/0/16, /digital_io$1882167628$0]


Jul 03, 2018 5:51:52 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 5:51:52 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 17:51:52 PDT 2018


Jul 03, 2018 5:51:54 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:51:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Jul 03, 2018 5:51:55 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 5:51:55 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 17:51:55 PDT 2018


Jul 03, 2018 5:51:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:51:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 15


Jul 03, 2018 5:51:55 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 5:51:58 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 17:51:57 PDT 2018


Jul 03, 2018 5:51:58 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:51:58 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 5:51:58 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 5:51:59 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 17:51:59 PDT 2018


Jul 03, 2018 5:51:59 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:51:59 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Jul 03, 2018 5:51:59 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 5:52:00 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 17:52:00 PDT 2018


Jul 03, 2018 5:52:02 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:52:02 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 5:52:02 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 5:54:43 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 17:54:43 PDT 2018


Jul 03, 2018 5:54:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:54:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 5:54:43 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 5:54:43 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 17:54:43 PDT 2018


Jul 03, 2018 5:54:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:54:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 5:54:43 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 5:54:47 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 17:54:47 PDT 2018


Jul 03, 2018 5:54:47 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],[devicepackage,0,16],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 5:54:47 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 0


Jul 03, 2018 5:54:47 PM java.util.logging.LogManager$RootLogger log
INFO: [/digital_io$1882167628$0]


Jul 03, 2018 6:23:58 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 18:23:57 PDT 2018


Jul 03, 2018 6:23:58 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],[devicepackage,0,16],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:23:58 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 11


Jul 03, 2018 6:23:58 PM java.util.logging.LogManager$RootLogger log
INFO: [/digital_io$1882167628$0]


Jul 03, 2018 6:24:01 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 18:24:01 PDT 2018


Jul 03, 2018 6:24:01 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],[devicepackage,0,16],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:02 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 19


Jul 03, 2018 6:24:02 PM java.util.logging.LogManager$RootLogger log
INFO: [/digital_io$1882167628$0]


Jul 03, 2018 6:24:05 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 18:24:04 PDT 2018


Jul 03, 2018 6:24:05 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,16],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 31


Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/0/pad/5, /digital_io$01310748862$0, /devicepackage/0/16, /digital_io$1882167628$0]


Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:24:06 PDT 2018


Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:24:06 PDT 2018


Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 6:24:06 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 6:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 18:24:24 PDT 2018


Jul 03, 2018 6:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],[devicepackage,0,16],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 12


Jul 03, 2018 6:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: [/digital_io$1882167628$0]


Jul 03, 2018 6:24:26 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 18:24:26 PDT 2018


Jul 03, 2018 6:24:26 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:26 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 31


Jul 03, 2018 6:24:26 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0]


Jul 03, 2018 6:24:26 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 6:24:27 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:24:27 PDT 2018


Jul 03, 2018 6:24:27 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:27 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 6:24:27 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 6:24:27 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:24:27 PDT 2018


Jul 03, 2018 6:24:29 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:29 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 22


Jul 03, 2018 6:24:29 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 6:24:33 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 18:24:32 PDT 2018


Jul 03, 2018 6:24:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],[devicepackage,0,14],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 20


Jul 03, 2018 6:24:33 PM java.util.logging.LogManager$RootLogger log
INFO: [/digital_io$1882167628$0]


Jul 03, 2018 6:24:34 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 18:24:34 PDT 2018


Jul 03, 2018 6:24:34 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:34 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 50


Jul 03, 2018 6:24:34 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0]


Jul 03, 2018 6:24:34 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 6:24:34 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:24:34 PDT 2018


Jul 03, 2018 6:24:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:37 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 28


Jul 03, 2018 6:24:37 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 6:24:37 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:24:37 PDT 2018


Jul 03, 2018 6:24:37 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:24:37 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 15


Jul 03, 2018 6:24:37 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/23, /devicepackage/0/15, /devicepackage/0/24, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 6:32:15 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 18:32:15 PDT 2018


Jul 03, 2018 6:32:15 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:32:15 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 41


Jul 03, 2018 6:32:15 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /devicepackage/0/13, /uart$01011659048$0, /devicepackage/0/7, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/10, /uart$634370192$0, /p/1/pad/1, /uart$634370254$0]


Jul 03, 2018 6:32:15 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /6, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /2, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 6:51:20 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:51:18 PDT 2018


Jul 03, 2018 6:51:20 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:20 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 15


Jul 03, 2018 6:51:20 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/15, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 6:51:20 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:51:20 PDT 2018


Jul 03, 2018 6:51:20 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:20 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 6:51:20 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/15, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 6:51:24 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:51:23 PDT 2018


Jul 03, 2018 6:51:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659110$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Jul 03, 2018 6:51:24 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/7, /devicepackage/0/6, /devicepackage/0/1, /devicepackage/0/3, /devicepackage/0/2]


Jul 03, 2018 6:51:28 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 18:51:28 PDT 2018


Jul 03, 2018 6:51:28 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,11],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:28 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 31


Jul 03, 2018 6:51:28 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0, /uart$01011659110$0]


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 18:51:33 PDT 2018


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 47


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /devicepackage/0/12, /uart$01011659048$0, /devicepackage/0/11, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/1, /uart$2052263369$0, /p/1/pad/3, /uart$634370192$0, /p/1/pad/2, /uart$634370254$0]


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /1, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /1, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /2, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:51:33 PDT 2018


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659110$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 32


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/7, /devicepackage/0/6, /devicepackage/0/1, /devicepackage/0/3, /devicepackage/0/2]


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:51:33 PDT 2018


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659110$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 6:51:33 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/7, /devicepackage/0/6, /devicepackage/0/1, /devicepackage/0/3, /devicepackage/0/2]


Jul 03, 2018 6:51:37 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 18:51:37 PDT 2018


Jul 03, 2018 6:51:37 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,12],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:38 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 16


Jul 03, 2018 6:51:38 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0]


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 18:51:39 PDT 2018


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,12],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 31


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /devicepackage/0/12, /uart$01011659048$0, /devicepackage/0/11, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/1, /uart$2052263369$0, /p/1/pad/3, /uart$634370192$0, /p/1/pad/2, /uart$634370254$0]


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /1, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /1, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /2, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:51:40 PDT 2018


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7]


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 18:51:40 PDT 2018


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 6:51:40 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7]


Jul 03, 2018 7:45:28 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:45:28 PDT 2018


Jul 03, 2018 7:45:28 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:28 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 32


Jul 03, 2018 7:45:28 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7]


Jul 03, 2018 7:45:28 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:45:28 PDT 2018


Jul 03, 2018 7:45:28 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:28 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Jul 03, 2018 7:45:28 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7]


Jul 03, 2018 7:45:36 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 19:45:34 PDT 2018


Jul 03, 2018 7:45:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,12],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 28


Jul 03, 2018 7:45:36 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0]


Jul 03, 2018 7:45:37 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 19:45:37 PDT 2018


Jul 03, 2018 7:45:37 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,12],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:37 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 13


Jul 03, 2018 7:45:37 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0]


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 19:45:38 PDT 2018


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 46


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /devicepackage/0/12, /uart$01011659048$0, /devicepackage/0/11, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/1, /uart$2052263369$0, /p/1/pad/3, /uart$634370192$0, /p/1/pad/2, /uart$634370254$0]


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /1, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /1, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /2, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:45:40 PDT 2018


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7]


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:45:40 PDT 2018


Jul 03, 2018 7:45:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,11],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Jul 03, 2018 7:45:41 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7]


Jul 03, 2018 7:45:42 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 19:45:42 PDT 2018


Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,11],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 13


Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0, /uart$01011659110$0]


Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 19:45:44 PDT 2018


Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,11],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 16


Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0, /uart$01011659110$0]


Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 19:45:44 PDT 2018


Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,11],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 16


Jul 03, 2018 7:45:44 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0, /uart$01011659110$0]


Jul 03, 2018 7:45:48 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 19:45:48 PDT 2018


Jul 03, 2018 7:45:48 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,11],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:48 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 15


Jul 03, 2018 7:45:48 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0, /uart$01011659110$0]


Jul 03, 2018 7:45:51 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:45:51 PDT 2018


Jul 03, 2018 7:45:51 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659110$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:52 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 27


Jul 03, 2018 7:45:52 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/7, /devicepackage/0/6, /devicepackage/0/1, /devicepackage/0/3, /devicepackage/0/2]


Jul 03, 2018 7:45:53 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 19:45:53 PDT 2018


Jul 03, 2018 7:45:53 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:45:53 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 63


Jul 03, 2018 7:45:53 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /devicepackage/0/13, /uart$01011659048$0, /devicepackage/0/7, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/10, /uart$634370192$0, /p/1/pad/1, /uart$634370254$0]


Jul 03, 2018 7:45:53 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /6, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /2, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 7:46:00 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:45:58 PDT 2018


Jul 03, 2018 7:46:00 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659110$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:00 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 18


Jul 03, 2018 7:46:00 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/7, /devicepackage/0/6, /devicepackage/0/1, /devicepackage/0/3, /devicepackage/0/2]


Jul 03, 2018 7:46:01 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 19:46:01 PDT 2018


Jul 03, 2018 7:46:01 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,3],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:01 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 16


Jul 03, 2018 7:46:01 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659110$0]


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 19:46:02 PDT 2018


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 54


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /devicepackage/0/13, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/1/pad/1, /uart$634370254$0]


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /6, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:46:04 PDT 2018


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659110$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/7, /devicepackage/0/6, /devicepackage/0/1, /devicepackage/0/3, /devicepackage/0/2]


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:46:04 PDT 2018


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659110$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 47


Jul 03, 2018 7:46:04 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/7, /devicepackage/0/6, /devicepackage/0/1, /devicepackage/0/3, /devicepackage/0/2]


Jul 03, 2018 7:46:19 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Tue Jul 03 19:46:18 PDT 2018


Jul 03, 2018 7:46:19 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],[devicepackage,0,2],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:19 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 15


Jul 03, 2018 7:46:19 PM java.util.logging.LogManager$RootLogger log
INFO: [/uart$01011659048$0, /uart$01011659110$0]


Jul 03, 2018 7:46:21 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Jul 03 19:46:21 PDT 2018


Jul 03, 2018 7:46:23 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:23 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 37


Jul 03, 2018 7:46:23 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 03, 2018 7:46:23 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 03, 2018 7:46:24 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:46:24 PDT 2018


Jul 03, 2018 7:46:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Jul 03, 2018 7:46:24 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7, /devicepackage/0/1, /devicepackage/0/2]


Jul 03, 2018 7:46:24 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Jul 03 19:46:24 PDT 2018


Jul 03, 2018 7:46:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 03, 2018 7:46:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 43


Jul 03, 2018 7:46:24 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7, /devicepackage/0/1, /devicepackage/0/2]


Jul 04, 2018 3:09:57 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:09:57 PDT 2018


Jul 04, 2018 3:09:57 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:09:57 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 56


Jul 04, 2018 3:09:57 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /ccu4/0/cc4/0, /timer$1353810742$0, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:09:57 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:10:08 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:10:08 PDT 2018


Jul 04, 2018 3:10:08 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:10:08 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 39


Jul 04, 2018 3:10:08 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:10:08 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:17:48 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:17:48 PDT 2018


Jul 04, 2018 3:17:48 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:17:48 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 41


Jul 04, 2018 3:17:48 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:17:48 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:18:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:18:40 PDT 2018


Jul 04, 2018 3:18:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:18:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 40


Jul 04, 2018 3:18:41 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:18:41 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:19:49 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:19:49 PDT 2018


Jul 04, 2018 3:19:49 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:19:49 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 40


Jul 04, 2018 3:19:49 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /cpu/0/nvic/interrupt/0, /interrupt$01547455786$0, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:19:49 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:20:09 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:20:09 PDT 2018


Jul 04, 2018 3:20:09 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:20:09 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 40


Jul 04, 2018 3:20:09 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /cpu/0/nvic/interrupt/1, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/0, /interrupt$02057989963$1, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:20:09 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:22:02 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Wed Jul 04 15:22:02 PDT 2018


Jul 04, 2018 3:22:02 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)], 'clock_xmc1','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:02 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 15


Jul 04, 2018 3:22:06 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Wed Jul 04 15:22:06 PDT 2018


Jul 04, 2018 3:22:06 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)], 'timer','1', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:06 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 14


Jul 04, 2018 3:22:12 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleSignals() : Wed Jul 04 15:22:12 PDT 2018


Jul 04, 2018 3:22:12 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_connection_feasibility([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'timer$843276565$1$pmus_omds',source, Result,Result_errors),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:12 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleSignals() :  Difference in ms 16


Jul 04, 2018 3:22:16 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:22:16 PDT 2018


Jul 04, 2018 3:22:16 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:16 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 42


Jul 04, 2018 3:22:16 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Wed Jul 04 15:22:16 PDT 2018


Jul 04, 2018 3:22:16 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)], 'timer','1', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:16 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 15


Jul 04, 2018 3:22:17 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /cpu/0/nvic/interrupt/0, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/21, /interrupt$02057989963$1, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:22:17 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /1, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:22:26 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Wed Jul 04 15:22:26 PDT 2018


Jul 04, 2018 3:22:26 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)], 'clock_xmc1','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:26 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 15


Jul 04, 2018 3:22:31 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Wed Jul 04 15:22:31 PDT 2018


Jul 04, 2018 3:22:31 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)], 'timer','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:31 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 15


Jul 04, 2018 3:22:36 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleSignals() : Wed Jul 04 15:22:36 PDT 2018


Jul 04, 2018 3:22:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_connection_feasibility([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)],'timer$1353810742$0$pmus_omds',source, Result,Result_errors),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleSignals() :  Difference in ms 15


Jul 04, 2018 3:22:41 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:22:41 PDT 2018


Jul 04, 2018 3:22:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$1353810742$0$pmus_omds','interrupt$01547455786$0$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 41


Jul 04, 2018 3:22:41 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Wed Jul 04 15:22:41 PDT 2018


Jul 04, 2018 3:22:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$1353810742$0$pmus_omds','interrupt$01547455786$0$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)], 'timer','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:22:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 15


Jul 04, 2018 3:22:43 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /cpu/0/nvic/interrupt/22, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/21, /interrupt$02057989963$1, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:22:43 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /1, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /1, /cpu/0/nvic/interrupt/22/iser_setena, /1, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:23:15 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:23:15 PDT 2018


Jul 04, 2018 3:23:15 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('timer$1353810742$0$pmus_omds','interrupt$01547455786$0$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:23:15 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 51


Jul 04, 2018 3:23:15 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /devicepackage/0/12, /i2c_master$01183604782$0, /devicepackage/0/11, /i2c_master$01183604802$0, /usic/0/channel/1, /i2c_master$01490562677$0, /p/1/pad/2, /i2c_master$01962465252$0, /p/1/pad/3, /i2c_master$01962465272$0, /cpu/0/nvic/interrupt/11, /i2c_master$991873818$0, /cpu/0/nvic/interrupt/13, /i2c_master$991873880$0, /cpu/0/nvic/interrupt/22, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/21, /interrupt$02057989963$1, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/12, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:23:15 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /6, /p/1/pad/3/iocr_oe, /1, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /1, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /1, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /1, /cpu/0/nvic/interrupt/22/iser_setena, /1, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /32, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /48, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /1, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /2, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /2, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /4, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:24:25 PDT 2018


Jul 04, 2018 3:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('timer$1353810742$0$pmus_omds','interrupt$01547455786$0$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 51


Jul 04, 2018 3:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /devicepackage/0/12, /i2c_master$01183604782$0, /devicepackage/0/11, /i2c_master$01183604802$0, /usic/0/channel/1, /i2c_master$01490562677$0, /p/1/pad/2, /i2c_master$01962465252$0, /p/1/pad/3, /i2c_master$01962465272$0, /cpu/0/nvic/interrupt/11, /i2c_master$991873818$0, /cpu/0/nvic/interrupt/13, /i2c_master$991873880$0, /cpu/0/nvic/interrupt/22, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/21, /interrupt$02057989963$1, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/12, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:24:25 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /6, /p/1/pad/3/iocr_oe, /1, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /1, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /1, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /1, /cpu/0/nvic/interrupt/22/iser_setena, /1, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /32, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /48, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /1, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /2, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /2, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /4, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:37:00 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:37:00 PDT 2018


Jul 04, 2018 3:37:00 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('timer$1353810742$0$pmus_omds','interrupt$01547455786$0$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:37:00 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 57


Jul 04, 2018 3:37:00 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/13, /digital_io$0155888661$1, /p/1/pad/1, /digital_io$01821283039$1, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /devicepackage/0/12, /i2c_master$01183604782$0, /devicepackage/0/11, /i2c_master$01183604802$0, /usic/0/channel/1, /i2c_master$01490562677$0, /p/1/pad/2, /i2c_master$01962465252$0, /p/1/pad/3, /i2c_master$01962465272$0, /cpu/0/nvic/interrupt/11, /i2c_master$991873818$0, /cpu/0/nvic/interrupt/13, /i2c_master$991873880$0, /cpu/0/nvic/interrupt/22, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/21, /interrupt$02057989963$1, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/12, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:37:00 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /6, /p/1/pad/3/iocr_oe, /1, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /1, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /1, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /1, /cpu/0/nvic/interrupt/22/iser_setena, /1, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /32, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /48, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /1, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /2, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /2, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /4, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:37:12 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:37:12 PDT 2018


Jul 04, 2018 3:37:12 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1963150080$2'),
reserved([devicepackage,0,_],'digital_io$2101022346$2'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('digital_io$1963150080$2',pad,'digital_io$1963150080$2$pad'),
signal('digital_io$2101022346$2',pin,'digital_io$2101022346$2$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('timer$1353810742$0$pmus_omds','interrupt$01547455786$0$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('digital_io$2101022346$2$pin','digital_io$1963150080$2$pad',1),
connected('digital_io$1963150080$2$pad','digital_io$2101022346$2$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4]),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:37:12 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 57


Jul 04, 2018 3:37:12 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/4, /digital_io$0155888661$1, /p/2/pad/6, /digital_io$01821283039$1, /devicepackage/0/14, /digital_io$1882167628$0, /p/1/pad/1, /digital_io$1963150080$2, /devicepackage/0/13, /digital_io$2101022346$2, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /devicepackage/0/12, /i2c_master$01183604782$0, /devicepackage/0/11, /i2c_master$01183604802$0, /usic/0/channel/1, /i2c_master$01490562677$0, /p/1/pad/2, /i2c_master$01962465252$0, /p/1/pad/3, /i2c_master$01962465272$0, /cpu/0/nvic/interrupt/11, /i2c_master$991873818$0, /cpu/0/nvic/interrupt/13, /i2c_master$991873880$0, /cpu/0/nvic/interrupt/22, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/21, /interrupt$02057989963$1, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/12, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:37:12 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /6, /p/1/pad/3/iocr_oe, /1, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /1, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /1, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /1, /cpu/0/nvic/interrupt/22/iser_setena, /1, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /32, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /48, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /1, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /2, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /2, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /4, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jul 04, 2018 3:37:26 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Jul 04 15:37:26 PDT 2018


Jul 04, 2018 3:37:26 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([scu,0,dco,_],'clock_xmc1$347764531$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,3],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,2],'uart$01011659048$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'timer$1353810742$0'),
reserved([ccu4,_,cc4,_],'timer$843276565$1'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$02057989963$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('clock_xmc1$347764531$0',clkout,'clock_xmc1$347764531$0$clkout'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('timer$1353810742$0',pmus_omds,'timer$1353810742$0$pmus_omds'),
signal('timer$1353810742$0',global_signal,'timer$1353810742$0$global_signal'),
signal('timer$843276565$1',pmus_omds,'timer$843276565$1$pmus_omds'),
signal('timer$843276565$1',global_signal,'timer$843276565$1$global_signal'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('interrupt$02057989963$1',signal_in,'interrupt$02057989963$1$signal_in'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('clock_xmc1$347764531$0$clkout','clock_xmc1$02010375550$0$frtc',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('timer$1353810742$0$pmus_omds','interrupt$01547455786$0$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$1353810742$0$global_signal',1),
connected('timer$843276565$1$pmus_omds','interrupt$02057989963$1$signal_in',1),
connected('global_ccu4$595667498$0$global_signal','timer$843276565$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jul 04, 2018 3:37:26 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 56


Jul 04, 2018 3:37:26 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$02010375550$0, /scu/0/dco/2, /clock_xmc1$347764531$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/13, /digital_io$0155888661$1, /p/1/pad/1, /digital_io$01821283039$1, /devicepackage/0/14, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /devicepackage/0/12, /i2c_master$01183604782$0, /devicepackage/0/11, /i2c_master$01183604802$0, /usic/0/channel/1, /i2c_master$01490562677$0, /p/1/pad/2, /i2c_master$01962465252$0, /p/1/pad/3, /i2c_master$01962465272$0, /cpu/0/nvic/interrupt/11, /i2c_master$991873818$0, /cpu/0/nvic/interrupt/13, /i2c_master$991873880$0, /cpu/0/nvic/interrupt/22, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/21, /interrupt$02057989963$1, /ccu4/0/cc4/1, /timer$1353810742$0, /ccu4/0/cc4/0, /timer$843276565$1, /devicepackage/0/2, /uart$01011659048$0, /devicepackage/0/3, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/12, /uart$1743044007$0, /usic/0/channel/0, /uart$2052263369$0, /p/2/pad/2, /uart$634370192$0, /p/2/pad/1, /uart$634370254$0]


Jul 04, 2018 3:37:26 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /6, /p/1/pad/3/iocr_oe, /1, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /1, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /1, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /1, /cpu/0/nvic/interrupt/22/iser_setena, /1, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /32, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /48, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /1, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /2, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /2, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /4, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


