#define U0_DW_GMAC5_AXI64__SAIF_BD_AHB__BASE_ADDR                    0x16030000
#define U0_OTPC__SAIF_BD_APB__BASE_ADDR                              0x17050000
#define U0_AON_SYSCON__SAIF_BD_APBS__BASE_ADDR                       0x17010000
#define U0_AON_CRG__SAIF_BD_APBS__BASE_ADDR                          0x17000000
#define U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR                        0x17020000
#define U0_PMU__SAIF_BD_APB__BASE_ADDR                               0x17030000
#define U0_RTC_HMS__SAIF_BD_APB__BASE_ADDR                           0x17040000
#define U0_WAVE511__SAIF_BD_APB__BASE_ADDR                           0x130A0000
#define U0_CODAJ12__SAIF_BD_APB__BASE_ADDR                           0x13090000
#define U0_WAVE420L__SAIF_BD_APB__BASE_ADDR                          0x130B0000
#define U0_DOM_ISP_TOP__SAIF_BD_APBS__BASE_ADDR                      0x19800000
#define U0_DOM_VOUT_TOP__SAIF_BD_BIST_APBS__BASE_ADDR                0x29500000
#define U0_IMG_GPU__SAIF_BD_APB__BASE_ADDR                           0x130C0000
#define U1_APB_MUX__SAIF_BD_APB_BIST__BASE_ADDR                      0x10000000
#define U2_APB_MUX__SAIF_BD_APB_BIST__BASE_ADDR                      0x12000000
#define U3_APB_MUX__SAIF_BD_APB_BIST__BASE_ADDR                      0x17000000
#define U0_DDR_SFT7110__SAIF_BD_APB_PHY__BASE_ADDR                   0x13000000
#define U0_SYS_CRG__SAIF_BD_APBS__BASE_ADDR                          0x13020000
#define U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR                       0x13030000
#define U0_CDNS_QSPI__SAIF_BD_APB__BASE_ADDR                         0x13010000
#define U0_MAILBOX__SAIF_BD_APB__BASE_ADDR                           0x13060000
#define U1_AHB2APB__SAIF_BD_AHBS__BASE_ADDR                          0x17000000
#define U0_DW_UART__SAIF_BD_APB__BASE_ADDR                           0x10000000
#define U1_DW_UART__SAIF_BD_APB__BASE_ADDR                           0x10010000
#define U2_DW_UART__SAIF_BD_APB__BASE_ADDR                           0x10020000
#define U0_DW_I2C__SAIF_BD_APB__BASE_ADDR                            0x10030000
#define U1_DW_I2C__SAIF_BD_APB__BASE_ADDR                            0x10040000
#define U2_DW_I2C__SAIF_BD_APB__BASE_ADDR                            0x10050000
#define U0_SSP_SPI__SAIF_BD_APB__BASE_ADDR                           0x10060000
#define U1_SSP_SPI__SAIF_BD_APB__BASE_ADDR                           0x10070000
#define U2_SSP_SPI__SAIF_BD_APB__BASE_ADDR                           0x10080000
#define U0_TDM16SLOT__SAIF_BD_AHB__BASE_ADDR                         0x170C0000
#define U0_TDM16SLOT__SAIF_BD_APB__BASE_ADDR                         0x10090000
#define U0_CDNS_SPDIF__SAIF_BD_APB__BASE_ADDR                        0x100A0000
#define U0_PWMDAC__SAIF_BD_APB__BASE_ADDR                            0x100B0000
#define U0_PDM_4MIC__SAIF_BD_APB__BASE_ADDR                          0x100D0000
#define U0_I2SRX_3CH__SAIF_BD_APB__BASE_ADDR                         0x100E0000
#define U0_SAIF_AMBA_PERH1_APB_DEC__SAIF_BD_APBS__BASE_ADDR          0x12000000
#define U3_DW_UART__SAIF_BD_APB__BASE_ADDR                           0x12000000
#define U4_DW_UART__SAIF_BD_APB__BASE_ADDR                           0x12010000
#define U5_DW_UART__SAIF_BD_APB__BASE_ADDR                           0x12020000
#define U3_DW_I2C__SAIF_BD_APB__BASE_ADDR                            0x12030000
#define U4_DW_I2C__SAIF_BD_APB__BASE_ADDR                            0x12040000
#define U5_DW_I2C__SAIF_BD_APB__BASE_ADDR                            0x12050000
#define U6_DW_I2C__SAIF_BD_APB__BASE_ADDR                            0x12060000
#define U3_SSP_SPI__SAIF_BD_APB__BASE_ADDR                           0x12070000
#define U4_SSP_SPI__SAIF_BD_APB__BASE_ADDR                           0x12080000
#define U5_SSP_SPI__SAIF_BD_APB__BASE_ADDR                           0x12090000
#define U6_SSP_SPI__SAIF_BD_APB__BASE_ADDR                           0x120A0000
#define U0_I2STX_4CH__SAIF_BD_APB__BASE_ADDR                         0x120B0000
#define U1_I2STX_4CH__SAIF_BD_APB__BASE_ADDR                         0x120C0000
#define U0_PWM_8CH__SAIF_BD_APB__BASE_ADDR                           0x120D0000
#define U0_TEMP_SENSOR__SAIF_BD_APB__BASE_ADDR                       0x120E0000
#define U0_SAIF_AMBA_PERH2_APB_DEC__SAIF_BD_APBS__BASE_ADDR          0x13000000
#define U0_DSKIT_WDT__SAIF_BD_APB__BASE_ADDR                         0x13070000
#define U0_SI5_TIMER__SAIF_BD_APB__BASE_ADDR                         0x13050000
#define U0_INT_CTRL__SAIF_BD_APB__BASE_ADDR                          0x13080000
#define U0_CAN_CTRL__SAIF_BD_APB__BASE_ADDR                          0x130D0000
#define U1_CAN_CTRL__SAIF_BD_APB__BASE_ADDR                          0x130E0000
#define U0_SAIF_AMBA_STG_AHB_DEC__SAIF_BD_AHBS__BASE_ADDR            0x16000000
#define U0_DW_SDIO__SAIF_BD_AHB__BASE_ADDR                           0x16010000
#define U1_DW_SDIO__SAIF_BD_AHB__BASE_ADDR                           0x16020000
#define U1_DW_GMAC5_AXI64__SAIF_BD_AHB__BASE_ADDR                    0x16040000
#define U0_DW_DMA1P_8CH_56HS__SAIF_BD_AHB__BASE_ADDR                 0x16050000
#define U0_SAIF_AMBA_STG_APB_DEC__SAIF_BD_APBS__BASE_ADDR            0x10100000
#define U0_PLDA_PCIE__SAIF_BD_APB__BASE_ADDR                         0x10210000
#define U1_PLDA_PCIE__SAIF_BD_APB__BASE_ADDR                         0x10220000
#define U0_CDN_USB__SAIF_BD_APB__BASE_ADDR                           0x10100000
#define U0_CDN_USB__SAIF_BD_APBUTMI__BASE_ADDR                       0x10200000
#define U0_SEC_TOP__SAIF_BD_AHB__BASE_ADDR                           0x16000000
#define U0_STG_CRG__SAIF_BD_APBS__BASE_ADDR                          0x10230000
#define U0_STG_SYSCON__SAIF_BD_APBS__BASE_ADDR                       0x10240000
#define U0_SYS_IOMUX__SAIF_BD_APBS__BASE_ADDR                        0x13040000


#define U0_DW_GMAC5_AXI64__SAIF_BD_AHB__END_ADDR                     0x1603FFFF
#define U0_OTPC__SAIF_BD_APB__END_ADDR                               0x1705FFFF
#define U0_AON_SYSCON__SAIF_BD_APBS__END_ADDR                        0x1701FFFF
#define U0_AON_CRG__SAIF_BD_APBS__END_ADDR                           0x1700FFFF
#define U0_AON_IOMUX__SAIF_BD_APBS__END_ADDR                         0x1702FFFF
#define U0_PMU__SAIF_BD_APB__END_ADDR                                0x1703FFFF
#define U0_RTC_HMS__SAIF_BD_APB__END_ADDR                            0x1704FFFF
#define U0_WAVE511__SAIF_BD_APB__END_ADDR                            0x130AFFFF
#define U0_CODAJ12__SAIF_BD_APB__END_ADDR                            0x1309FFFF
#define U0_WAVE420L__SAIF_BD_APB__END_ADDR                           0x130BFFFF
#define U0_DOM_ISP_TOP__SAIF_BD_APBS__END_ADDR                       0x1988FFFF
#define U0_DOM_VOUT_TOP__SAIF_BD_BIST_APBS__END_ADDR                 0x295FFFFF
#define U0_IMG_GPU__SAIF_BD_APB__END_ADDR                            0x130CFFFF
#define U1_APB_MUX__SAIF_BD_APB_BIST__END_ADDR                       0x11FFFFFF
#define U2_APB_MUX__SAIF_BD_APB_BIST__END_ADDR                       0x14FFFFFF
#define U3_APB_MUX__SAIF_BD_APB_BIST__END_ADDR                       0x1708FFFF
#define U0_DDR_SFT7110__SAIF_BD_APB_PHY__END_ADDR                    0x1300FFFF
#define U0_SYS_CRG__SAIF_BD_APBS__END_ADDR                           0x1302FFFF
#define U0_SYS_SYSCON__SAIF_BD_APBS__END_ADDR                        0x1303FFFF
#define U0_CDNS_QSPI__SAIF_BD_APB__END_ADDR                          0x1301FFFF
#define U0_MAILBOX__SAIF_BD_APB__END_ADDR                            0x1306FFFF
#define U1_AHB2APB__SAIF_BD_AHBS__END_ADDR                           0x170BFFFF
#define U0_DW_UART__SAIF_BD_APB__END_ADDR                            0x1000FFFF
#define U1_DW_UART__SAIF_BD_APB__END_ADDR                            0x1001FFFF
#define U2_DW_UART__SAIF_BD_APB__END_ADDR                            0x1002FFFF
#define U0_DW_I2C__SAIF_BD_APB__END_ADDR                             0x1003FFFF
#define U1_DW_I2C__SAIF_BD_APB__END_ADDR                             0x1004FFFF
#define U2_DW_I2C__SAIF_BD_APB__END_ADDR                             0x1005FFFF
#define U0_SSP_SPI__SAIF_BD_APB__END_ADDR                            0x1006FFFF
#define U1_SSP_SPI__SAIF_BD_APB__END_ADDR                            0x1007FFFF
#define U2_SSP_SPI__SAIF_BD_APB__END_ADDR                            0x1008FFFF
#define U0_TDM16SLOT__SAIF_BD_AHB__END_ADDR                          0x170CFFFF
#define U0_TDM16SLOT__SAIF_BD_APB__END_ADDR                          0x1009FFFF
#define U0_CDNS_SPDIF__SAIF_BD_APB__END_ADDR                         0x100AFFFF
#define U0_PWMDAC__SAIF_BD_APB__END_ADDR                             0x100BFFFF
#define U0_PDM_4MIC__SAIF_BD_APB__END_ADDR                           0x100DFFFF
#define U0_I2SRX_3CH__SAIF_BD_APB__END_ADDR                          0x100EFFFF
#define U0_SAIF_AMBA_PERH1_APB_DEC__SAIF_BD_APBS__END_ADDR           0x12FFFFFF
#define U3_DW_UART__SAIF_BD_APB__END_ADDR                            0x1200FFFF
#define U4_DW_UART__SAIF_BD_APB__END_ADDR                            0x1201FFFF
#define U5_DW_UART__SAIF_BD_APB__END_ADDR                            0x1202FFFF
#define U3_DW_I2C__SAIF_BD_APB__END_ADDR                             0x1203FFFF
#define U4_DW_I2C__SAIF_BD_APB__END_ADDR                             0x1204FFFF
#define U5_DW_I2C__SAIF_BD_APB__END_ADDR                             0x1205FFFF
#define U6_DW_I2C__SAIF_BD_APB__END_ADDR                             0x1206FFFF
#define U3_SSP_SPI__SAIF_BD_APB__END_ADDR                            0x1207FFFF
#define U4_SSP_SPI__SAIF_BD_APB__END_ADDR                            0x1208FFFF
#define U5_SSP_SPI__SAIF_BD_APB__END_ADDR                            0x1209FFFF
#define U6_SSP_SPI__SAIF_BD_APB__END_ADDR                            0x120AFFFF
#define U0_I2STX_4CH__SAIF_BD_APB__END_ADDR                          0x120BFFFF
#define U1_I2STX_4CH__SAIF_BD_APB__END_ADDR                          0x120CFFFF
#define U0_PWM_8CH__SAIF_BD_APB__END_ADDR                            0x120DFFFF
#define U0_TEMP_SENSOR__SAIF_BD_APB__END_ADDR                        0x120EFFFF
#define U0_SAIF_AMBA_PERH2_APB_DEC__SAIF_BD_APBS__END_ADDR           0x13FFFFFF
#define U0_DSKIT_WDT__SAIF_BD_APB__END_ADDR                          0x1307FFFF
#define U0_SI5_TIMER__SAIF_BD_APB__END_ADDR                          0x1305FFFF
#define U0_INT_CTRL__SAIF_BD_APB__END_ADDR                           0x1308FFFF
#define U0_CAN_CTRL__SAIF_BD_APB__END_ADDR                           0x130DFFFF
#define U1_CAN_CTRL__SAIF_BD_APB__END_ADDR                           0x130EFFFF
#define U0_SAIF_AMBA_STG_AHB_DEC__SAIF_BD_AHBS__END_ADDR             0x167FFFFF
#define U0_DW_SDIO__SAIF_BD_AHB__END_ADDR                            0x1601FFFF
#define U1_DW_SDIO__SAIF_BD_AHB__END_ADDR                            0x1602FFFF
#define U1_DW_GMAC5_AXI64__SAIF_BD_AHB__END_ADDR                     0x1604FFFF
#define U0_DW_DMA1P_8CH_56HS__SAIF_BD_AHB__END_ADDR                  0x1605FFFF
#define U0_SAIF_AMBA_STG_APB_DEC__SAIF_BD_APBS__END_ADDR             0x1024FFFF
#define U0_PLDA_PCIE__SAIF_BD_APB__END_ADDR                          0x1021FFFF
#define U1_PLDA_PCIE__SAIF_BD_APB__END_ADDR                          0x1022FFFF
#define U0_CDN_USB__SAIF_BD_APB__END_ADDR                            0x101FFFFF
#define U0_CDN_USB__SAIF_BD_APBUTMI__END_ADDR                        0x1020FFFF
#define U0_SEC_TOP__SAIF_BD_AHB__END_ADDR                            0x1600FFFF
#define U0_STG_CRG__SAIF_BD_APBS__END_ADDR                           0x1023FFFF
#define U0_STG_SYSCON__SAIF_BD_APBS__END_ADDR                        0x1024FFFF
#define U0_SYS_IOMUX__SAIF_BD_APBS__END_ADDR                         0x1304FFFF
