<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p242" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_242{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_242{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_242{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_242{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_242{left:78px;bottom:1043px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_242{left:164px;bottom:1043px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_242{left:100px;bottom:1020px;letter-spacing:-0.12px;}
#t8_242{left:101px;bottom:1004px;letter-spacing:-0.13px;}
#t9_242{left:230px;bottom:1004px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ta_242{left:467px;bottom:1004px;letter-spacing:-0.16px;}
#tb_242{left:645px;bottom:1004px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tc_242{left:87px;bottom:979px;letter-spacing:-0.18px;}
#td_242{left:143px;bottom:979px;letter-spacing:-0.14px;}
#te_242{left:85px;bottom:955px;letter-spacing:-0.15px;}
#tf_242{left:146px;bottom:955px;letter-spacing:-0.12px;}
#tg_242{left:189px;bottom:955px;letter-spacing:-0.15px;}
#th_242{left:445px;bottom:955px;letter-spacing:-0.13px;}
#ti_242{left:538px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_242{left:538px;bottom:933px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tk_242{left:86px;bottom:909px;letter-spacing:-0.17px;}
#tl_242{left:142px;bottom:909px;letter-spacing:-0.15px;}
#tm_242{left:189px;bottom:909px;letter-spacing:-0.16px;}
#tn_242{left:445px;bottom:909px;letter-spacing:-0.12px;}
#to_242{left:538px;bottom:909px;letter-spacing:-0.12px;}
#tp_242{left:538px;bottom:888px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tq_242{left:538px;bottom:871px;letter-spacing:-0.11px;}
#tr_242{left:538px;bottom:854px;letter-spacing:-0.1px;}
#ts_242{left:189px;bottom:830px;letter-spacing:-0.12px;}
#tt_242{left:538px;bottom:830px;letter-spacing:-0.14px;}
#tu_242{left:189px;bottom:805px;letter-spacing:-0.15px;}
#tv_242{left:445px;bottom:805px;letter-spacing:-0.14px;}
#tw_242{left:538px;bottom:805px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_242{left:538px;bottom:784px;letter-spacing:-0.11px;}
#ty_242{left:538px;bottom:767px;letter-spacing:-0.12px;}
#tz_242{left:189px;bottom:742px;letter-spacing:-0.14px;}
#t10_242{left:538px;bottom:742px;letter-spacing:-0.14px;}
#t11_242{left:189px;bottom:718px;letter-spacing:-0.13px;}
#t12_242{left:445px;bottom:718px;letter-spacing:-0.13px;}
#t13_242{left:538px;bottom:718px;letter-spacing:-0.12px;}
#t14_242{left:538px;bottom:697px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_242{left:538px;bottom:680px;letter-spacing:-0.11px;}
#t16_242{left:538px;bottom:663px;letter-spacing:-0.12px;}
#t17_242{left:538px;bottom:646px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_242{left:189px;bottom:622px;letter-spacing:-0.17px;}
#t19_242{left:445px;bottom:622px;letter-spacing:-0.13px;}
#t1a_242{left:538px;bottom:622px;letter-spacing:-0.12px;}
#t1b_242{left:538px;bottom:600px;letter-spacing:-0.11px;}
#t1c_242{left:538px;bottom:584px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1d_242{left:538px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_242{left:189px;bottom:542px;letter-spacing:-0.14px;}
#t1f_242{left:538px;bottom:542px;letter-spacing:-0.14px;}
#t1g_242{left:189px;bottom:518px;letter-spacing:-0.15px;}
#t1h_242{left:445px;bottom:518px;letter-spacing:-0.13px;}
#t1i_242{left:538px;bottom:518px;letter-spacing:-0.12px;}
#t1j_242{left:538px;bottom:496px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_242{left:538px;bottom:480px;letter-spacing:-0.11px;}
#t1l_242{left:189px;bottom:455px;letter-spacing:-0.14px;}
#t1m_242{left:445px;bottom:455px;letter-spacing:-0.14px;}
#t1n_242{left:538px;bottom:455px;letter-spacing:-0.12px;}
#t1o_242{left:538px;bottom:434px;letter-spacing:-0.11px;}
#t1p_242{left:538px;bottom:412px;letter-spacing:-0.11px;}
#t1q_242{left:538px;bottom:391px;letter-spacing:-0.11px;}
#t1r_242{left:538px;bottom:370px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1s_242{left:189px;bottom:345px;letter-spacing:-0.14px;}
#t1t_242{left:538px;bottom:345px;letter-spacing:-0.14px;}
#t1u_242{left:189px;bottom:321px;letter-spacing:-0.14px;}
#t1v_242{left:445px;bottom:321px;letter-spacing:-0.14px;}
#t1w_242{left:538px;bottom:321px;letter-spacing:-0.11px;}
#t1x_242{left:538px;bottom:299px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1y_242{left:538px;bottom:283px;letter-spacing:-0.11px;}
#t1z_242{left:189px;bottom:258px;letter-spacing:-0.14px;}
#t20_242{left:445px;bottom:258px;letter-spacing:-0.14px;}
#t21_242{left:538px;bottom:258px;letter-spacing:-0.12px;}
#t22_242{left:538px;bottom:237px;letter-spacing:-0.11px;}
#t23_242{left:538px;bottom:220px;letter-spacing:-0.12px;}
#t24_242{left:189px;bottom:195px;letter-spacing:-0.14px;}
#t25_242{left:538px;bottom:195px;letter-spacing:-0.14px;}
#t26_242{left:81px;bottom:171px;letter-spacing:-0.17px;}
#t27_242{left:142px;bottom:171px;letter-spacing:-0.17px;}
#t28_242{left:189px;bottom:171px;letter-spacing:-0.14px;}
#t29_242{left:445px;bottom:171px;letter-spacing:-0.16px;}
#t2a_242{left:538px;bottom:171px;letter-spacing:-0.12px;}
#t2b_242{left:538px;bottom:150px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2c_242{left:538px;bottom:133px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_242{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_242{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_242{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_242{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_242{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_242{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts242" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg242Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg242" style="-webkit-user-select: none;"><object width="935" height="1210" data="242/242.svg" type="image/svg+xml" id="pdf242" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_242" class="t s1_242">2-226 </span><span id="t2_242" class="t s1_242">Vol. 4 </span>
<span id="t3_242" class="t s2_242">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_242" class="t s3_242">The MSRs listed in Table 2-29 also apply to processors based on Haswell-E microarchitecture (see Section 2.14). </span>
<span id="t5_242" class="t s4_242">Table 2-29. </span><span id="t6_242" class="t s4_242">Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures </span>
<span id="t7_242" class="t s5_242">Register </span>
<span id="t8_242" class="t s5_242">Address </span><span id="t9_242" class="t s5_242">Register Name / Bit Fields </span><span id="ta_242" class="t s5_242">Scope </span><span id="tb_242" class="t s5_242">Bit Description </span>
<span id="tc_242" class="t s5_242">Hex </span><span id="td_242" class="t s5_242">Dec </span>
<span id="te_242" class="t s6_242">3BH </span><span id="tf_242" class="t s6_242">59 </span><span id="tg_242" class="t s6_242">IA32_TSC_ADJUST </span><span id="th_242" class="t s6_242">Thread </span><span id="ti_242" class="t s6_242">Per-Logical-Processor TSC ADJUST (R/W) </span>
<span id="tj_242" class="t s6_242">See Table 2-2. </span>
<span id="tk_242" class="t s6_242">CEH </span><span id="tl_242" class="t s6_242">206 </span><span id="tm_242" class="t s6_242">MSR_PLATFORM_INFO </span><span id="tn_242" class="t s6_242">Package </span><span id="to_242" class="t s6_242">Platform Information </span>
<span id="tp_242" class="t s6_242">Contains power management and other model </span>
<span id="tq_242" class="t s6_242">specific features enumeration. See </span>
<span id="tr_242" class="t s6_242">http://biosbits.org. </span>
<span id="ts_242" class="t s6_242">7:0 </span><span id="tt_242" class="t s6_242">Reserved </span>
<span id="tu_242" class="t s6_242">15:8 </span><span id="tv_242" class="t s6_242">Package </span><span id="tw_242" class="t s6_242">Maximum Non-Turbo Ratio (R/O) </span>
<span id="tx_242" class="t s6_242">This is the ratio of the frequency that invariant TSC </span>
<span id="ty_242" class="t s6_242">runs at. Frequency = ratio * 100 MHz. </span>
<span id="tz_242" class="t s6_242">27:16 </span><span id="t10_242" class="t s6_242">Reserved </span>
<span id="t11_242" class="t s6_242">28 </span><span id="t12_242" class="t s6_242">Package </span><span id="t13_242" class="t s6_242">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t14_242" class="t s6_242">When set to 1, indicates that Programmable Ratio </span>
<span id="t15_242" class="t s6_242">Limit for Turbo mode is enabled. When set to 0, </span>
<span id="t16_242" class="t s6_242">indicates Programmable Ratio Limit for Turbo mode </span>
<span id="t17_242" class="t s6_242">is disabled. </span>
<span id="t18_242" class="t s6_242">29 </span><span id="t19_242" class="t s6_242">Package </span><span id="t1a_242" class="t s6_242">Programmable TDP Limit for Turbo Mode (R/O) </span>
<span id="t1b_242" class="t s6_242">When set to 1, indicates that TDP Limit for Turbo </span>
<span id="t1c_242" class="t s6_242">mode is programmable. When set to 0, indicates TDP </span>
<span id="t1d_242" class="t s6_242">Limit for Turbo mode is not programmable. </span>
<span id="t1e_242" class="t s6_242">31:30 </span><span id="t1f_242" class="t s6_242">Reserved </span>
<span id="t1g_242" class="t s6_242">32 </span><span id="t1h_242" class="t s6_242">Package </span><span id="t1i_242" class="t s6_242">Low Power Mode Support (LPM) (R/O) </span>
<span id="t1j_242" class="t s6_242">When set to 1, indicates that LPM is supported. </span>
<span id="t1k_242" class="t s6_242">When set to 0, indicates LPM is not supported. </span>
<span id="t1l_242" class="t s6_242">34:33 </span><span id="t1m_242" class="t s6_242">Package </span><span id="t1n_242" class="t s6_242">Number of ConfigTDP Levels (R/O) </span>
<span id="t1o_242" class="t s6_242">00: Only Base TDP level available. </span>
<span id="t1p_242" class="t s6_242">01: One additional TDP level available. </span>
<span id="t1q_242" class="t s6_242">02: Two additional TDP level available. </span>
<span id="t1r_242" class="t s6_242">03: Reserved </span>
<span id="t1s_242" class="t s6_242">39:35 </span><span id="t1t_242" class="t s6_242">Reserved </span>
<span id="t1u_242" class="t s6_242">47:40 </span><span id="t1v_242" class="t s6_242">Package </span><span id="t1w_242" class="t s6_242">Maximum Efficiency Ratio (R/O) </span>
<span id="t1x_242" class="t s6_242">This is the minimum ratio (maximum efficiency) that </span>
<span id="t1y_242" class="t s6_242">the processor can operate, in units of 100MHz. </span>
<span id="t1z_242" class="t s6_242">55:48 </span><span id="t20_242" class="t s6_242">Package </span><span id="t21_242" class="t s6_242">Minimum Operating Ratio (R/O) </span>
<span id="t22_242" class="t s6_242">Contains the minimum supported operating ratio in </span>
<span id="t23_242" class="t s6_242">units of 100 MHz. </span>
<span id="t24_242" class="t s6_242">63:56 </span><span id="t25_242" class="t s6_242">Reserved </span>
<span id="t26_242" class="t s6_242">186H </span><span id="t27_242" class="t s6_242">390 </span><span id="t28_242" class="t s6_242">IA32_PERFEVTSEL0 </span><span id="t29_242" class="t s6_242">Thread </span><span id="t2a_242" class="t s6_242">Performance Event Select for Counter 0 (R/W) </span>
<span id="t2b_242" class="t s6_242">Supports all fields described inTable 2-2 and the </span>
<span id="t2c_242" class="t s6_242">fields below. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
