

================================================================
== Vitis HLS Report for 'conv2d_4_stream_layer_9u_s'
================================================================
* Date:           Fri Aug  1 07:20:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  1.897 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        5|        5|  17.855 ns|  17.855 ns|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s1 = alloca i32 1"   --->   Operation 5 'alloca' 's1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_8_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_8_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_8_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_8_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_8_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_8_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_8_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_8_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_7_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_7_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_7_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_7_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_7_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_7_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_7_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_7_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_6_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_6_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_6_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_6_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_6_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_6_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_6_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_6_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_5_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_5_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_5_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_5_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_5_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_5_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_5_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_5_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_4_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_4_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_4_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_4_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_4_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_4_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_4_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_4_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_3_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_3_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_3_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_3_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_3_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_3_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_3_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_3_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_2_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_2_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_2_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_2_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_2_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_2_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_2_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_2_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_1_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_1_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_1_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_1_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_1_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_1_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_1_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_1_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_0_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_0_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_0_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_0_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_0_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_out4_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_7_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_7_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_7_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_6_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_6_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_6_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_5_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_5_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_5_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_4_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_4_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_4_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_3_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_3_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_3_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_2_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_2_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_2_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_1_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_1_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_1_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %s1"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln181 = br void %VITIS_LOOP_185_2.split" [./ComponentStream.h:181]   --->   Operation 103 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%s1_load = load i3 %s1" [./ComponentStream.h:180]   --->   Operation 104 'load' 's1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %s1_load" [./ComponentStream.h:180]   --->   Operation 105 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln182 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./ComponentStream.h:182]   --->   Operation 106 'specpipeline' 'specpipeline_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln181 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [./ComponentStream.h:181]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./ComponentStream.h:181]   --->   Operation 108 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0171 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_0_0" [./ComponentStream.h:187]   --->   Operation 109 'read' 'p_0171' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 110 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0172 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_1_0" [./ComponentStream.h:187]   --->   Operation 110 'read' 'p_0172' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 111 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0173 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_2_0" [./ComponentStream.h:187]   --->   Operation 111 'read' 'p_0173' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 112 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0174 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_3_0" [./ComponentStream.h:187]   --->   Operation 112 'read' 'p_0174' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 113 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0175 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_4_0" [./ComponentStream.h:187]   --->   Operation 113 'read' 'p_0175' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 114 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0176 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_5_0" [./ComponentStream.h:187]   --->   Operation 114 'read' 'p_0176' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 115 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0177 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_6_0" [./ComponentStream.h:187]   --->   Operation 115 'read' 'p_0177' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 116 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0178 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_7_0" [./ComponentStream.h:187]   --->   Operation 116 'read' 'p_0178' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 117 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0179 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_0_1" [./ComponentStream.h:187]   --->   Operation 117 'read' 'p_0179' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 118 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0180 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_1_1" [./ComponentStream.h:187]   --->   Operation 118 'read' 'p_0180' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 119 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0181 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_2_1" [./ComponentStream.h:187]   --->   Operation 119 'read' 'p_0181' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 120 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0182 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_3_1" [./ComponentStream.h:187]   --->   Operation 120 'read' 'p_0182' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 121 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0183 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_4_1" [./ComponentStream.h:187]   --->   Operation 121 'read' 'p_0183' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 122 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0184 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_5_1" [./ComponentStream.h:187]   --->   Operation 122 'read' 'p_0184' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 123 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0185 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_6_1" [./ComponentStream.h:187]   --->   Operation 123 'read' 'p_0185' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 124 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0186 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_7_1" [./ComponentStream.h:187]   --->   Operation 124 'read' 'p_0186' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 125 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0187 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_0_2" [./ComponentStream.h:187]   --->   Operation 125 'read' 'p_0187' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 126 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0188 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_1_2" [./ComponentStream.h:187]   --->   Operation 126 'read' 'p_0188' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 127 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0189 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_2_2" [./ComponentStream.h:187]   --->   Operation 127 'read' 'p_0189' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 128 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0190 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_3_2" [./ComponentStream.h:187]   --->   Operation 128 'read' 'p_0190' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 129 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0191 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_4_2" [./ComponentStream.h:187]   --->   Operation 129 'read' 'p_0191' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 130 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0192 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_5_2" [./ComponentStream.h:187]   --->   Operation 130 'read' 'p_0192' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 131 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0193 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_6_2" [./ComponentStream.h:187]   --->   Operation 131 'read' 'p_0193' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 132 [1/1] ( I:1.30ns O:1.30ns )   --->   "%p_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_7_2" [./ComponentStream.h:187]   --->   Operation 132 'read' 'p_0' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 133 [1/1] (0.67ns)   --->   "%switch_ln210 = switch i3 %s1_load, void %V.i8.2.7.case.8, i3 0, void %V.i8.2.7.case.2, i3 1, void %V.i8.2.7.case.3, i3 5, void %V.i8.2.7.case.7, i3 3, void %V.i8.2.7.case.5, i3 4, void %V.i8.2.7.case.6" [./ComponentStream.h:210]   --->   Operation 133 'switch' 'switch_ln210' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 134 [1/1] (0.67ns)   --->   "%s = add i4 %zext_ln180, i4 3" [./ComponentStream.h:181]   --->   Operation 134 'add' 's' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i4 %s" [./ComponentStream.h:181]   --->   Operation 135 'trunc' 'trunc_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.79ns)   --->   "%icmp_ln181 = icmp_ult  i4 %s, i4 9" [./ComponentStream.h:181]   --->   Operation 136 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln181 = store i3 %trunc_ln181, i3 %s1" [./ComponentStream.h:181]   --->   Operation 137 'store' 'store_ln181' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.end89, void %VITIS_LOOP_185_2.split" [./ComponentStream.h:181]   --->   Operation 138 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 139 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_0, i32 0" [./ComponentStream.h:210]   --->   Operation 139 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 140 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_1, i32 0" [./ComponentStream.h:210]   --->   Operation 140 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 141 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_2, i32 0" [./ComponentStream.h:210]   --->   Operation 141 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 142 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_3, i32 0" [./ComponentStream.h:210]   --->   Operation 142 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 143 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_4, i32 0" [./ComponentStream.h:210]   --->   Operation 143 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 144 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_5, i32 0" [./ComponentStream.h:210]   --->   Operation 144 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 145 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_6, i32 0" [./ComponentStream.h:210]   --->   Operation 145 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 146 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_7, i32 0" [./ComponentStream.h:210]   --->   Operation 146 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 147 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_0, i32 0" [./ComponentStream.h:210]   --->   Operation 147 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 148 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_1, i32 0" [./ComponentStream.h:210]   --->   Operation 148 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 149 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_2, i32 0" [./ComponentStream.h:210]   --->   Operation 149 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 150 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_3, i32 0" [./ComponentStream.h:210]   --->   Operation 150 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 151 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_4, i32 0" [./ComponentStream.h:210]   --->   Operation 151 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 152 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_5, i32 0" [./ComponentStream.h:210]   --->   Operation 152 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 153 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_6, i32 0" [./ComponentStream.h:210]   --->   Operation 153 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 154 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_7, i32 0" [./ComponentStream.h:210]   --->   Operation 154 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 155 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_0, i32 0" [./ComponentStream.h:210]   --->   Operation 155 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 156 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_1, i32 0" [./ComponentStream.h:210]   --->   Operation 156 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 157 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_2, i32 0" [./ComponentStream.h:210]   --->   Operation 157 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 158 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_3, i32 0" [./ComponentStream.h:210]   --->   Operation 158 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 159 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_4, i32 0" [./ComponentStream.h:210]   --->   Operation 159 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 160 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_5, i32 0" [./ComponentStream.h:210]   --->   Operation 160 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 161 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_6, i32 0" [./ComponentStream.h:210]   --->   Operation 161 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 162 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_7, i32 0" [./ComponentStream.h:210]   --->   Operation 162 'write' 'write_ln210' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln210 = br void %V.i8.2.7.exit" [./ComponentStream.h:210]   --->   Operation 163 'br' 'br_ln210' <Predicate = (s1_load == 4)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_0, i32 0" [./ComponentStream.h:210]   --->   Operation 164 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 165 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_1, i32 0" [./ComponentStream.h:210]   --->   Operation 165 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 166 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_2, i32 0" [./ComponentStream.h:210]   --->   Operation 166 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 167 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_3, i32 0" [./ComponentStream.h:210]   --->   Operation 167 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 168 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_4, i32 0" [./ComponentStream.h:210]   --->   Operation 168 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 169 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_5, i32 0" [./ComponentStream.h:210]   --->   Operation 169 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 170 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_6, i32 0" [./ComponentStream.h:210]   --->   Operation 170 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 171 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_7, i32 0" [./ComponentStream.h:210]   --->   Operation 171 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 172 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_0, i32 0" [./ComponentStream.h:210]   --->   Operation 172 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 173 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_1, i32 0" [./ComponentStream.h:210]   --->   Operation 173 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 174 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_2, i32 0" [./ComponentStream.h:210]   --->   Operation 174 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 175 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_3, i32 0" [./ComponentStream.h:210]   --->   Operation 175 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 176 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_4, i32 0" [./ComponentStream.h:210]   --->   Operation 176 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 177 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_5, i32 0" [./ComponentStream.h:210]   --->   Operation 177 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 178 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_6, i32 0" [./ComponentStream.h:210]   --->   Operation 178 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 179 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_4_7, i32 0" [./ComponentStream.h:210]   --->   Operation 179 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 180 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_0, i32 0" [./ComponentStream.h:210]   --->   Operation 180 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 181 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_1, i32 0" [./ComponentStream.h:210]   --->   Operation 181 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 182 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_2, i32 0" [./ComponentStream.h:210]   --->   Operation 182 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 183 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_3, i32 0" [./ComponentStream.h:210]   --->   Operation 183 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 184 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_4, i32 0" [./ComponentStream.h:210]   --->   Operation 184 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 185 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_5, i32 0" [./ComponentStream.h:210]   --->   Operation 185 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 186 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_6, i32 0" [./ComponentStream.h:210]   --->   Operation 186 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 187 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_7, i32 0" [./ComponentStream.h:210]   --->   Operation 187 'write' 'write_ln210' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln210 = br void %V.i8.2.7.exit" [./ComponentStream.h:210]   --->   Operation 188 'br' 'br_ln210' <Predicate = (s1_load == 3)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_0, i32 0" [./ComponentStream.h:210]   --->   Operation 189 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 190 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_1, i32 0" [./ComponentStream.h:210]   --->   Operation 190 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 191 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_2, i32 0" [./ComponentStream.h:210]   --->   Operation 191 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 192 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_3, i32 0" [./ComponentStream.h:210]   --->   Operation 192 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 193 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_4, i32 0" [./ComponentStream.h:210]   --->   Operation 193 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 194 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_5, i32 0" [./ComponentStream.h:210]   --->   Operation 194 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 195 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_6, i32 0" [./ComponentStream.h:210]   --->   Operation 195 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 196 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_5_7, i32 0" [./ComponentStream.h:210]   --->   Operation 196 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 197 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_0, i32 0" [./ComponentStream.h:210]   --->   Operation 197 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 198 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_1, i32 0" [./ComponentStream.h:210]   --->   Operation 198 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 199 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_2, i32 0" [./ComponentStream.h:210]   --->   Operation 199 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 200 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_3, i32 0" [./ComponentStream.h:210]   --->   Operation 200 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 201 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_4, i32 0" [./ComponentStream.h:210]   --->   Operation 201 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 202 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_5, i32 0" [./ComponentStream.h:210]   --->   Operation 202 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 203 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_6, i32 0" [./ComponentStream.h:210]   --->   Operation 203 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 204 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_7, i32 0" [./ComponentStream.h:210]   --->   Operation 204 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 205 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_0, i32 0" [./ComponentStream.h:210]   --->   Operation 205 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 206 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_1, i32 0" [./ComponentStream.h:210]   --->   Operation 206 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 207 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_2, i32 0" [./ComponentStream.h:210]   --->   Operation 207 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 208 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_3, i32 0" [./ComponentStream.h:210]   --->   Operation 208 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 209 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_4, i32 0" [./ComponentStream.h:210]   --->   Operation 209 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 210 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_5, i32 0" [./ComponentStream.h:210]   --->   Operation 210 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 211 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_6, i32 0" [./ComponentStream.h:210]   --->   Operation 211 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 212 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_7, i32 0" [./ComponentStream.h:210]   --->   Operation 212 'write' 'write_ln210' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln210 = br void %V.i8.2.7.exit" [./ComponentStream.h:210]   --->   Operation 213 'br' 'br_ln210' <Predicate = (s1_load == 5)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_0, i32 0" [./ComponentStream.h:210]   --->   Operation 214 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 215 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_1, i32 0" [./ComponentStream.h:210]   --->   Operation 215 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 216 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_2, i32 0" [./ComponentStream.h:210]   --->   Operation 216 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 217 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_3, i32 0" [./ComponentStream.h:210]   --->   Operation 217 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 218 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_4, i32 0" [./ComponentStream.h:210]   --->   Operation 218 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 219 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_5, i32 0" [./ComponentStream.h:210]   --->   Operation 219 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 220 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_6, i32 0" [./ComponentStream.h:210]   --->   Operation 220 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 221 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_7, i32 0" [./ComponentStream.h:210]   --->   Operation 221 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 222 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_0, i32 0" [./ComponentStream.h:210]   --->   Operation 222 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 223 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_1, i32 0" [./ComponentStream.h:210]   --->   Operation 223 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 224 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_2, i32 0" [./ComponentStream.h:210]   --->   Operation 224 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 225 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_3, i32 0" [./ComponentStream.h:210]   --->   Operation 225 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 226 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_4, i32 0" [./ComponentStream.h:210]   --->   Operation 226 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 227 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_5, i32 0" [./ComponentStream.h:210]   --->   Operation 227 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 228 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_6, i32 0" [./ComponentStream.h:210]   --->   Operation 228 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 229 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_7, i32 0" [./ComponentStream.h:210]   --->   Operation 229 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 230 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_0, i32 0" [./ComponentStream.h:210]   --->   Operation 230 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 231 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_1, i32 0" [./ComponentStream.h:210]   --->   Operation 231 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 232 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_2, i32 0" [./ComponentStream.h:210]   --->   Operation 232 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 233 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_3, i32 0" [./ComponentStream.h:210]   --->   Operation 233 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 234 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_4, i32 0" [./ComponentStream.h:210]   --->   Operation 234 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 235 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_5, i32 0" [./ComponentStream.h:210]   --->   Operation 235 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 236 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_6, i32 0" [./ComponentStream.h:210]   --->   Operation 236 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 237 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_3_7, i32 0" [./ComponentStream.h:210]   --->   Operation 237 'write' 'write_ln210' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln210 = br void %V.i8.2.7.exit" [./ComponentStream.h:210]   --->   Operation 238 'br' 'br_ln210' <Predicate = (s1_load == 1)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_0_0, i32 0" [./ComponentStream.h:210]   --->   Operation 239 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 240 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_0_1, i32 0" [./ComponentStream.h:210]   --->   Operation 240 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 241 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_0_2, i32 0" [./ComponentStream.h:210]   --->   Operation 241 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 242 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_0_3, i32 0" [./ComponentStream.h:210]   --->   Operation 242 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 243 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_0_4, i32 0" [./ComponentStream.h:210]   --->   Operation 243 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 244 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_0_5, i32 0" [./ComponentStream.h:210]   --->   Operation 244 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 245 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_0_6, i32 0" [./ComponentStream.h:210]   --->   Operation 245 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 246 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_0_7, i32 0" [./ComponentStream.h:210]   --->   Operation 246 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 247 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_0, i32 0" [./ComponentStream.h:210]   --->   Operation 247 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 248 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_1, i32 0" [./ComponentStream.h:210]   --->   Operation 248 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 249 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_2, i32 0" [./ComponentStream.h:210]   --->   Operation 249 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 250 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_3, i32 0" [./ComponentStream.h:210]   --->   Operation 250 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 251 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_4, i32 0" [./ComponentStream.h:210]   --->   Operation 251 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 252 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_5, i32 0" [./ComponentStream.h:210]   --->   Operation 252 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 253 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_6, i32 0" [./ComponentStream.h:210]   --->   Operation 253 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 254 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_1_7, i32 0" [./ComponentStream.h:210]   --->   Operation 254 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 255 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_0, i32 0" [./ComponentStream.h:210]   --->   Operation 255 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 256 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_1, i32 0" [./ComponentStream.h:210]   --->   Operation 256 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 257 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_2, i32 0" [./ComponentStream.h:210]   --->   Operation 257 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 258 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_3, i32 0" [./ComponentStream.h:210]   --->   Operation 258 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 259 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_4, i32 0" [./ComponentStream.h:210]   --->   Operation 259 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 260 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_5, i32 0" [./ComponentStream.h:210]   --->   Operation 260 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 261 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_6, i32 0" [./ComponentStream.h:210]   --->   Operation 261 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 262 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_2_7, i32 0" [./ComponentStream.h:210]   --->   Operation 262 'write' 'write_ln210' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln210 = br void %V.i8.2.7.exit" [./ComponentStream.h:210]   --->   Operation 263 'br' 'br_ln210' <Predicate = (s1_load == 0)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_0, i32 0" [./ComponentStream.h:210]   --->   Operation 264 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 265 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_1, i32 0" [./ComponentStream.h:210]   --->   Operation 265 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 266 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_2, i32 0" [./ComponentStream.h:210]   --->   Operation 266 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 267 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_3, i32 0" [./ComponentStream.h:210]   --->   Operation 267 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 268 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_4, i32 0" [./ComponentStream.h:210]   --->   Operation 268 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 269 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_5, i32 0" [./ComponentStream.h:210]   --->   Operation 269 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 270 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_6, i32 0" [./ComponentStream.h:210]   --->   Operation 270 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 271 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_6_7, i32 0" [./ComponentStream.h:210]   --->   Operation 271 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 272 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_0, i32 0" [./ComponentStream.h:210]   --->   Operation 272 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 273 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_1, i32 0" [./ComponentStream.h:210]   --->   Operation 273 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 274 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_2, i32 0" [./ComponentStream.h:210]   --->   Operation 274 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 275 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_3, i32 0" [./ComponentStream.h:210]   --->   Operation 275 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 276 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_4, i32 0" [./ComponentStream.h:210]   --->   Operation 276 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 277 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_5, i32 0" [./ComponentStream.h:210]   --->   Operation 277 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 278 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_6, i32 0" [./ComponentStream.h:210]   --->   Operation 278 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 279 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_7_7, i32 0" [./ComponentStream.h:210]   --->   Operation 279 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 280 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_8_0, i32 0" [./ComponentStream.h:210]   --->   Operation 280 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 281 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_8_1, i32 0" [./ComponentStream.h:210]   --->   Operation 281 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 282 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_8_2, i32 0" [./ComponentStream.h:210]   --->   Operation 282 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 283 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_8_3, i32 0" [./ComponentStream.h:210]   --->   Operation 283 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 284 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_8_4, i32 0" [./ComponentStream.h:210]   --->   Operation 284 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 285 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_8_5, i32 0" [./ComponentStream.h:210]   --->   Operation 285 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 286 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_8_6, i32 0" [./ComponentStream.h:210]   --->   Operation 286 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 287 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_out4_8_7, i32 0" [./ComponentStream.h:210]   --->   Operation 287 'write' 'write_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln210 = br void %V.i8.2.7.exit" [./ComponentStream.h:210]   --->   Operation 288 'br' 'br_ln210' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.42ns)   --->   "%ret_ln213 = ret" [./ComponentStream.h:213]   --->   Operation 289 'ret' 'ret_ln213' <Predicate = (!icmp_ln181)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.571ns, clock uncertainty: 0.964ns.

 <State 1>: 1.897ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 's1' [194]  (0.427 ns)
	'load' operation 3 bit ('s1_load', ./ComponentStream.h:180) on local variable 's1' [197]  (0.000 ns)
	'add' operation 4 bit ('s', ./ComponentStream.h:181) [384]  (0.673 ns)
	'icmp' operation 1 bit ('icmp_ln181', ./ComponentStream.h:181) [386]  (0.797 ns)

 <State 2>: 1.303ns
The critical path consists of the following:
	fifo write operation ('write_ln210', ./ComponentStream.h:210) on port 'sum_out4_5_0' (./ComponentStream.h:210) [280]  (1.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
