library verilog;
use verilog.vl_types.all;
entity MainMem is
end MainMem;
