

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'
================================================================
* Date:           Sat May  4 12:09:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.295 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        9|    32775|  29.700 ns|  0.108 ms|    9|  32775|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterOutRow_MMIterOutCol  |        7|    32773|         8|          2|          1|  1 ~ 16384|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    240|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     120|     63|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    169|    -|
|Register         |        -|    -|     286|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     406|    504|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+----+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------+--------------------+---------+----+----+----+-----+
    |lshr_8ns_8ns_8_2_1_U188  |lshr_8ns_8ns_8_2_1  |        0|   0|  40|  21|    0|
    |shl_8ns_3ns_8_2_1_U187   |shl_8ns_3ns_8_2_1   |        0|   0|  40|  21|    0|
    |shl_8ns_4ns_8_2_1_U186   |shl_8ns_4ns_8_2_1   |        0|   0|  40|  21|    0|
    +-------------------------+--------------------+---------+----+----+----+-----+
    |Total                    |                    |        0|   0| 120|  63|    0|
    +-------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1301_fu_198_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln1306_fu_233_p2              |         +|   0|  0|  16|          16|           1|
    |filled_next_fu_321_p2             |         +|   0|  0|   6|           4|           4|
    |sub_ln1324_fu_262_p2              |         -|   0|  0|   7|           4|           5|
    |sub_ln1332_1_fu_292_p2            |         -|   0|  0|   4|           1|           3|
    |sub_ln1332_fu_274_p2              |         -|   0|  0|   7|           4|           5|
    |ap_block_state4_pp0_stage1_iter1  |       and|   0|  0|   1|           1|           1|
    |ap_block_state8_pp0_stage1_iter3  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op41_read_state4     |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op76_write_state8    |       and|   0|  0|   1|           1|           1|
    |bLast_fu_223_p2                   |      icmp|   0|  0|  32|          32|          32|
    |icmp_ln1301_fu_193_p2             |      icmp|   0|  0|  32|          32|          32|
    |icmp_ln1306_fu_207_p2             |      icmp|   0|  0|  16|          16|          16|
    |icmp_ln1315_fu_228_p2             |      icmp|   0|  0|  32|          32|          32|
    |icmp_ln1324_fu_268_p2             |      icmp|   0|  0|   7|           5|           5|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   1|           1|           1|
    |ldata_din                         |        or|   0|  0|   8|           8|           8|
    |localbuffer_2_fu_358_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln1294_fu_212_p3           |    select|   0|  0|  16|           1|           1|
    |xf_bits_per_clock_fu_242_p3       |    select|   0|  0|   5|           1|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1333_fu_298_p2              |       xor|   0|  0|   5|           4|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 240|         199|         169|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  13|          3|    1|          3|
    |ap_done_int                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_conv3_i12_i_i933_pn_reg_161  |  13|          3|    4|         12|
    |ap_phi_reg_pp0_iter2_val_1_reg_149                |  13|          3|    8|         24|
    |ap_sig_allocacmp_j_load                           |   9|          2|   16|         32|
    |filled_fu_76                                      |   9|          2|    4|          8|
    |imgOutput_data_blk_n                              |   9|          2|    1|          2|
    |indvar_flatten_fu_88                              |   9|          2|   32|         64|
    |j_fu_84                                           |   9|          2|   16|         32|
    |ldata_blk_n                                       |   9|          2|    1|          2|
    |localbuffer_fu_80                                 |  13|          3|    8|         24|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 169|         38|   98|        217|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln1301_reg_431                                |  32|   0|   32|          0|
    |add_ln1306_reg_451                                |  16|   0|   16|          0|
    |ap_CS_fsm                                         |   2|   0|    2|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_conv3_i12_i_i933_pn_reg_161  |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter1_val_1_reg_149                |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_conv3_i12_i_i933_pn_reg_161  |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter2_val_1_reg_149                |   8|   0|    8|          0|
    |bLast_reg_442                                     |   1|   0|    1|          0|
    |filled_1_reg_468                                  |   4|   0|    4|          0|
    |filled_fu_76                                      |   4|   0|    4|          0|
    |icmp_ln1301_reg_427                               |   1|   0|    1|          0|
    |icmp_ln1315_reg_447                               |   1|   0|    1|          0|
    |icmp_ln1324_reg_475                               |   1|   0|    1|          0|
    |icmp_ln1324_reg_475_pp0_iter3_reg                 |   1|   0|    1|          0|
    |indvar_flatten_fu_88                              |  32|   0|   32|          0|
    |j_fu_84                                           |  16|   0|   16|          0|
    |localbuffer_fu_80                                 |   8|   0|    8|          0|
    |lshr_ln1332_reg_524                               |   8|   0|    8|          0|
    |select_ln1294_reg_436                             |  16|   0|   16|          0|
    |shl_ln1320_reg_509                                |   8|   0|    8|          0|
    |shl_ln1332_reg_514                                |   8|   0|    8|          0|
    |sub_ln1332_1_reg_489                              |   3|   0|    3|          0|
    |sub_ln1332_reg_479                                |   5|   0|    5|          0|
    |tmp_9_reg_484                                     |   1|   0|    1|          0|
    |tmp_9_reg_484_pp0_iter3_reg                       |   1|   0|    1|          0|
    |val_1_reg_149                                     |   8|   0|    8|          0|
    |val_reg_463                                       |   8|   0|    8|          0|
    |xf_bits_per_clock_reg_456                         |   4|   0|    4|          0|
    |icmp_ln1301_reg_427                               |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 286|  32|  223|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|imgOutput_data_dout            |   in|    8|     ap_fifo|                                             imgOutput_data|       pointer|
|imgOutput_data_num_data_valid  |   in|    3|     ap_fifo|                                             imgOutput_data|       pointer|
|imgOutput_data_fifo_cap        |   in|    3|     ap_fifo|                                             imgOutput_data|       pointer|
|imgOutput_data_empty_n         |   in|    1|     ap_fifo|                                             imgOutput_data|       pointer|
|imgOutput_data_read            |  out|    1|     ap_fifo|                                             imgOutput_data|       pointer|
|ldata_din                      |  out|    8|     ap_fifo|                                                      ldata|       pointer|
|ldata_num_data_valid           |   in|    3|     ap_fifo|                                                      ldata|       pointer|
|ldata_fifo_cap                 |   in|    3|     ap_fifo|                                                      ldata|       pointer|
|ldata_full_n                   |   in|    1|     ap_fifo|                                                      ldata|       pointer|
|ldata_write                    |  out|    1|     ap_fifo|                                                      ldata|       pointer|
|bound                          |   in|   32|     ap_none|                                                      bound|        scalar|
|empty                          |   in|   16|     ap_none|                                                      empty|        scalar|
|sub                            |   in|   32|     ap_none|                                                        sub|        scalar|
|last_blk_width_load            |   in|    4|     ap_none|                                        last_blk_width_load|        scalar|
|cols_bound_per_npc_load        |   in|   32|     ap_none|                                    cols_bound_per_npc_load|        scalar|
|localbuffer_out                |  out|    8|      ap_vld|                                            localbuffer_out|       pointer|
|localbuffer_out_ap_vld         |  out|    1|      ap_vld|                                            localbuffer_out|       pointer|
|filled_out                     |  out|    4|      ap_vld|                                                 filled_out|       pointer|
|filled_out_ap_vld              |  out|    1|      ap_vld|                                                 filled_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%filled = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1294]   --->   Operation 11 'alloca' 'filled' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%localbuffer = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1295]   --->   Operation 12 'alloca' 'localbuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1298]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1289]   --->   Operation 17 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1289]   --->   Operation 18 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1289]   --->   Operation 19 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1289]   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1289]   --->   Operation 21 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln1298 = store i16 0, i16 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1298]   --->   Operation 23 'store' 'store_ln1298' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.32ns)   --->   "%store_ln1295 = store i8 0, i8 %localbuffer" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1295]   --->   Operation 24 'store' 'store_ln1295' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln1294 = store i4 0, i4 %filled" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1294]   --->   Operation 25 'store' 'store_ln1294' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1301]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.89ns)   --->   "%icmp_ln1301 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1301]   --->   Operation 28 'icmp' 'icmp_ln1301' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.89ns)   --->   "%add_ln1301 = add i32 %indvar_flatten_load, i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1301]   --->   Operation 29 'add' 'add_ln1301' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1301 = br i1 %icmp_ln1301, void %for.inc35.loopexit, void %for.end37.loopexit.exitStub" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1301]   --->   Operation 30 'br' 'br_ln1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i16 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1306]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.54ns)   --->   "%icmp_ln1306 = icmp_eq  i16 %j_load, i16 %tmp" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1306]   --->   Operation 32 'icmp' 'icmp_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%select_ln1294 = select i1 %icmp_ln1306, i16 0, i16 %j_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1294]   --->   Operation 33 'select' 'select_ln1294' <Predicate = (!icmp_ln1301)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1306 = zext i16 %select_ln1294" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1306]   --->   Operation 34 'zext' 'zext_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.89ns)   --->   "%bLast = icmp_eq  i32 %sub_read, i32 %zext_ln1306" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1312]   --->   Operation 35 'icmp' 'bLast' <Predicate = (!icmp_ln1301)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.89ns)   --->   "%icmp_ln1315 = icmp_slt  i32 %zext_ln1306, i32 %cols_bound_per_npc_load_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1315]   --->   Operation 36 'icmp' 'icmp_ln1315' <Predicate = (!icmp_ln1301)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.54ns)   --->   "%add_ln1306 = add i16 %select_ln1294, i16 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1306]   --->   Operation 37 'add' 'add_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln1301 = store i32 %add_ln1301, i32 %indvar_flatten" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1301]   --->   Operation 38 'store' 'store_ln1301' <Predicate = (!icmp_ln1301)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 39 [1/1] (0.83ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_load_read, i4 8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1333]   --->   Operation 39 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1301)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.29ns)   --->   "%br_ln1315 = br i1 %icmp_ln1315, void %if.end14, void %if.then10" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1315]   --->   Operation 40 'br' 'br_ln1315' <Predicate = (!icmp_ln1301)> <Delay = 1.29>
ST_4 : Operation 41 [1/1] (1.20ns)   --->   "%val = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgOutput_data" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1316]   --->   Operation 41 'read' 'val' <Predicate = (!icmp_ln1301 & icmp_ln1315)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln1298 = store i16 %add_ln1306, i16 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1298]   --->   Operation 42 'store' 'store_ln1298' <Predicate = (!icmp_ln1301)> <Delay = 1.29>

State 5 <SV = 4> <Delay = 2.08>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%filled_1 = load i4 %filled" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1333]   --->   Operation 43 'load' 'filled_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 4096"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln1309 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1309]   --->   Operation 46 'specpipeline' 'specpipeline_ln1309' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1313 = zext i4 %xf_bits_per_clock" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1313]   --->   Operation 47 'zext' 'zext_ln1313' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.29ns)   --->   "%br_ln1316 = br void %if.end14" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1316]   --->   Operation 48 'br' 'br_ln1316' <Predicate = (!icmp_ln1301 & icmp_ln1315)> <Delay = 1.29>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1320_2 = zext i4 %filled_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1320]   --->   Operation 49 'zext' 'zext_ln1320_2' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.02ns)   --->   "%sub_ln1324 = sub i5 8, i5 %zext_ln1313" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1324]   --->   Operation 50 'sub' 'sub_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.02ns)   --->   "%icmp_ln1324 = icmp_sgt  i5 %sub_ln1324, i5 %zext_ln1320_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1324]   --->   Operation 51 'icmp' 'icmp_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1324 = br i1 %icmp_ln1324, void %if.else21_ifconv, void %if.end14.for.inc_crit_edge" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1324]   --->   Operation 52 'br' 'br_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.02ns)   --->   "%sub_ln1332 = sub i5 8, i5 %zext_ln1320_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 53 'sub' 'sub_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1332 = trunc i5 %sub_ln1332" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 54 'trunc' 'trunc_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %sub_ln1332, i32 4" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 55 'bitselect' 'tmp_9' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.76ns)   --->   "%sub_ln1332_1 = sub i3 0, i3 %trunc_ln1332" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 56 'sub' 'sub_ln1332_1' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.78ns)   --->   "%xor_ln1333 = xor i4 %xf_bits_per_clock, i4 8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1333]   --->   Operation 57 'xor' 'xor_ln1333' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.29ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.29>
ST_5 : Operation 59 [1/1] (1.29ns)   --->   "%br_ln1324 = br void %for.inc" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1324]   --->   Operation 59 'br' 'br_ln1324' <Predicate = (!icmp_ln1301 & icmp_ln1324)> <Delay = 1.29>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%val_1 = phi i8 %val, void %if.then10, i8 0, void %for.inc35.loopexit"   --->   Operation 60 'phi' 'val_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%filled_1cast = zext i4 %filled_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1320]   --->   Operation 61 'zext' 'filled_1cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (1.93ns)   --->   "%shl_ln1320 = shl i8 %val_1, i8 %filled_1cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1320]   --->   Operation 62 'shl' 'shl_ln1320' <Predicate = true> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1332 = zext i3 %sub_ln1332_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 63 'zext' 'zext_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & tmp_9)> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (1.93ns)   --->   "%shl_ln1332 = shl i8 %val_1, i8 %zext_ln1332" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 64 'shl' 'shl_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & tmp_9)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node filled_next)   --->   "%conv3_i12_i_i933_pn = phi i4 %xor_ln1333, void %if.else21_ifconv, i4 %xf_bits_per_clock, void %if.end14.for.inc_crit_edge"   --->   Operation 65 'phi' 'conv3_i12_i_i933_pn' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%filled_next = add i4 %conv3_i12_i_i933_pn, i4 %filled_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1333]   --->   Operation 66 'add' 'filled_next' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln1294 = store i4 %filled_next, i4 %filled" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1294]   --->   Operation 67 'store' 'store_ln1294' <Predicate = true> <Delay = 1.29>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln1306 = br void %for.body7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1306]   --->   Operation 68 'br' 'br_ln1306' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.93>
ST_7 : Operation 69 [1/2] (1.93ns)   --->   "%shl_ln1320 = shl i8 %val_1, i8 %filled_1cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1320]   --->   Operation 69 'shl' 'shl_ln1320' <Predicate = true> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1332 = sext i5 %sub_ln1332" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 70 'sext' 'sext_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_9)> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (1.93ns)   --->   "%shl_ln1332 = shl i8 %val_1, i8 %zext_ln1332" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 71 'shl' 'shl_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & tmp_9)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1332cast = trunc i32 %sext_ln1332" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 72 'trunc' 'sext_ln1332cast' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_9)> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (1.93ns)   --->   "%lshr_ln1332 = lshr i8 %val_1, i8 %sext_ln1332cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 73 'lshr' 'lshr_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_9)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%localbuffer_load_1 = load i8 %localbuffer"   --->   Operation 81 'load' 'localbuffer_load_1' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %localbuffer_out, i8 %localbuffer_load_1"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln1333 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %filled_out, i4 %filled_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1333]   --->   Operation 83 'write' 'write_ln1333' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln1301)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.13>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%localbuffer_load = load i8 %localbuffer" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1321]   --->   Operation 74 'load' 'localbuffer_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.80ns)   --->   "%localbuffer_1 = or i8 %shl_ln1320, i8 %localbuffer_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1321]   --->   Operation 75 'or' 'localbuffer_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (1.20ns)   --->   "%write_ln1331 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ldata, i8 %localbuffer_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1331]   --->   Operation 76 'write' 'write_ln1331' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 77 [1/2] (1.93ns)   --->   "%lshr_ln1332 = lshr i8 %val_1, i8 %sext_ln1332cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 77 'lshr' 'lshr_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_9)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.32ns)   --->   "%store_ln1295 = store i8 %localbuffer_1, i8 %localbuffer" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1295]   --->   Operation 78 'store' 'store_ln1295' <Predicate = (!icmp_ln1301 & icmp_ln1324)> <Delay = 1.32>

State 9 <SV = 8> <Delay = 1.77>
ST_9 : Operation 79 [1/1] (0.44ns)   --->   "%localbuffer_2 = select i1 %tmp_9, i8 %shl_ln1332, i8 %lshr_ln1332" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332]   --->   Operation 79 'select' 'localbuffer_2' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (1.32ns)   --->   "%store_ln1295 = store i8 %localbuffer_2, i8 %localbuffer" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1295]   --->   Operation 80 'store' 'store_ln1295' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.32>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_bound_per_npc_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgOutput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ localbuffer_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filled_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filled                       (alloca           ) [ 0111111000]
localbuffer                  (alloca           ) [ 0111111111]
j                            (alloca           ) [ 0111100000]
indvar_flatten               (alloca           ) [ 0111000000]
specinterface_ln0            (specinterface    ) [ 0000000000]
specinterface_ln0            (specinterface    ) [ 0000000000]
cols_bound_per_npc_load_read (read             ) [ 0111000000]
last_blk_width_load_read     (read             ) [ 0111100000]
sub_read                     (read             ) [ 0111000000]
tmp                          (read             ) [ 0010000000]
bound_read                   (read             ) [ 0010000000]
store_ln0                    (store            ) [ 0000000000]
store_ln1298                 (store            ) [ 0000000000]
store_ln1295                 (store            ) [ 0000000000]
store_ln1294                 (store            ) [ 0000000000]
br_ln0                       (br               ) [ 0000000000]
indvar_flatten_load          (load             ) [ 0000000000]
icmp_ln1301                  (icmp             ) [ 0111111111]
add_ln1301                   (add              ) [ 0101000000]
br_ln1301                    (br               ) [ 0000000000]
j_load                       (load             ) [ 0000000000]
icmp_ln1306                  (icmp             ) [ 0000000000]
select_ln1294                (select           ) [ 0101000000]
zext_ln1306                  (zext             ) [ 0000000000]
bLast                        (icmp             ) [ 0010100000]
icmp_ln1315                  (icmp             ) [ 0110111111]
add_ln1306                   (add              ) [ 0010100000]
store_ln1301                 (store            ) [ 0000000000]
xf_bits_per_clock            (select           ) [ 0110011000]
br_ln1315                    (br               ) [ 0110111000]
val                          (read             ) [ 0110111000]
store_ln1298                 (store            ) [ 0000000000]
filled_1                     (load             ) [ 0110001100]
specloopname_ln0             (specloopname     ) [ 0000000000]
speclooptripcount_ln0        (speclooptripcount) [ 0000000000]
specpipeline_ln1309          (specpipeline     ) [ 0000000000]
zext_ln1313                  (zext             ) [ 0000000000]
br_ln1316                    (br               ) [ 0110111000]
zext_ln1320_2                (zext             ) [ 0000000000]
sub_ln1324                   (sub              ) [ 0000000000]
icmp_ln1324                  (icmp             ) [ 0110011111]
br_ln1324                    (br               ) [ 0000000000]
sub_ln1332                   (sub              ) [ 0110001100]
trunc_ln1332                 (trunc            ) [ 0000000000]
tmp_9                        (bitselect        ) [ 0110001111]
sub_ln1332_1                 (sub              ) [ 0010001000]
xor_ln1333                   (xor              ) [ 0110011000]
br_ln0                       (br               ) [ 0110011000]
br_ln1324                    (br               ) [ 0110011000]
val_1                        (phi              ) [ 0110001110]
filled_1cast                 (zext             ) [ 0100000100]
zext_ln1332                  (zext             ) [ 0100000100]
conv3_i12_i_i933_pn          (phi              ) [ 0010001000]
filled_next                  (add              ) [ 0000000000]
store_ln1294                 (store            ) [ 0000000000]
br_ln1306                    (br               ) [ 0000000000]
shl_ln1320                   (shl              ) [ 0010000010]
sext_ln1332                  (sext             ) [ 0000000000]
shl_ln1332                   (shl              ) [ 0110000011]
sext_ln1332cast              (trunc            ) [ 0010000010]
localbuffer_load             (load             ) [ 0000000000]
localbuffer_1                (or               ) [ 0000000000]
write_ln1331                 (write            ) [ 0000000000]
lshr_ln1332                  (lshr             ) [ 0100000001]
store_ln1295                 (store            ) [ 0000000000]
localbuffer_2                (select           ) [ 0000000000]
store_ln1295                 (store            ) [ 0000000000]
localbuffer_load_1           (load             ) [ 0000000000]
write_ln0                    (write            ) [ 0000000000]
write_ln1333                 (write            ) [ 0000000000]
ret_ln0                      (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="last_blk_width_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols_bound_per_npc_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imgOutput_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ldata">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="localbuffer_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localbuffer_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filled_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filled_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MMIterOutRow_MMIterOutCol_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="filled_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filled/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="localbuffer_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localbuffer/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cols_bound_per_npc_load_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_load_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="last_blk_width_load_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_load_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bound_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="val_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln1331_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1331/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln1333_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="2"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1333/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="val_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="val_1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="2"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="2"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_1/6 "/>
</bind>
</comp>

<comp id="161" class="1005" name="conv3_i12_i_i933_pn_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv3_i12_i_i933_pn (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv3_i12_i_i933_pn_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="4" slack="2"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv3_i12_i_i933_pn/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln1298_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1298/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln1295_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1295/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln1294_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1294/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln1301_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1301/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln1301_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1301/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln1306_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="1"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1306/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln1294_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1294/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln1306_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1306/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="bLast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln1315_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1315/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln1306_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1306/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln1301_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="2"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1301/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xf_bits_per_clock_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="4" slack="3"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln1298_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="0" index="1" bw="16" slack="3"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1298/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="filled_1_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="4"/>
<pin id="254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filled_1/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln1313_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1313/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln1320_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1320_2/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln1324_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1324/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln1324_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1324/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub_ln1332_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1332/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln1332_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1332/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_9_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln1332_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1332_1/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xor_ln1333_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1333/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="filled_1cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="filled_1cast/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1320/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln1332_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1332/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1332/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="filled_next_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="1"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filled_next/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln1294_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="5"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1294/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln1332_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="2"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1332/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln1332cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln1332cast/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1332/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="localbuffer_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="7"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_load/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="localbuffer_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="localbuffer_1/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln1295_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="7"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1295/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="localbuffer_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="4"/>
<pin id="360" dir="0" index="1" bw="8" slack="2"/>
<pin id="361" dir="0" index="2" bw="8" slack="1"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_2/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln1295_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="8"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1295/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="localbuffer_load_1_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="6"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_load_1/7 "/>
</bind>
</comp>

<comp id="372" class="1005" name="filled_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filled "/>
</bind>
</comp>

<comp id="379" class="1005" name="localbuffer_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="localbuffer "/>
</bind>
</comp>

<comp id="388" class="1005" name="j_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="395" class="1005" name="indvar_flatten_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="402" class="1005" name="cols_bound_per_npc_load_read_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2"/>
<pin id="404" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_load_read "/>
</bind>
</comp>

<comp id="407" class="1005" name="last_blk_width_load_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="3"/>
<pin id="409" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="last_blk_width_load_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="sub_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="1"/>
<pin id="419" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="422" class="1005" name="bound_read_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="427" class="1005" name="icmp_ln1301_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1301 "/>
</bind>
</comp>

<comp id="431" class="1005" name="add_ln1301_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1301 "/>
</bind>
</comp>

<comp id="436" class="1005" name="select_ln1294_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1294 "/>
</bind>
</comp>

<comp id="442" class="1005" name="bLast_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="447" class="1005" name="icmp_ln1315_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1315 "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln1306_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1306 "/>
</bind>
</comp>

<comp id="456" class="1005" name="xf_bits_per_clock_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xf_bits_per_clock "/>
</bind>
</comp>

<comp id="463" class="1005" name="val_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="2"/>
<pin id="465" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="468" class="1005" name="filled_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="1"/>
<pin id="470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filled_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln1324_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1324 "/>
</bind>
</comp>

<comp id="479" class="1005" name="sub_ln1332_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="2"/>
<pin id="481" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln1332 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_9_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="489" class="1005" name="sub_ln1332_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="1"/>
<pin id="491" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1332_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="xor_ln1333_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln1333 "/>
</bind>
</comp>

<comp id="499" class="1005" name="filled_1cast_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="1"/>
<pin id="501" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="filled_1cast "/>
</bind>
</comp>

<comp id="504" class="1005" name="zext_ln1332_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1332 "/>
</bind>
</comp>

<comp id="509" class="1005" name="shl_ln1320_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1320 "/>
</bind>
</comp>

<comp id="514" class="1005" name="shl_ln1332_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="2"/>
<pin id="516" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln1332 "/>
</bind>
</comp>

<comp id="519" class="1005" name="sext_ln1332cast_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1332cast "/>
</bind>
</comp>

<comp id="524" class="1005" name="lshr_ln1332_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1332 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="204" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="255" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="258" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="258" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="274" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="280" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="153" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="319"><net_src comp="153" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="164" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="149" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="352"><net_src comp="347" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="367"><net_src comp="358" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="375"><net_src comp="76" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="382"><net_src comp="80" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="391"><net_src comp="84" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="398"><net_src comp="88" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="405"><net_src comp="92" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="410"><net_src comp="98" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="415"><net_src comp="104" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="420"><net_src comp="110" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="425"><net_src comp="116" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="430"><net_src comp="193" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="198" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="439"><net_src comp="212" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="445"><net_src comp="223" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="450"><net_src comp="228" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="233" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="459"><net_src comp="242" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="466"><net_src comp="122" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="471"><net_src comp="252" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="478"><net_src comp="268" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="274" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="487"><net_src comp="284" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="492"><net_src comp="292" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="497"><net_src comp="298" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="502"><net_src comp="303" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="507"><net_src comp="312" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="512"><net_src comp="306" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="517"><net_src comp="315" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="522"><net_src comp="334" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="527"><net_src comp="338" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="358" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput_data | {}
	Port: ldata | {8 }
	Port: localbuffer_out | {7 }
	Port: filled_out | {7 }
 - Input state : 
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : bound | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : empty | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : sub | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : last_blk_width_load | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : cols_bound_per_npc_load | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : imgOutput_data | {4 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : ldata | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln1298 : 1
		store_ln1295 : 1
		store_ln1294 : 1
	State 2
		icmp_ln1301 : 1
		add_ln1301 : 1
		br_ln1301 : 2
		icmp_ln1306 : 1
		select_ln1294 : 2
	State 3
		bLast : 1
		icmp_ln1315 : 1
	State 4
	State 5
		zext_ln1320_2 : 1
		sub_ln1324 : 1
		icmp_ln1324 : 2
		br_ln1324 : 3
		sub_ln1332 : 2
		trunc_ln1332 : 3
		tmp_9 : 3
		sub_ln1332_1 : 4
	State 6
		shl_ln1320 : 1
		shl_ln1332 : 1
		filled_next : 1
		store_ln1294 : 2
	State 7
		sext_ln1332cast : 1
		lshr_ln1332 : 2
		write_ln0 : 1
	State 8
		localbuffer_1 : 1
		write_ln1331 : 1
		store_ln1295 : 1
	State 9
		store_ln1295 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|    shl   |                grp_fu_306               |    40   |    21   |
|          |                grp_fu_315               |    40   |    21   |
|----------|-----------------------------------------|---------|---------|
|          |            icmp_ln1301_fu_193           |    0    |    32   |
|          |            icmp_ln1306_fu_207           |    0    |    16   |
|   icmp   |               bLast_fu_223              |    0    |    32   |
|          |            icmp_ln1315_fu_228           |    0    |    32   |
|          |            icmp_ln1324_fu_268           |    0    |    7    |
|----------|-----------------------------------------|---------|---------|
|   lshr   |                grp_fu_338               |    40   |    21   |
|----------|-----------------------------------------|---------|---------|
|          |            add_ln1301_fu_198            |    0    |    32   |
|    add   |            add_ln1306_fu_233            |    0    |    16   |
|          |            filled_next_fu_321           |    0    |    6    |
|----------|-----------------------------------------|---------|---------|
|          |           select_ln1294_fu_212          |    0    |    16   |
|  select  |         xf_bits_per_clock_fu_242        |    0    |    4    |
|          |           localbuffer_2_fu_358          |    0    |    8    |
|----------|-----------------------------------------|---------|---------|
|          |            sub_ln1324_fu_262            |    0    |    7    |
|    sub   |            sub_ln1332_fu_274            |    0    |    7    |
|          |           sub_ln1332_1_fu_292           |    0    |    4    |
|----------|-----------------------------------------|---------|---------|
|    or    |           localbuffer_1_fu_347          |    0    |    8    |
|----------|-----------------------------------------|---------|---------|
|    xor   |            xor_ln1333_fu_298            |    0    |    4    |
|----------|-----------------------------------------|---------|---------|
|          | cols_bound_per_npc_load_read_read_fu_92 |    0    |    0    |
|          |   last_blk_width_load_read_read_fu_98   |    0    |    0    |
|   read   |           sub_read_read_fu_104          |    0    |    0    |
|          |             tmp_read_fu_110             |    0    |    0    |
|          |          bound_read_read_fu_116         |    0    |    0    |
|          |             val_read_fu_122             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |        write_ln1331_write_fu_128        |    0    |    0    |
|   write  |          write_ln0_write_fu_135         |    0    |    0    |
|          |        write_ln1333_write_fu_142        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |            zext_ln1306_fu_220           |    0    |    0    |
|          |            zext_ln1313_fu_255           |    0    |    0    |
|   zext   |           zext_ln1320_2_fu_258          |    0    |    0    |
|          |           filled_1cast_fu_303           |    0    |    0    |
|          |            zext_ln1332_fu_312           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |           trunc_ln1332_fu_280           |    0    |    0    |
|          |          sext_ln1332cast_fu_334         |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
| bitselect|               tmp_9_fu_284              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   sext   |            sext_ln1332_fu_331           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |   120   |   294   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|         add_ln1301_reg_431         |   32   |
|         add_ln1306_reg_451         |   16   |
|            bLast_reg_442           |    1   |
|         bound_read_reg_422         |   32   |
|cols_bound_per_npc_load_read_reg_402|   32   |
|     conv3_i12_i_i933_pn_reg_161    |    4   |
|          filled_1_reg_468          |    4   |
|        filled_1cast_reg_499        |    8   |
|           filled_reg_372           |    4   |
|         icmp_ln1301_reg_427        |    1   |
|         icmp_ln1315_reg_447        |    1   |
|         icmp_ln1324_reg_475        |    1   |
|       indvar_flatten_reg_395       |   32   |
|              j_reg_388             |   16   |
|  last_blk_width_load_read_reg_407  |    4   |
|         localbuffer_reg_379        |    8   |
|         lshr_ln1332_reg_524        |    8   |
|        select_ln1294_reg_436       |   16   |
|       sext_ln1332cast_reg_519      |    8   |
|         shl_ln1320_reg_509         |    8   |
|         shl_ln1332_reg_514         |    8   |
|        sub_ln1332_1_reg_489        |    3   |
|         sub_ln1332_reg_479         |    5   |
|          sub_read_reg_412          |   32   |
|            tmp_9_reg_484           |    1   |
|             tmp_reg_417            |   16   |
|            val_1_reg_149           |    8   |
|             val_reg_463            |    8   |
|      xf_bits_per_clock_reg_456     |    4   |
|         xor_ln1333_reg_494         |    4   |
|         zext_ln1332_reg_504        |    8   |
+------------------------------------+--------+
|                Total               |   333  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| val_1_reg_149 |  p0  |   2  |   8  |   16   ||    9    |
|   grp_fu_306  |  p1  |   2  |   4  |    8   ||    9    |
|   grp_fu_315  |  p1  |   2  |   3  |    6   ||    9    |
|   grp_fu_338  |  p1  |   2  |   8  |   16   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   46   ||  5.192  ||    36   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   120  |   294  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   36   |
|  Register |    -   |   333  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   453  |   330  |
+-----------+--------+--------+--------+
