// Seed: 3736322721
`define pp_11 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output tri0 id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    output id_8,
    inout id_9,
    output logic id_10
);
  assign id_3[1] = 1;
endmodule
