{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 11:07:15 2021 " "Info: Processing started: Thu Oct 28 11:07:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sevenLed -c sevenLed " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sevenLed -c sevenLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cnt_scan\[15\] " "Info: Detected ripple clock \"cnt_scan\[15\]\" as buffer" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 37 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt_scan\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register c1\[17\] register c1\[0\] 10.81 MHz 92.496 ns Internal " "Info: Clock \"clk\" has Internal fmax of 10.81 MHz between source register \"c1\[17\]\" and destination register \"c1\[0\]\" (period= 92.496 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "91.787 ns + Longest register register " "Info: + Longest register to register delay is 91.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c1\[17\] 1 REG LC_X11_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y7_N1; Fanout = 4; REG Node = 'c1\[17\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c1[17] } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.249 ns) + CELL(0.914 ns) 4.163 ns LessThan0~696 2 COMB LC_X11_Y4_N9 1 " "Info: 2: + IC(3.249 ns) + CELL(0.914 ns) = 4.163 ns; Loc. = LC_X11_Y4_N9; Fanout = 1; COMB Node = 'LessThan0~696'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.163 ns" { c1[17] LessThan0~696 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.914 ns) 6.878 ns LessThan0~697 3 COMB LC_X7_Y4_N1 1 " "Info: 3: + IC(1.801 ns) + CELL(0.914 ns) = 6.878 ns; Loc. = LC_X7_Y4_N1; Fanout = 1; COMB Node = 'LessThan0~697'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { LessThan0~696 LessThan0~697 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.383 ns LessThan0~702 4 COMB LC_X7_Y4_N2 5 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.383 ns; Loc. = LC_X7_Y4_N2; Fanout = 5; COMB Node = 'LessThan0~702'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan0~697 LessThan0~702 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.954 ns) 9.045 ns Add1~478 5 COMB LC_X7_Y4_N4 6 " "Info: 5: + IC(0.708 ns) + CELL(0.954 ns) = 9.045 ns; Loc. = LC_X7_Y4_N4; Fanout = 6; COMB Node = 'Add1~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { LessThan0~702 Add1~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 9.394 ns Add1~488 6 COMB LC_X7_Y4_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 9.394 ns; Loc. = LC_X7_Y4_N9; Fanout = 6; COMB Node = 'Add1~488'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add1~478 Add1~488 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 9.640 ns Add1~498 7 COMB LC_X8_Y4_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 9.640 ns; Loc. = LC_X8_Y4_N4; Fanout = 6; COMB Node = 'Add1~498'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add1~488 Add1~498 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 9.989 ns Add1~508 8 COMB LC_X8_Y4_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.349 ns) = 9.989 ns; Loc. = LC_X8_Y4_N9; Fanout = 6; COMB Node = 'Add1~508'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add1~498 Add1~508 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 11.223 ns Add1~519 9 COMB LC_X9_Y4_N3 4 " "Info: 9: + IC(0.000 ns) + CELL(1.234 ns) = 11.223 ns; Loc. = LC_X9_Y4_N3; Fanout = 4; COMB Node = 'Add1~519'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add1~508 Add1~519 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.511 ns) 13.489 ns Equal1~575 10 COMB LC_X10_Y4_N6 1 " "Info: 10: + IC(1.755 ns) + CELL(0.511 ns) = 13.489 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; COMB Node = 'Equal1~575'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { Add1~519 Equal1~575 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.511 ns) 16.565 ns Equal1~577 11 COMB LC_X7_Y5_N1 1 " "Info: 11: + IC(2.565 ns) + CELL(0.511 ns) = 16.565 ns; Loc. = LC_X7_Y5_N1; Fanout = 1; COMB Node = 'Equal1~577'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { Equal1~575 Equal1~577 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 17.070 ns Equal1~580 12 COMB LC_X7_Y5_N2 5 " "Info: 12: + IC(0.305 ns) + CELL(0.200 ns) = 17.070 ns; Loc. = LC_X7_Y5_N2; Fanout = 5; COMB Node = 'Equal1~580'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal1~577 Equal1~580 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.954 ns) 18.732 ns Add2~540 13 COMB LC_X7_Y5_N4 6 " "Info: 13: + IC(0.708 ns) + CELL(0.954 ns) = 18.732 ns; Loc. = LC_X7_Y5_N4; Fanout = 6; COMB Node = 'Add2~540'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { Equal1~580 Add2~540 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 19.081 ns Add2~526 14 COMB LC_X7_Y5_N9 6 " "Info: 14: + IC(0.000 ns) + CELL(0.349 ns) = 19.081 ns; Loc. = LC_X7_Y5_N9; Fanout = 6; COMB Node = 'Add2~526'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add2~540 Add2~526 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 19.327 ns Add2~480 15 COMB LC_X8_Y5_N4 6 " "Info: 15: + IC(0.000 ns) + CELL(0.246 ns) = 19.327 ns; Loc. = LC_X8_Y5_N4; Fanout = 6; COMB Node = 'Add2~480'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add2~526 Add2~480 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 19.676 ns Add2~490 16 COMB LC_X8_Y5_N9 6 " "Info: 16: + IC(0.000 ns) + CELL(0.349 ns) = 19.676 ns; Loc. = LC_X8_Y5_N9; Fanout = 6; COMB Node = 'Add2~490'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add2~480 Add2~490 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 19.922 ns Add2~500 17 COMB LC_X9_Y5_N4 6 " "Info: 17: + IC(0.000 ns) + CELL(0.246 ns) = 19.922 ns; Loc. = LC_X9_Y5_N4; Fanout = 6; COMB Node = 'Add2~500'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add2~490 Add2~500 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 20.897 ns Add2~503 18 COMB LC_X9_Y5_N6 4 " "Info: 18: + IC(0.000 ns) + CELL(0.975 ns) = 20.897 ns; Loc. = LC_X9_Y5_N6; Fanout = 4; COMB Node = 'Add2~503'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add2~500 Add2~503 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.511 ns) 23.308 ns always1~1377 19 COMB LC_X10_Y5_N9 1 " "Info: 19: + IC(1.900 ns) + CELL(0.511 ns) = 23.308 ns; Loc. = LC_X10_Y5_N9; Fanout = 1; COMB Node = 'always1~1377'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { Add2~503 always1~1377 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.511 ns) 25.683 ns always1~1378 20 COMB LC_X6_Y5_N5 1 " "Info: 20: + IC(1.864 ns) + CELL(0.511 ns) = 25.683 ns; Loc. = LC_X6_Y5_N5; Fanout = 1; COMB Node = 'always1~1378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { always1~1377 always1~1378 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.511 ns) 26.952 ns always1~1384 21 COMB LC_X6_Y5_N9 7 " "Info: 21: + IC(0.758 ns) + CELL(0.511 ns) = 26.952 ns; Loc. = LC_X6_Y5_N9; Fanout = 7; COMB Node = 'always1~1384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { always1~1378 always1~1384 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.954 ns) 30.195 ns Add3~478 22 COMB LC_X2_Y4_N4 6 " "Info: 22: + IC(2.289 ns) + CELL(0.954 ns) = 30.195 ns; Loc. = LC_X2_Y4_N4; Fanout = 6; COMB Node = 'Add3~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { always1~1384 Add3~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 30.544 ns Add3~488 23 COMB LC_X2_Y4_N9 6 " "Info: 23: + IC(0.000 ns) + CELL(0.349 ns) = 30.544 ns; Loc. = LC_X2_Y4_N9; Fanout = 6; COMB Node = 'Add3~488'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add3~478 Add3~488 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 30.790 ns Add3~498 24 COMB LC_X3_Y4_N4 6 " "Info: 24: + IC(0.000 ns) + CELL(0.246 ns) = 30.790 ns; Loc. = LC_X3_Y4_N4; Fanout = 6; COMB Node = 'Add3~498'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add3~488 Add3~498 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 31.139 ns Add3~508 25 COMB LC_X3_Y4_N9 6 " "Info: 25: + IC(0.000 ns) + CELL(0.349 ns) = 31.139 ns; Loc. = LC_X3_Y4_N9; Fanout = 6; COMB Node = 'Add3~508'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add3~498 Add3~508 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 32.373 ns Add3~513 26 COMB LC_X4_Y4_N2 4 " "Info: 26: + IC(0.000 ns) + CELL(1.234 ns) = 32.373 ns; Loc. = LC_X4_Y4_N2; Fanout = 4; COMB Node = 'Add3~513'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add3~508 Add3~513 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.914 ns) 34.948 ns Equal3~358 27 COMB LC_X1_Y4_N6 1 " "Info: 27: + IC(1.661 ns) + CELL(0.914 ns) = 34.948 ns; Loc. = LC_X1_Y4_N6; Fanout = 1; COMB Node = 'Equal3~358'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Add3~513 Equal3~358 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 36.220 ns Equal3~360 28 COMB LC_X1_Y4_N0 1 " "Info: 28: + IC(0.761 ns) + CELL(0.511 ns) = 36.220 ns; Loc. = LC_X1_Y4_N0; Fanout = 1; COMB Node = 'Equal3~360'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Equal3~358 Equal3~360 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.511 ns) 39.278 ns Equal3~363 29 COMB LC_X2_Y5_N0 9 " "Info: 29: + IC(2.547 ns) + CELL(0.511 ns) = 39.278 ns; Loc. = LC_X2_Y5_N0; Fanout = 9; COMB Node = 'Equal3~363'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { Equal3~360 Equal3~363 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.954 ns) 40.962 ns Add4~478 30 COMB LC_X2_Y5_N4 6 " "Info: 30: + IC(0.730 ns) + CELL(0.954 ns) = 40.962 ns; Loc. = LC_X2_Y5_N4; Fanout = 6; COMB Node = 'Add4~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { Equal3~363 Add4~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 41.311 ns Add4~486 31 COMB LC_X2_Y5_N9 6 " "Info: 31: + IC(0.000 ns) + CELL(0.349 ns) = 41.311 ns; Loc. = LC_X2_Y5_N9; Fanout = 6; COMB Node = 'Add4~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add4~478 Add4~486 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 41.557 ns Add4~496 32 COMB LC_X3_Y5_N4 6 " "Info: 32: + IC(0.000 ns) + CELL(0.246 ns) = 41.557 ns; Loc. = LC_X3_Y5_N4; Fanout = 6; COMB Node = 'Add4~496'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add4~486 Add4~496 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 41.906 ns Add4~506 33 COMB LC_X3_Y5_N9 6 " "Info: 33: + IC(0.000 ns) + CELL(0.349 ns) = 41.906 ns; Loc. = LC_X3_Y5_N9; Fanout = 6; COMB Node = 'Add4~506'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add4~496 Add4~506 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 42.152 ns Add4~516 34 COMB LC_X4_Y5_N4 6 " "Info: 34: + IC(0.000 ns) + CELL(0.246 ns) = 42.152 ns; Loc. = LC_X4_Y5_N4; Fanout = 6; COMB Node = 'Add4~516'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add4~506 Add4~516 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 42.501 ns Add4~526 35 COMB LC_X4_Y5_N9 6 " "Info: 35: + IC(0.000 ns) + CELL(0.349 ns) = 42.501 ns; Loc. = LC_X4_Y5_N9; Fanout = 6; COMB Node = 'Add4~526'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add4~516 Add4~526 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 43.735 ns Add4~529 36 COMB LC_X5_Y5_N1 4 " "Info: 36: + IC(0.000 ns) + CELL(1.234 ns) = 43.735 ns; Loc. = LC_X5_Y5_N1; Fanout = 4; COMB Node = 'Add4~529'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add4~526 Add4~529 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.740 ns) 45.197 ns always1~1392 37 COMB LC_X5_Y5_N8 1 " "Info: 37: + IC(0.722 ns) + CELL(0.740 ns) = 45.197 ns; Loc. = LC_X5_Y5_N8; Fanout = 1; COMB Node = 'always1~1392'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { Add4~529 always1~1392 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.511 ns) 47.491 ns always1~1393 38 COMB LC_X1_Y5_N8 1 " "Info: 38: + IC(1.783 ns) + CELL(0.511 ns) = 47.491 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; COMB Node = 'always1~1393'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { always1~1392 always1~1393 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.200 ns) 49.416 ns always1~1395 39 COMB LC_X1_Y7_N1 8 " "Info: 39: + IC(1.725 ns) + CELL(0.200 ns) = 49.416 ns; Loc. = LC_X1_Y7_N1; Fanout = 8; COMB Node = 'always1~1395'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { always1~1393 always1~1395 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.954 ns) 51.089 ns Add5~478 40 COMB LC_X1_Y7_N4 6 " "Info: 40: + IC(0.719 ns) + CELL(0.954 ns) = 51.089 ns; Loc. = LC_X1_Y7_N4; Fanout = 6; COMB Node = 'Add5~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { always1~1395 Add5~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 51.438 ns Add5~486 41 COMB LC_X1_Y7_N9 6 " "Info: 41: + IC(0.000 ns) + CELL(0.349 ns) = 51.438 ns; Loc. = LC_X1_Y7_N9; Fanout = 6; COMB Node = 'Add5~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add5~478 Add5~486 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 52.672 ns Add5~489 42 COMB LC_X2_Y7_N1 4 " "Info: 42: + IC(0.000 ns) + CELL(1.234 ns) = 52.672 ns; Loc. = LC_X2_Y7_N1; Fanout = 4; COMB Node = 'Add5~489'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add5~486 Add5~489 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.914 ns) 55.531 ns Equal5~571 43 COMB LC_X2_Y6_N0 1 " "Info: 43: + IC(1.945 ns) + CELL(0.914 ns) = 55.531 ns; Loc. = LC_X2_Y6_N0; Fanout = 1; COMB Node = 'Equal5~571'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { Add5~489 Equal5~571 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.914 ns) 57.560 ns Equal5~574 44 COMB LC_X3_Y6_N6 1 " "Info: 44: + IC(1.115 ns) + CELL(0.914 ns) = 57.560 ns; Loc. = LC_X3_Y6_N6; Fanout = 1; COMB Node = 'Equal5~574'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { Equal5~571 Equal5~574 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 58.831 ns Equal5~580 45 COMB LC_X3_Y6_N3 14 " "Info: 45: + IC(0.760 ns) + CELL(0.511 ns) = 58.831 ns; Loc. = LC_X3_Y6_N3; Fanout = 14; COMB Node = 'Equal5~580'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Equal5~574 Equal5~580 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(0.954 ns) 61.972 ns Add6~536 46 COMB LC_X5_Y7_N4 6 " "Info: 46: + IC(2.187 ns) + CELL(0.954 ns) = 61.972 ns; Loc. = LC_X5_Y7_N4; Fanout = 6; COMB Node = 'Add6~536'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { Equal5~580 Add6~536 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 62.321 ns Add6~534 47 COMB LC_X5_Y7_N9 6 " "Info: 47: + IC(0.000 ns) + CELL(0.349 ns) = 62.321 ns; Loc. = LC_X5_Y7_N9; Fanout = 6; COMB Node = 'Add6~534'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add6~536 Add6~534 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 62.567 ns Add6~486 48 COMB LC_X6_Y7_N4 6 " "Info: 48: + IC(0.000 ns) + CELL(0.246 ns) = 62.567 ns; Loc. = LC_X6_Y7_N4; Fanout = 6; COMB Node = 'Add6~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add6~534 Add6~486 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 63.542 ns Add6~489 49 COMB LC_X6_Y7_N6 5 " "Info: 49: + IC(0.000 ns) + CELL(0.975 ns) = 63.542 ns; Loc. = LC_X6_Y7_N6; Fanout = 5; COMB Node = 'Add6~489'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add6~486 Add6~489 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.372 ns) + CELL(0.740 ns) 69.654 ns always1~1362 50 COMB LC_X6_Y6_N6 1 " "Info: 50: + IC(5.372 ns) + CELL(0.740 ns) = 69.654 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; COMB Node = 'always1~1362'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { Add6~489 always1~1362 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 70.926 ns always1~1366 51 COMB LC_X6_Y6_N0 1 " "Info: 51: + IC(0.761 ns) + CELL(0.511 ns) = 70.926 ns; Loc. = LC_X6_Y6_N0; Fanout = 1; COMB Node = 'always1~1366'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { always1~1362 always1~1366 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.200 ns) 73.018 ns always1~1368 52 COMB LC_X9_Y7_N2 1 " "Info: 52: + IC(1.892 ns) + CELL(0.200 ns) = 73.018 ns; Loc. = LC_X9_Y7_N2; Fanout = 1; COMB Node = 'always1~1368'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { always1~1366 always1~1368 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 73.947 ns always1~1371 53 COMB LC_X9_Y7_N1 6 " "Info: 53: + IC(0.729 ns) + CELL(0.200 ns) = 73.947 ns; Loc. = LC_X9_Y7_N1; Fanout = 6; COMB Node = 'always1~1371'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { always1~1368 always1~1371 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.954 ns) 75.630 ns Add7~478 54 COMB LC_X9_Y7_N4 9 " "Info: 54: + IC(0.729 ns) + CELL(0.954 ns) = 75.630 ns; Loc. = LC_X9_Y7_N4; Fanout = 9; COMB Node = 'Add7~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { always1~1371 Add7~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 75.979 ns Add7~486 55 COMB LC_X9_Y7_N9 8 " "Info: 55: + IC(0.000 ns) + CELL(0.349 ns) = 75.979 ns; Loc. = LC_X9_Y7_N9; Fanout = 8; COMB Node = 'Add7~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add7~478 Add7~486 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 76.225 ns Add7~498 56 COMB LC_X10_Y7_N4 10 " "Info: 56: + IC(0.000 ns) + CELL(0.246 ns) = 76.225 ns; Loc. = LC_X10_Y7_N4; Fanout = 10; COMB Node = 'Add7~498'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add7~486 Add7~498 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 76.574 ns Add7~508 57 COMB LC_X10_Y7_N9 10 " "Info: 57: + IC(0.000 ns) + CELL(0.349 ns) = 76.574 ns; Loc. = LC_X10_Y7_N9; Fanout = 10; COMB Node = 'Add7~508'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add7~498 Add7~508 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 77.808 ns Add7~515 58 COMB LC_X11_Y7_N3 1 " "Info: 58: + IC(0.000 ns) + CELL(1.234 ns) = 77.808 ns; Loc. = LC_X11_Y7_N3; Fanout = 1; COMB Node = 'Add7~515'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add7~508 Add7~515 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.511 ns) 80.391 ns Equal7~358 59 COMB LC_X12_Y7_N8 1 " "Info: 59: + IC(2.072 ns) + CELL(0.511 ns) = 80.391 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; COMB Node = 'Equal7~358'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { Add7~515 Equal7~358 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.410 ns) + CELL(0.511 ns) 85.312 ns Equal7~360 60 COMB LC_X11_Y6_N6 1 " "Info: 60: + IC(4.410 ns) + CELL(0.511 ns) = 85.312 ns; Loc. = LC_X11_Y6_N6; Fanout = 1; COMB Node = 'Equal7~360'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { Equal7~358 Equal7~360 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 85.817 ns Equal7~363 61 COMB LC_X11_Y6_N7 61 " "Info: 61: + IC(0.305 ns) + CELL(0.200 ns) = 85.817 ns; Loc. = LC_X11_Y6_N7; Fanout = 61; COMB Node = 'Equal7~363'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal7~360 Equal7~363 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.787 ns) + CELL(1.183 ns) 91.787 ns c1\[0\] 62 REG LC_X6_Y4_N9 2 " "Info: 62: + IC(4.787 ns) + CELL(1.183 ns) = 91.787 ns; Loc. = LC_X6_Y4_N9; Fanout = 2; REG Node = 'c1\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.970 ns" { Equal7~363 c1[0] } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "35.868 ns ( 39.08 % ) " "Info: Total cell delay = 35.868 ns ( 39.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "55.919 ns ( 60.92 % ) " "Info: Total interconnect delay = 55.919 ns ( 60.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "91.787 ns" { c1[17] LessThan0~696 LessThan0~697 LessThan0~702 Add1~478 Add1~488 Add1~498 Add1~508 Add1~519 Equal1~575 Equal1~577 Equal1~580 Add2~540 Add2~526 Add2~480 Add2~490 Add2~500 Add2~503 always1~1377 always1~1378 always1~1384 Add3~478 Add3~488 Add3~498 Add3~508 Add3~513 Equal3~358 Equal3~360 Equal3~363 Add4~478 Add4~486 Add4~496 Add4~506 Add4~516 Add4~526 Add4~529 always1~1392 always1~1393 always1~1395 Add5~478 Add5~486 Add5~489 Equal5~571 Equal5~574 Equal5~580 Add6~536 Add6~534 Add6~486 Add6~489 always1~1362 always1~1366 always1~1368 always1~1371 Add7~478 Add7~486 Add7~498 Add7~508 Add7~515 Equal7~358 Equal7~360 Equal7~363 c1[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "91.787 ns" { c1[17] {} LessThan0~696 {} LessThan0~697 {} LessThan0~702 {} Add1~478 {} Add1~488 {} Add1~498 {} Add1~508 {} Add1~519 {} Equal1~575 {} Equal1~577 {} Equal1~580 {} Add2~540 {} Add2~526 {} Add2~480 {} Add2~490 {} Add2~500 {} Add2~503 {} always1~1377 {} always1~1378 {} always1~1384 {} Add3~478 {} Add3~488 {} Add3~498 {} Add3~508 {} Add3~513 {} Equal3~358 {} Equal3~360 {} Equal3~363 {} Add4~478 {} Add4~486 {} Add4~496 {} Add4~506 {} Add4~516 {} Add4~526 {} Add4~529 {} always1~1392 {} always1~1393 {} always1~1395 {} Add5~478 {} Add5~486 {} Add5~489 {} Equal5~571 {} Equal5~574 {} Equal5~580 {} Add6~536 {} Add6~534 {} Add6~486 {} Add6~489 {} always1~1362 {} always1~1366 {} always1~1368 {} always1~1371 {} Add7~478 {} Add7~486 {} Add7~498 {} Add7~508 {} Add7~515 {} Equal7~358 {} Equal7~360 {} Equal7~363 {} c1[0] {} } { 0.000ns 3.249ns 1.801ns 0.305ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 1.755ns 2.565ns 0.305ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.900ns 1.864ns 0.758ns 2.289ns 0.000ns 0.000ns 0.000ns 0.000ns 1.661ns 0.761ns 2.547ns 0.730ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.722ns 1.783ns 1.725ns 0.719ns 0.000ns 0.000ns 1.945ns 1.115ns 0.760ns 2.187ns 0.000ns 0.000ns 0.000ns 5.372ns 0.761ns 1.892ns 0.729ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 2.072ns 4.410ns 0.305ns 4.787ns } { 0.000ns 0.914ns 0.914ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 1.234ns 0.511ns 0.511ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.975ns 0.511ns 0.511ns 0.511ns 0.954ns 0.349ns 0.246ns 0.349ns 1.234ns 0.914ns 0.511ns 0.511ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.349ns 1.234ns 0.740ns 0.511ns 0.200ns 0.954ns 0.349ns 1.234ns 0.914ns 0.914ns 0.511ns 0.954ns 0.349ns 0.246ns 0.975ns 0.740ns 0.511ns 0.200ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 1.234ns 0.511ns 0.511ns 0.200ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.842 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N4 89 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N4; Fanout = 89; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns c1\[0\] 3 REG LC_X6_Y4_N9 2 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X6_Y4_N9; Fanout = 2; REG Node = 'c1\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 c1[0] } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 c1[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} c1[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.842 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N4 89 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N4; Fanout = 89; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns c1\[17\] 3 REG LC_X11_Y7_N1 4 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X11_Y7_N1; Fanout = 4; REG Node = 'c1\[17\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 c1[17] } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 c1[17] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} c1[17] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 c1[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} c1[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 c1[17] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} c1[17] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "91.787 ns" { c1[17] LessThan0~696 LessThan0~697 LessThan0~702 Add1~478 Add1~488 Add1~498 Add1~508 Add1~519 Equal1~575 Equal1~577 Equal1~580 Add2~540 Add2~526 Add2~480 Add2~490 Add2~500 Add2~503 always1~1377 always1~1378 always1~1384 Add3~478 Add3~488 Add3~498 Add3~508 Add3~513 Equal3~358 Equal3~360 Equal3~363 Add4~478 Add4~486 Add4~496 Add4~506 Add4~516 Add4~526 Add4~529 always1~1392 always1~1393 always1~1395 Add5~478 Add5~486 Add5~489 Equal5~571 Equal5~574 Equal5~580 Add6~536 Add6~534 Add6~486 Add6~489 always1~1362 always1~1366 always1~1368 always1~1371 Add7~478 Add7~486 Add7~498 Add7~508 Add7~515 Equal7~358 Equal7~360 Equal7~363 c1[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "91.787 ns" { c1[17] {} LessThan0~696 {} LessThan0~697 {} LessThan0~702 {} Add1~478 {} Add1~488 {} Add1~498 {} Add1~508 {} Add1~519 {} Equal1~575 {} Equal1~577 {} Equal1~580 {} Add2~540 {} Add2~526 {} Add2~480 {} Add2~490 {} Add2~500 {} Add2~503 {} always1~1377 {} always1~1378 {} always1~1384 {} Add3~478 {} Add3~488 {} Add3~498 {} Add3~508 {} Add3~513 {} Equal3~358 {} Equal3~360 {} Equal3~363 {} Add4~478 {} Add4~486 {} Add4~496 {} Add4~506 {} Add4~516 {} Add4~526 {} Add4~529 {} always1~1392 {} always1~1393 {} always1~1395 {} Add5~478 {} Add5~486 {} Add5~489 {} Equal5~571 {} Equal5~574 {} Equal5~580 {} Add6~536 {} Add6~534 {} Add6~486 {} Add6~489 {} always1~1362 {} always1~1366 {} always1~1368 {} always1~1371 {} Add7~478 {} Add7~486 {} Add7~498 {} Add7~508 {} Add7~515 {} Equal7~358 {} Equal7~360 {} Equal7~363 {} c1[0] {} } { 0.000ns 3.249ns 1.801ns 0.305ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 1.755ns 2.565ns 0.305ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.900ns 1.864ns 0.758ns 2.289ns 0.000ns 0.000ns 0.000ns 0.000ns 1.661ns 0.761ns 2.547ns 0.730ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.722ns 1.783ns 1.725ns 0.719ns 0.000ns 0.000ns 1.945ns 1.115ns 0.760ns 2.187ns 0.000ns 0.000ns 0.000ns 5.372ns 0.761ns 1.892ns 0.729ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 2.072ns 4.410ns 0.305ns 4.787ns } { 0.000ns 0.914ns 0.914ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 1.234ns 0.511ns 0.511ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.975ns 0.511ns 0.511ns 0.511ns 0.954ns 0.349ns 0.246ns 0.349ns 1.234ns 0.914ns 0.511ns 0.511ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.349ns 1.234ns 0.740ns 0.511ns 0.200ns 0.954ns 0.349ns 1.234ns 0.914ns 0.914ns 0.511ns 0.954ns 0.349ns 0.246ns 0.975ns 0.740ns 0.511ns 0.200ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 1.234ns 0.511ns 0.511ns 0.200ns 1.183ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 c1[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} c1[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 c1[17] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} c1[17] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "clk1 reset clk 1.844 ns register " "Info: tsu for register \"clk1\" (data pin = \"reset\", clock pin = \"clk\") is 1.844 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.192 ns + Longest pin register " "Info: + Longest pin to register delay is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_89 115 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 115; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.968 ns) + CELL(1.061 ns) 5.192 ns clk1 2 REG LC_X10_Y3_N4 89 " "Info: 2: + IC(2.968 ns) + CELL(1.061 ns) = 5.192 ns; Loc. = LC_X10_Y3_N4; Fanout = 89; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { reset clk1 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 42.84 % ) " "Info: Total cell delay = 2.224 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.968 ns ( 57.16 % ) " "Info: Total interconnect delay = 2.968 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 2.968ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns clk1 2 REG LC_X10_Y3_N4 89 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y3_N4; Fanout = 89; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk clk1 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 2.968ns } { 0.000ns 1.163ns 1.061ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[3\] scanout\[2\]~reg0 24.081 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[3\]\" through register \"scanout\[2\]~reg0\" is 24.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.382 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns cnt_scan\[15\] 2 REG LC_X12_Y1_N8 7 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y1_N8; Fanout = 7; REG Node = 'cnt_scan\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk cnt_scan[15] } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.407 ns) + CELL(0.918 ns) 10.382 ns scanout\[2\]~reg0 3 REG LC_X10_Y6_N7 23 " "Info: 3: + IC(5.407 ns) + CELL(0.918 ns) = 10.382 ns; Loc. = LC_X10_Y6_N7; Fanout = 23; REG Node = 'scanout\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.325 ns" { cnt_scan[15] scanout[2]~reg0 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.51 % ) " "Info: Total cell delay = 3.375 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.007 ns ( 67.49 % ) " "Info: Total interconnect delay = 7.007 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.382 ns" { clk cnt_scan[15] scanout[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.382 ns" { clk {} clk~combout {} cnt_scan[15] {} scanout[2]~reg0 {} } { 0.000ns 0.000ns 1.600ns 5.407ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 142 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.323 ns + Longest register pin " "Info: + Longest register to pin delay is 13.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scanout\[2\]~reg0 1 REG LC_X10_Y6_N7 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N7; Fanout = 23; REG Node = 'scanout\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scanout[2]~reg0 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.899 ns) + CELL(0.200 ns) 4.099 ns Mux3~39 2 COMB LC_X12_Y6_N5 1 " "Info: 2: + IC(3.899 ns) + CELL(0.200 ns) = 4.099 ns; Loc. = LC_X12_Y6_N5; Fanout = 1; COMB Node = 'Mux3~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { scanout[2]~reg0 Mux3~39 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.200 ns) 5.958 ns Mux3~40 3 COMB LC_X12_Y6_N9 1 " "Info: 3: + IC(1.659 ns) + CELL(0.200 ns) = 5.958 ns; Loc. = LC_X12_Y6_N9; Fanout = 1; COMB Node = 'Mux3~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { Mux3~39 Mux3~40 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.740 ns) 7.426 ns Mux3~41 4 COMB LC_X12_Y6_N6 1 " "Info: 4: + IC(0.728 ns) + CELL(0.740 ns) = 7.426 ns; Loc. = LC_X12_Y6_N6; Fanout = 1; COMB Node = 'Mux3~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { Mux3~40 Mux3~41 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.575 ns) + CELL(2.322 ns) 13.323 ns segout\[3\] 5 PIN PIN_130 0 " "Info: 5: + IC(3.575 ns) + CELL(2.322 ns) = 13.323 ns; Loc. = PIN_130; Fanout = 0; PIN Node = 'segout\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.897 ns" { Mux3~41 segout[3] } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.462 ns ( 25.99 % ) " "Info: Total cell delay = 3.462 ns ( 25.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.861 ns ( 74.01 % ) " "Info: Total interconnect delay = 9.861 ns ( 74.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.323 ns" { scanout[2]~reg0 Mux3~39 Mux3~40 Mux3~41 segout[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.323 ns" { scanout[2]~reg0 {} Mux3~39 {} Mux3~40 {} Mux3~41 {} segout[3] {} } { 0.000ns 3.899ns 1.659ns 0.728ns 3.575ns } { 0.000ns 0.200ns 0.200ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.382 ns" { clk cnt_scan[15] scanout[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.382 ns" { clk {} clk~combout {} cnt_scan[15] {} scanout[2]~reg0 {} } { 0.000ns 0.000ns 1.600ns 5.407ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.323 ns" { scanout[2]~reg0 Mux3~39 Mux3~40 Mux3~41 segout[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.323 ns" { scanout[2]~reg0 {} Mux3~39 {} Mux3~40 {} Mux3~41 {} segout[3] {} } { 0.000ns 3.899ns 1.659ns 0.728ns 3.575ns } { 0.000ns 0.200ns 0.200ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "clk1 reset clk -1.290 ns register " "Info: th for register \"clk1\" (data pin = \"reset\", clock pin = \"clk\") is -1.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns clk1 2 REG LC_X10_Y3_N4 89 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y3_N4; Fanout = 89; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk clk1 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.192 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_89 115 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 115; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.968 ns) + CELL(1.061 ns) 5.192 ns clk1 2 REG LC_X10_Y3_N4 89 " "Info: 2: + IC(2.968 ns) + CELL(1.061 ns) = 5.192 ns; Loc. = LC_X10_Y3_N4; Fanout = 89; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { reset clk1 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 42.84 % ) " "Info: Total cell delay = 2.224 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.968 ns ( 57.16 % ) " "Info: Total interconnect delay = 2.968 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 2.968ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 2.968ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 11:07:16 2021 " "Info: Processing ended: Thu Oct 28 11:07:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
