{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:04:02 2017 " "Info: Processing started: Wed Apr 05 19:04:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[0\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[0\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[1\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[1\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[2\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[2\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[3\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[3\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[4\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[4\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[5\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[5\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[6\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[6\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[7\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[7\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_controller:clock_controller_inst\|clk_10ms " "Info: Detected ripple clock \"clock_controller:clock_controller_inst\|clk_10ms\" as buffer" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_controller:clock_controller_inst\|clk_10ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~7 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~7\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~5 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~5\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~1 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~1\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~3 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~3\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[1\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[1\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[2\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[2\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~8 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~8\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~6 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~6\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~2 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~2\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~4 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~4\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[6\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[6\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[5\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[5\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[3\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[3\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[4\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[4\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register clock_controller:clock_controller_inst\|data\[29\] register vga_data8:vga_data8\|addr_rom\[7\] -12.552 ns " "Info: Slack time is -12.552 ns for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"clock_controller:clock_controller_inst\|data\[29\]\" and destination register \"vga_data8:vga_data8\|addr_rom\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.211 ns + Largest register register " "Info: + Largest register to register requirement is 2.211 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.142 ns + " "Info: + Setup relationship between source and destination is 0.142 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.142 ns " "Info: + Latch edge is 0.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns 10.142 ns inverted 50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with inverted offset of 10.142 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.269 ns + Largest " "Info: + Largest clock skew is 3.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 7.592 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 7.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.787 ns) 2.904 ns vga_data8:vga_data8\|hcnt\[3\] 3 REG LCFF_X27_Y13_N7 15 " "Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 2.904 ns; Loc. = LCFF_X27_Y13_N7; Fanout = 15; REG Node = 'vga_data8:vga_data8\|hcnt\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.420 ns) 3.850 ns vga_data8:vga_data8\|Add6~2 4 COMB LCCOMB_X28_Y13_N8 4 " "Info: 4: + IC(0.526 ns) + CELL(0.420 ns) = 3.850 ns; Loc. = LCCOMB_X28_Y13_N8; Fanout = 4; COMB Node = 'vga_data8:vga_data8\|Add6~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 4.539 ns vga_data8:vga_data8\|WideOr0~0 5 COMB LCCOMB_X28_Y13_N20 2 " "Info: 5: + IC(0.269 ns) + CELL(0.420 ns) = 4.539 ns; Loc. = LCCOMB_X28_Y13_N20; Fanout = 2; COMB Node = 'vga_data8:vga_data8\|WideOr0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.000 ns) 5.955 ns vga_data8:vga_data8\|WideOr0~0clkctrl 6 COMB CLKCTRL_G12 8 " "Info: 6: + IC(1.416 ns) + CELL(0.000 ns) = 5.955 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'vga_data8:vga_data8\|WideOr0~0clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.275 ns) 7.592 ns vga_data8:vga_data8\|addr_rom\[7\] 7 REG LCCOMB_X33_Y16_N14 1 " "Info: 7: + IC(1.362 ns) + CELL(0.275 ns) = 7.592 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 1; REG Node = 'vga_data8:vga_data8\|addr_rom\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 25.05 % ) " "Info: Total cell delay = 1.902 ns ( 25.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 74.95 % ) " "Info: Total interconnect delay = 5.690 ns ( 74.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|hcnt[3] {} vga_data8:vga_data8|Add6~2 {} vga_data8:vga_data8|WideOr0~0 {} vga_data8:vga_data8|WideOr0~0clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.026ns 0.526ns 0.269ns 1.416ns 1.362ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.323 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 4.323 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG LCFF_X30_Y17_N1 15 " "Info: 4: + IC(1.043 ns) + CELL(0.537 ns) = 4.323 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.74 % ) " "Info: Total cell delay = 2.323 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 46.26 % ) " "Info: Total interconnect delay = 2.000 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|hcnt[3] {} vga_data8:vga_data8|Add6~2 {} vga_data8:vga_data8|WideOr0~0 {} vga_data8:vga_data8|WideOr0~0clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.026ns 0.526ns 0.269ns 1.416ns 1.362ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.950 ns - " "Info: - Micro setup delay of destination is 0.950 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|hcnt[3] {} vga_data8:vga_data8|Add6~2 {} vga_data8:vga_data8|WideOr0~0 {} vga_data8:vga_data8|WideOr0~0clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.026ns 0.526ns 0.269ns 1.416ns 1.362ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.763 ns - Longest register register " "Info: - Longest register to register delay is 14.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[29\] 1 REG LCFF_X30_Y17_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.393 ns) 0.723 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X30_Y17_N2 2 " "Info: 2: + IC(0.330 ns) + CELL(0.393 ns) = 0.723 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.794 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X30_Y17_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.794 ns; Loc. = LCCOMB_X30_Y17_N4; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.865 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X30_Y17_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.865 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.275 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X30_Y17_N8 14 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.275 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.150 ns) 2.127 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[15\]~44 6 COMB LCCOMB_X32_Y17_N4 2 " "Info: 6: + IC(0.702 ns) + CELL(0.150 ns) = 2.127 ns; Loc. = LCCOMB_X32_Y17_N4; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[15\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.414 ns) 3.008 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[1\]~1 7 COMB LCCOMB_X31_Y17_N20 2 " "Info: 7: + IC(0.467 ns) + CELL(0.414 ns) = 3.008 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.079 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3 8 COMB LCCOMB_X31_Y17_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.079 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.150 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5 9 COMB LCCOMB_X31_Y17_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.150 ns; Loc. = LCCOMB_X31_Y17_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.221 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7 10 COMB LCCOMB_X31_Y17_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.221 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.631 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8 11 COMB LCCOMB_X31_Y17_N28 14 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.631 ns; Loc. = LCCOMB_X31_Y17_N28; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 4.240 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34 12 COMB LCCOMB_X30_Y17_N16 2 " "Info: 12: + IC(0.459 ns) + CELL(0.150 ns) = 4.240 ns; Loc. = LCCOMB_X30_Y17_N16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.393 ns) 5.071 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1 13 COMB LCCOMB_X31_Y17_N6 2 " "Info: 13: + IC(0.438 ns) + CELL(0.393 ns) = 5.071 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.142 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3 14 COMB LCCOMB_X31_Y17_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.142 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.213 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5 15 COMB LCCOMB_X31_Y17_N10 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.213 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.284 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7 16 COMB LCCOMB_X31_Y17_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.284 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.694 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8 17 COMB LCCOMB_X31_Y17_N14 14 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.694 ns; Loc. = LCCOMB_X31_Y17_N14; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.150 ns) 6.614 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~29 18 COMB LCCOMB_X31_Y16_N6 2 " "Info: 18: + IC(0.770 ns) + CELL(0.150 ns) = 6.614 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.414 ns) 7.299 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1 19 COMB LCCOMB_X31_Y16_N16 2 " "Info: 19: + IC(0.271 ns) + CELL(0.414 ns) = 7.299 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.370 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3 20 COMB LCCOMB_X31_Y16_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.370 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.441 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5 21 COMB LCCOMB_X31_Y16_N20 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.441 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.512 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7 22 COMB LCCOMB_X31_Y16_N22 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.512 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.922 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8 23 COMB LCCOMB_X31_Y16_N24 12 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 7.922 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.150 ns) 8.568 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~14 24 COMB LCCOMB_X32_Y16_N24 1 " "Info: 24: + IC(0.496 ns) + CELL(0.150 ns) = 8.568 ns; Loc. = LCCOMB_X32_Y16_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.504 ns) 9.332 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1 25 COMB LCCOMB_X32_Y16_N14 1 " "Info: 25: + IC(0.260 ns) + CELL(0.504 ns) = 9.332 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.403 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3 26 COMB LCCOMB_X32_Y16_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.403 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.474 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5 27 COMB LCCOMB_X32_Y16_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.474 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.545 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7 28 COMB LCCOMB_X32_Y16_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.545 ns; Loc. = LCCOMB_X32_Y16_N20; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.955 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8 29 COMB LCCOMB_X32_Y16_N22 4 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 9.955 ns; Loc. = LCCOMB_X32_Y16_N22; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 10.601 ns b2bcd_99:b2bcd_99_inst1\|Add0~1 30 COMB LCCOMB_X32_Y16_N2 2 " "Info: 30: + IC(0.253 ns) + CELL(0.393 ns) = 10.601 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.672 ns b2bcd_99:b2bcd_99_inst1\|Add0~3 31 COMB LCCOMB_X32_Y16_N4 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 10.672 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~3 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.743 ns b2bcd_99:b2bcd_99_inst1\|Add0~5 32 COMB LCCOMB_X32_Y16_N6 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 10.743 ns; Loc. = LCCOMB_X32_Y16_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|Add0~3 b2bcd_99:b2bcd_99_inst1|Add0~5 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.814 ns b2bcd_99:b2bcd_99_inst1\|Add0~7 33 COMB LCCOMB_X32_Y16_N8 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 10.814 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|Add0~5 b2bcd_99:b2bcd_99_inst1|Add0~7 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.224 ns b2bcd_99:b2bcd_99_inst1\|Add0~8 34 COMB LCCOMB_X32_Y16_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 11.224 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|Add0~7 b2bcd_99:b2bcd_99_inst1|Add0~8 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.414 ns) 12.325 ns b2bcd_99:b2bcd_99_inst1\|dout\[6\]~11 35 COMB LCCOMB_X33_Y16_N10 1 " "Info: 35: + IC(0.687 ns) + CELL(0.414 ns) = 12.325 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[6\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { b2bcd_99:b2bcd_99_inst1|Add0~8 b2bcd_99:b2bcd_99_inst1|dout[6]~11 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.735 ns b2bcd_99:b2bcd_99_inst1\|dout\[7\]~12 36 COMB LCCOMB_X33_Y16_N12 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 12.735 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[7\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 13.438 ns vga_data8:vga_data8\|Mux1~8 37 COMB LCCOMB_X33_Y16_N16 1 " "Info: 37: + IC(0.265 ns) + CELL(0.438 ns) = 13.438 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux1~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { b2bcd_99:b2bcd_99_inst1|dout[7]~12 vga_data8:vga_data8|Mux1~8 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 13.970 ns vga_data8:vga_data8\|Mux1~9 38 COMB LCCOMB_X33_Y16_N30 1 " "Info: 38: + IC(0.257 ns) + CELL(0.275 ns) = 13.970 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux1~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { vga_data8:vga_data8|Mux1~8 vga_data8:vga_data8|Mux1~9 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 14.366 ns vga_data8:vga_data8\|Mux1~12 39 COMB LCCOMB_X33_Y16_N26 1 " "Info: 39: + IC(0.246 ns) + CELL(0.150 ns) = 14.366 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux1~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { vga_data8:vga_data8|Mux1~9 vga_data8:vga_data8|Mux1~12 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 14.763 ns vga_data8:vga_data8\|addr_rom\[7\] 40 REG LCCOMB_X33_Y16_N14 1 " "Info: 40: + IC(0.247 ns) + CELL(0.150 ns) = 14.763 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 1; REG Node = 'vga_data8:vga_data8\|addr_rom\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { vga_data8:vga_data8|Mux1~12 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.615 ns ( 58.36 % ) " "Info: Total cell delay = 8.615 ns ( 58.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.148 ns ( 41.64 % ) " "Info: Total interconnect delay = 6.148 ns ( 41.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.763 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~3 b2bcd_99:b2bcd_99_inst1|Add0~5 b2bcd_99:b2bcd_99_inst1|Add0~7 b2bcd_99:b2bcd_99_inst1|Add0~8 b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 vga_data8:vga_data8|Mux1~8 vga_data8:vga_data8|Mux1~9 vga_data8:vga_data8|Mux1~12 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.763 ns" { clock_controller:clock_controller_inst|data[29] {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|Add0~1 {} b2bcd_99:b2bcd_99_inst1|Add0~3 {} b2bcd_99:b2bcd_99_inst1|Add0~5 {} b2bcd_99:b2bcd_99_inst1|Add0~7 {} b2bcd_99:b2bcd_99_inst1|Add0~8 {} b2bcd_99:b2bcd_99_inst1|dout[6]~11 {} b2bcd_99:b2bcd_99_inst1|dout[7]~12 {} vga_data8:vga_data8|Mux1~8 {} vga_data8:vga_data8|Mux1~9 {} vga_data8:vga_data8|Mux1~12 {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 0.330ns 0.000ns 0.000ns 0.000ns 0.702ns 0.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.459ns 0.438ns 0.000ns 0.000ns 0.000ns 0.000ns 0.770ns 0.271ns 0.000ns 0.000ns 0.000ns 0.000ns 0.496ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.253ns 0.000ns 0.000ns 0.000ns 0.000ns 0.687ns 0.000ns 0.265ns 0.257ns 0.246ns 0.247ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.438ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|hcnt[3] {} vga_data8:vga_data8|Add6~2 {} vga_data8:vga_data8|WideOr0~0 {} vga_data8:vga_data8|WideOr0~0clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.026ns 0.526ns 0.269ns 1.416ns 1.362ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.763 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~3 b2bcd_99:b2bcd_99_inst1|Add0~5 b2bcd_99:b2bcd_99_inst1|Add0~7 b2bcd_99:b2bcd_99_inst1|Add0~8 b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 vga_data8:vga_data8|Mux1~8 vga_data8:vga_data8|Mux1~9 vga_data8:vga_data8|Mux1~12 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.763 ns" { clock_controller:clock_controller_inst|data[29] {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|Add0~1 {} b2bcd_99:b2bcd_99_inst1|Add0~3 {} b2bcd_99:b2bcd_99_inst1|Add0~5 {} b2bcd_99:b2bcd_99_inst1|Add0~7 {} b2bcd_99:b2bcd_99_inst1|Add0~8 {} b2bcd_99:b2bcd_99_inst1|dout[6]~11 {} b2bcd_99:b2bcd_99_inst1|dout[7]~12 {} vga_data8:vga_data8|Mux1~8 {} vga_data8:vga_data8|Mux1~9 {} vga_data8:vga_data8|Mux1~12 {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 0.330ns 0.000ns 0.000ns 0.000ns 0.702ns 0.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.459ns 0.438ns 0.000ns 0.000ns 0.000ns 0.000ns 0.770ns 0.271ns 0.000ns 0.000ns 0.000ns 0.000ns 0.496ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.253ns 0.000ns 0.000ns 0.000ns 0.000ns 0.687ns 0.000ns 0.265ns 0.257ns 0.246ns 0.247ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.438ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'pll:pll\|altpll:altpll_component\|_clk0' 116 " "Warning: Can't achieve timing requirement Clock Setup: 'pll:pll\|altpll:altpll_component\|_clk0' along 116 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register clock_controller:clock_controller_inst\|data\[1\] register clock_controller:clock_controller_inst\|data\[29\] 11.388 ns " "Info: Slack time is 11.388 ns for clock \"clk\" between source register \"clock_controller:clock_controller_inst\|data\[1\]\" and destination register \"clock_controller:clock_controller_inst\|data\[29\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "116.12 MHz 8.612 ns " "Info: Fmax is 116.12 MHz (period= 8.612 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.813 ns + Largest register register " "Info: + Largest register to register requirement is 19.813 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.000 ns " "Info: + Latch edge is 30.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns + Largest " "Info: + Largest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.323 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 4.323 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG LCFF_X30_Y17_N1 15 " "Info: 4: + IC(1.043 ns) + CELL(0.537 ns) = 4.323 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.74 % ) " "Info: Total cell delay = 2.323 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 46.26 % ) " "Info: Total interconnect delay = 2.000 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.296 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 4.296 ns clock_controller:clock_controller_inst\|data\[1\] 4 REG LCFF_X34_Y18_N3 7 " "Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 4.296 ns; Loc. = LCFF_X34_Y18_N3; Fanout = 7; REG Node = 'clock_controller:clock_controller_inst\|data\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.07 % ) " "Info: Total cell delay = 2.323 ns ( 54.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.973 ns ( 45.93 % ) " "Info: Total interconnect delay = 1.973 ns ( 45.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.425 ns - Longest register register " "Info: - Longest register to register delay is 8.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[1\] 1 REG LCFF_X34_Y18_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y18_N3; Fanout = 7; REG Node = 'clock_controller:clock_controller_inst\|data\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.150 ns) 1.462 ns clock_controller:clock_controller_inst\|Equal3~1 2 COMB LCCOMB_X33_Y15_N14 1 " "Info: 2: + IC(1.312 ns) + CELL(0.150 ns) = 1.462 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|Equal3~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clock_controller:clock_controller_inst|data[1] clock_controller:clock_controller_inst|Equal3~1 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.437 ns) 2.330 ns clock_controller:clock_controller_inst\|Equal3~2 3 COMB LCCOMB_X34_Y15_N4 21 " "Info: 3: + IC(0.431 ns) + CELL(0.437 ns) = 2.330 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 21; COMB Node = 'clock_controller:clock_controller_inst\|Equal3~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.275 ns) 3.645 ns clock_controller:clock_controller_inst\|Equal0~4 4 COMB LCCOMB_X32_Y18_N22 22 " "Info: 4: + IC(1.040 ns) + CELL(0.275 ns) = 3.645 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 22; COMB Node = 'clock_controller:clock_controller_inst\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.393 ns) 5.222 ns clock_controller:clock_controller_inst\|data\[25\]~139 5 COMB LCCOMB_X35_Y17_N16 16 " "Info: 5: + IC(1.184 ns) + CELL(0.393 ns) = 5.222 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 16; COMB Node = 'clock_controller:clock_controller_inst\|data\[25\]~139'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[25]~139 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.419 ns) 6.351 ns clock_controller:clock_controller_inst\|data~146 6 COMB LCCOMB_X33_Y17_N28 1 " "Info: 6: + IC(0.710 ns) + CELL(0.419 ns) = 6.351 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~146'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { clock_controller:clock_controller_inst|data[25]~139 clock_controller:clock_controller_inst|data~146 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.420 ns) 7.477 ns clock_controller:clock_controller_inst\|data~147 7 COMB LCCOMB_X29_Y17_N16 1 " "Info: 7: + IC(0.706 ns) + CELL(0.420 ns) = 7.477 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~147'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.420 ns) 8.341 ns clock_controller:clock_controller_inst\|data~148 8 COMB LCCOMB_X30_Y17_N0 1 " "Info: 8: + IC(0.444 ns) + CELL(0.420 ns) = 8.341 ns; Loc. = LCCOMB_X30_Y17_N0; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~148'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.425 ns clock_controller:clock_controller_inst\|data\[29\] 9 REG LCFF_X30_Y17_N1 15 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 8.425 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.598 ns ( 30.84 % ) " "Info: Total cell delay = 2.598 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.827 ns ( 69.16 % ) " "Info: Total interconnect delay = 5.827 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.425 ns" { clock_controller:clock_controller_inst|data[1] clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[25]~139 clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.425 ns" { clock_controller:clock_controller_inst|data[1] {} clock_controller:clock_controller_inst|Equal3~1 {} clock_controller:clock_controller_inst|Equal3~2 {} clock_controller:clock_controller_inst|Equal0~4 {} clock_controller:clock_controller_inst|data[25]~139 {} clock_controller:clock_controller_inst|data~146 {} clock_controller:clock_controller_inst|data~147 {} clock_controller:clock_controller_inst|data~148 {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 1.312ns 0.431ns 1.040ns 1.184ns 0.710ns 0.706ns 0.444ns 0.000ns } { 0.000ns 0.150ns 0.437ns 0.275ns 0.393ns 0.419ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.425 ns" { clock_controller:clock_controller_inst|data[1] clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[25]~139 clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.425 ns" { clock_controller:clock_controller_inst|data[1] {} clock_controller:clock_controller_inst|Equal3~1 {} clock_controller:clock_controller_inst|Equal3~2 {} clock_controller:clock_controller_inst|Equal0~4 {} clock_controller:clock_controller_inst|data[25]~139 {} clock_controller:clock_controller_inst|data~146 {} clock_controller:clock_controller_inst|data~147 {} clock_controller:clock_controller_inst|data~148 {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 1.312ns 0.431ns 1.040ns 1.184ns 0.710ns 0.706ns 0.444ns 0.000ns } { 0.000ns 0.150ns 0.437ns 0.275ns 0.393ns 0.419ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register vga_data8:vga_data8\|vcnt\[31\] register vga_data8:vga_data8\|vcnt\[31\] 531 ps " "Info: Minimum slack time is 531 ps for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"vga_data8:vga_data8\|vcnt\[31\]\" and destination register \"vga_data8:vga_data8\|vcnt\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns + Shortest register register " "Info: + Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_data8:vga_data8\|vcnt\[31\] 1 REG LCFF_X28_Y15_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y15_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns vga_data8:vga_data8\|Add10~62 2 COMB LCCOMB_X28_Y15_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X28_Y15_N30; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Add10~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y15_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X28_Y15_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vga_data8:vga_data8|vcnt[31] {} vga_data8:vga_data8|Add10~62 {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.663 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y15_N31 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y15_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.663 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y15_N31 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y15_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vga_data8:vga_data8|vcnt[31] {} vga_data8:vga_data8|Add10~62 {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register clock_controller:clock_controller_inst\|clk_10ms register clock_controller:clock_controller_inst\|clk_10ms 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk\" between source register \"clock_controller:clock_controller_inst\|clk_10ms\" and destination register \"clock_controller:clock_controller_inst\|clk_10ms\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|clk_10ms 1 REG LCFF_X1_Y18_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns clock_controller:clock_controller_inst\|clk_10ms~0 2 COMB LCCOMB_X1_Y18_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns clock_controller:clock_controller_inst\|clk_10ms 3 REG LCFF_X1_Y18_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~0 {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.867 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.867 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~0 {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg rst_n clk 9.365 ns memory " "Info: tsu for memory \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"rst_n\", clock pin = \"clk\") is 9.365 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.689 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns rst_n 1 PIN PIN_G26 126 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 126; PIN Node = 'rst_n'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.286 ns) + CELL(0.420 ns) 7.568 ns vga_data8:vga_data8\|wren~3 2 COMB LCCOMB_X28_Y14_N4 1 " "Info: 2: + IC(6.286 ns) + CELL(0.420 ns) = 7.568 ns; Loc. = LCCOMB_X28_Y14_N4; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { rst_n vga_data8:vga_data8|wren~3 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 8.215 ns vga_data8:vga_data8\|wren~4 3 COMB LCCOMB_X28_Y14_N26 1 " "Info: 3: + IC(0.254 ns) + CELL(0.393 ns) = 8.215 ns; Loc. = LCCOMB_X28_Y14_N26; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.613 ns vga_data8:vga_data8\|wren~5 4 COMB LCCOMB_X28_Y14_N6 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 8.613 ns; Loc. = LCCOMB_X28_Y14_N6; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.309 ns) 9.689 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X26_Y14 8 " "Info: 5: + IC(0.767 ns) + CELL(0.309 ns) = 9.689 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 22.02 % ) " "Info: Total cell delay = 2.134 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.555 ns ( 77.98 % ) " "Info: Total interconnect delay = 7.555 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { rst_n vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { rst_n {} rst_n~combout {} vga_data8:vga_data8|wren~3 {} vga_data8:vga_data8|wren~4 {} vga_data8:vga_data8|wren~5 {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.286ns 0.254ns 0.248ns 0.767ns } { 0.000ns 0.862ns 0.420ns 0.393ns 0.150ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.717 ns - Shortest memory " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.717 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y14 8 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.717 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.33 % ) " "Info: Total cell delay = 0.661 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 75.67 % ) " "Info: Total interconnect delay = 2.056 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { rst_n vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { rst_n {} rst_n~combout {} vga_data8:vga_data8|wren~3 {} vga_data8:vga_data8|wren~4 {} vga_data8:vga_data8|wren~5 {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.286ns 0.254ns 0.248ns 0.767ns } { 0.000ns 0.862ns 0.420ns 0.393ns 0.150ns 0.309ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk r\[0\] vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 13.342 ns memory " "Info: tco from clock \"clk\" to destination pin \"r\[0\]\" through memory \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg\" is 13.342 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.717 ns + Longest memory " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.717 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y14 8 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.717 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.33 % ) " "Info: Total cell delay = 0.661 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 75.67 % ) " "Info: Total interconnect delay = 2.056 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.774 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|q_a\[6\] 2 MEM M4K_X26_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y14; Fanout = 1; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|q_a\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.275 ns) 3.639 ns vga_data8:vga_data8\|Mux5~0 3 COMB LCCOMB_X25_Y14_N28 1 " "Info: 3: + IC(0.371 ns) + CELL(0.275 ns) = 3.639 ns; Loc. = LCCOMB_X25_Y14_N28; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux5~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] vga_data8:vga_data8|Mux5~0 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 4.303 ns vga_data8:vga_data8\|Mux5~1 4 COMB LCCOMB_X25_Y14_N18 1 " "Info: 4: + IC(0.244 ns) + CELL(0.420 ns) = 4.303 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux5~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { vga_data8:vga_data8|Mux5~0 vga_data8:vga_data8|Mux5~1 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 4.973 ns vga_data8:vga_data8\|Mux5~4 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(0.251 ns) + CELL(0.419 ns) = 4.973 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux5~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { vga_data8:vga_data8|Mux5~1 vga_data8:vga_data8|Mux5~4 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.437 ns) 6.408 ns vga_data8:vga_data8\|rgb30\[20\]~44 6 COMB LCCOMB_X28_Y12_N16 1 " "Info: 6: + IC(0.998 ns) + CELL(0.437 ns) = 6.408 ns; Loc. = LCCOMB_X28_Y12_N16; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|rgb30\[20\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { vga_data8:vga_data8|Mux5~4 vga_data8:vga_data8|rgb30[20]~44 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 6.942 ns vga_data8:vga_data8\|rgb30\[20\]~47 7 COMB LCCOMB_X28_Y12_N2 29 " "Info: 7: + IC(0.259 ns) + CELL(0.275 ns) = 6.942 ns; Loc. = LCCOMB_X28_Y12_N2; Fanout = 29; COMB Node = 'vga_data8:vga_data8\|rgb30\[20\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { vga_data8:vga_data8|rgb30[20]~44 vga_data8:vga_data8|rgb30[20]~47 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(2.798 ns) 12.774 ns r\[0\] 8 PIN PIN_C8 0 " "Info: 8: + IC(3.034 ns) + CELL(2.798 ns) = 12.774 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.832 ns" { vga_data8:vga_data8|rgb30[20]~47 r[0] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.617 ns ( 59.63 % ) " "Info: Total cell delay = 7.617 ns ( 59.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.157 ns ( 40.37 % ) " "Info: Total interconnect delay = 5.157 ns ( 40.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.774 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] vga_data8:vga_data8|Mux5~0 vga_data8:vga_data8|Mux5~1 vga_data8:vga_data8|Mux5~4 vga_data8:vga_data8|rgb30[20]~44 vga_data8:vga_data8|rgb30[20]~47 r[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.774 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] {} vga_data8:vga_data8|Mux5~0 {} vga_data8:vga_data8|Mux5~1 {} vga_data8:vga_data8|Mux5~4 {} vga_data8:vga_data8|rgb30[20]~44 {} vga_data8:vga_data8|rgb30[20]~47 {} r[0] {} } { 0.000ns 0.000ns 0.371ns 0.244ns 0.251ns 0.998ns 0.259ns 3.034ns } { 0.000ns 2.993ns 0.275ns 0.420ns 0.419ns 0.437ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.774 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] vga_data8:vga_data8|Mux5~0 vga_data8:vga_data8|Mux5~1 vga_data8:vga_data8|Mux5~4 vga_data8:vga_data8|rgb30[20]~44 vga_data8:vga_data8|rgb30[20]~47 r[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.774 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] {} vga_data8:vga_data8|Mux5~0 {} vga_data8:vga_data8|Mux5~1 {} vga_data8:vga_data8|Mux5~4 {} vga_data8:vga_data8|rgb30[20]~44 {} vga_data8:vga_data8|rgb30[20]~47 {} r[0] {} } { 0.000ns 0.000ns 0.371ns 0.244ns 0.251ns 0.998ns 0.259ns 3.034ns } { 0.000ns 2.993ns 0.275ns 0.420ns 0.419ns 0.437ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg rst_n clk -9.096 ns memory " "Info: th for memory \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"rst_n\", clock pin = \"clk\") is -9.096 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.717 ns + Longest memory " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.717 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y14 8 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.717 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.33 % ) " "Info: Total cell delay = 0.661 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 75.67 % ) " "Info: Total interconnect delay = 2.056 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.689 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns rst_n 1 PIN PIN_G26 126 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 126; PIN Node = 'rst_n'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.286 ns) + CELL(0.420 ns) 7.568 ns vga_data8:vga_data8\|wren~3 2 COMB LCCOMB_X28_Y14_N4 1 " "Info: 2: + IC(6.286 ns) + CELL(0.420 ns) = 7.568 ns; Loc. = LCCOMB_X28_Y14_N4; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { rst_n vga_data8:vga_data8|wren~3 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 8.215 ns vga_data8:vga_data8\|wren~4 3 COMB LCCOMB_X28_Y14_N26 1 " "Info: 3: + IC(0.254 ns) + CELL(0.393 ns) = 8.215 ns; Loc. = LCCOMB_X28_Y14_N26; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.613 ns vga_data8:vga_data8\|wren~5 4 COMB LCCOMB_X28_Y14_N6 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 8.613 ns; Loc. = LCCOMB_X28_Y14_N6; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.309 ns) 9.689 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X26_Y14 8 " "Info: 5: + IC(0.767 ns) + CELL(0.309 ns) = 9.689 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 22.02 % ) " "Info: Total cell delay = 2.134 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.555 ns ( 77.98 % ) " "Info: Total interconnect delay = 7.555 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { rst_n vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { rst_n {} rst_n~combout {} vga_data8:vga_data8|wren~3 {} vga_data8:vga_data8|wren~4 {} vga_data8:vga_data8|wren~5 {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.286ns 0.254ns 0.248ns 0.767ns } { 0.000ns 0.862ns 0.420ns 0.393ns 0.150ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { rst_n vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { rst_n {} rst_n~combout {} vga_data8:vga_data8|wren~3 {} vga_data8:vga_data8|wren~4 {} vga_data8:vga_data8|wren~5 {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.286ns 0.254ns 0.248ns 0.767ns } { 0.000ns 0.862ns 0.420ns 0.393ns 0.150ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:04:04 2017 " "Info: Processing ended: Wed Apr 05 19:04:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
