|NSPool
CLOCK_50 => clk.IN26
KEY[0] => reset_h.IN2
KEY[1] => run_h.IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
HEX0[0] <= HexDriver:hex_inst_0.port1
HEX0[1] <= HexDriver:hex_inst_0.port1
HEX0[2] <= HexDriver:hex_inst_0.port1
HEX0[3] <= HexDriver:hex_inst_0.port1
HEX0[4] <= HexDriver:hex_inst_0.port1
HEX0[5] <= HexDriver:hex_inst_0.port1
HEX0[6] <= HexDriver:hex_inst_0.port1
HEX1[0] <= HexDriver:hex_inst_1.port1
HEX1[1] <= HexDriver:hex_inst_1.port1
HEX1[2] <= HexDriver:hex_inst_1.port1
HEX1[3] <= HexDriver:hex_inst_1.port1
HEX1[4] <= HexDriver:hex_inst_1.port1
HEX1[5] <= HexDriver:hex_inst_1.port1
HEX1[6] <= HexDriver:hex_inst_1.port1
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
VGA_R[0] <= palette:pal.red
VGA_R[1] <= palette:pal.red
VGA_R[2] <= palette:pal.red
VGA_R[3] <= palette:pal.red
VGA_R[4] <= palette:pal.red
VGA_R[5] <= palette:pal.red
VGA_R[6] <= palette:pal.red
VGA_R[7] <= palette:pal.red
VGA_G[0] <= palette:pal.green
VGA_G[1] <= palette:pal.green
VGA_G[2] <= palette:pal.green
VGA_G[3] <= palette:pal.green
VGA_G[4] <= palette:pal.green
VGA_G[5] <= palette:pal.green
VGA_G[6] <= palette:pal.green
VGA_G[7] <= palette:pal.green
VGA_B[0] <= palette:pal.blue
VGA_B[1] <= palette:pal.blue
VGA_B[2] <= palette:pal.blue
VGA_B[3] <= palette:pal.blue
VGA_B[4] <= palette:pal.blue
VGA_B[5] <= palette:pal.blue
VGA_B[6] <= palette:pal.blue
VGA_B[7] <= palette:pal.blue
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= vga_controller2:vga.sync
VGA_BLANK_N <= vga_controller2:vga.blank
VGA_VS <= vga_controller2:vga.vs
VGA_HS <= vga_controller2:vga.hs


|NSPool|blitter:blit
clk => select[0]~reg0.CLK
clk => select[1]~reg0.CLK
clk => select[2]~reg0.CLK
clk => select[3]~reg0.CLK
clk => select[4]~reg0.CLK
clk => addrp1cue315[0]~reg0.CLK
clk => addrp1cue315[1]~reg0.CLK
clk => addrp1cue315[2]~reg0.CLK
clk => addrp1cue315[3]~reg0.CLK
clk => addrp1cue315[4]~reg0.CLK
clk => addrp1cue315[5]~reg0.CLK
clk => addrp1cue315[6]~reg0.CLK
clk => addrp1cue315[7]~reg0.CLK
clk => addrp1cue315[8]~reg0.CLK
clk => addrp1cue315[9]~reg0.CLK
clk => addrp1cue315[10]~reg0.CLK
clk => addrp1cue315[11]~reg0.CLK
clk => addrp1cue315[12]~reg0.CLK
clk => addrp1cue315[13]~reg0.CLK
clk => addrp1cue315[14]~reg0.CLK
clk => addrp1cue315[15]~reg0.CLK
clk => addrp1cue270[0]~reg0.CLK
clk => addrp1cue270[1]~reg0.CLK
clk => addrp1cue270[2]~reg0.CLK
clk => addrp1cue270[3]~reg0.CLK
clk => addrp1cue270[4]~reg0.CLK
clk => addrp1cue270[5]~reg0.CLK
clk => addrp1cue270[6]~reg0.CLK
clk => addrp1cue270[7]~reg0.CLK
clk => addrp1cue270[8]~reg0.CLK
clk => addrp1cue270[9]~reg0.CLK
clk => addrp1cue270[10]~reg0.CLK
clk => addrp1cue270[11]~reg0.CLK
clk => addrp1cue270[12]~reg0.CLK
clk => addrp1cue270[13]~reg0.CLK
clk => addrp1cue270[14]~reg0.CLK
clk => addrp1cue270[15]~reg0.CLK
clk => addrp1cue225[0]~reg0.CLK
clk => addrp1cue225[1]~reg0.CLK
clk => addrp1cue225[2]~reg0.CLK
clk => addrp1cue225[3]~reg0.CLK
clk => addrp1cue225[4]~reg0.CLK
clk => addrp1cue225[5]~reg0.CLK
clk => addrp1cue225[6]~reg0.CLK
clk => addrp1cue225[7]~reg0.CLK
clk => addrp1cue225[8]~reg0.CLK
clk => addrp1cue225[9]~reg0.CLK
clk => addrp1cue225[10]~reg0.CLK
clk => addrp1cue225[11]~reg0.CLK
clk => addrp1cue225[12]~reg0.CLK
clk => addrp1cue225[13]~reg0.CLK
clk => addrp1cue225[14]~reg0.CLK
clk => addrp1cue225[15]~reg0.CLK
clk => addrp1cue180[0]~reg0.CLK
clk => addrp1cue180[1]~reg0.CLK
clk => addrp1cue180[2]~reg0.CLK
clk => addrp1cue180[3]~reg0.CLK
clk => addrp1cue180[4]~reg0.CLK
clk => addrp1cue180[5]~reg0.CLK
clk => addrp1cue180[6]~reg0.CLK
clk => addrp1cue180[7]~reg0.CLK
clk => addrp1cue180[8]~reg0.CLK
clk => addrp1cue180[9]~reg0.CLK
clk => addrp1cue180[10]~reg0.CLK
clk => addrp1cue180[11]~reg0.CLK
clk => addrp1cue180[12]~reg0.CLK
clk => addrp1cue180[13]~reg0.CLK
clk => addrp1cue180[14]~reg0.CLK
clk => addrp1cue180[15]~reg0.CLK
clk => addrp1cue135[0]~reg0.CLK
clk => addrp1cue135[1]~reg0.CLK
clk => addrp1cue135[2]~reg0.CLK
clk => addrp1cue135[3]~reg0.CLK
clk => addrp1cue135[4]~reg0.CLK
clk => addrp1cue135[5]~reg0.CLK
clk => addrp1cue135[6]~reg0.CLK
clk => addrp1cue135[7]~reg0.CLK
clk => addrp1cue135[8]~reg0.CLK
clk => addrp1cue135[9]~reg0.CLK
clk => addrp1cue135[10]~reg0.CLK
clk => addrp1cue135[11]~reg0.CLK
clk => addrp1cue135[12]~reg0.CLK
clk => addrp1cue135[13]~reg0.CLK
clk => addrp1cue135[14]~reg0.CLK
clk => addrp1cue135[15]~reg0.CLK
clk => addrp1cue90[0]~reg0.CLK
clk => addrp1cue90[1]~reg0.CLK
clk => addrp1cue90[2]~reg0.CLK
clk => addrp1cue90[3]~reg0.CLK
clk => addrp1cue90[4]~reg0.CLK
clk => addrp1cue90[5]~reg0.CLK
clk => addrp1cue90[6]~reg0.CLK
clk => addrp1cue90[7]~reg0.CLK
clk => addrp1cue90[8]~reg0.CLK
clk => addrp1cue90[9]~reg0.CLK
clk => addrp1cue90[10]~reg0.CLK
clk => addrp1cue90[11]~reg0.CLK
clk => addrp1cue90[12]~reg0.CLK
clk => addrp1cue90[13]~reg0.CLK
clk => addrp1cue90[14]~reg0.CLK
clk => addrp1cue90[15]~reg0.CLK
clk => addrp1cue45[0]~reg0.CLK
clk => addrp1cue45[1]~reg0.CLK
clk => addrp1cue45[2]~reg0.CLK
clk => addrp1cue45[3]~reg0.CLK
clk => addrp1cue45[4]~reg0.CLK
clk => addrp1cue45[5]~reg0.CLK
clk => addrp1cue45[6]~reg0.CLK
clk => addrp1cue45[7]~reg0.CLK
clk => addrp1cue45[8]~reg0.CLK
clk => addrp1cue45[9]~reg0.CLK
clk => addrp1cue45[10]~reg0.CLK
clk => addrp1cue45[11]~reg0.CLK
clk => addrp1cue45[12]~reg0.CLK
clk => addrp1cue45[13]~reg0.CLK
clk => addrp1cue45[14]~reg0.CLK
clk => addrp1cue45[15]~reg0.CLK
clk => addrp1cue[0]~reg0.CLK
clk => addrp1cue[1]~reg0.CLK
clk => addrp1cue[2]~reg0.CLK
clk => addrp1cue[3]~reg0.CLK
clk => addrp1cue[4]~reg0.CLK
clk => addrp1cue[5]~reg0.CLK
clk => addrp1cue[6]~reg0.CLK
clk => addrp1cue[7]~reg0.CLK
clk => addrp1cue[8]~reg0.CLK
clk => addrp1cue[9]~reg0.CLK
clk => addrp1cue[10]~reg0.CLK
clk => addrp1cue[11]~reg0.CLK
clk => addrp1cue[12]~reg0.CLK
clk => addrp1cue[13]~reg0.CLK
clk => addrp1cue[14]~reg0.CLK
clk => addrp1cue[15]~reg0.CLK
clk => addrcue[0]~reg0.CLK
clk => addrcue[1]~reg0.CLK
clk => addrcue[2]~reg0.CLK
clk => addrcue[3]~reg0.CLK
clk => addrcue[4]~reg0.CLK
clk => addrcue[5]~reg0.CLK
clk => addrcue[6]~reg0.CLK
clk => addrcue[7]~reg0.CLK
clk => addr15[0]~reg0.CLK
clk => addr15[1]~reg0.CLK
clk => addr15[2]~reg0.CLK
clk => addr15[3]~reg0.CLK
clk => addr15[4]~reg0.CLK
clk => addr15[5]~reg0.CLK
clk => addr15[6]~reg0.CLK
clk => addr15[7]~reg0.CLK
clk => addr14[0]~reg0.CLK
clk => addr14[1]~reg0.CLK
clk => addr14[2]~reg0.CLK
clk => addr14[3]~reg0.CLK
clk => addr14[4]~reg0.CLK
clk => addr14[5]~reg0.CLK
clk => addr14[6]~reg0.CLK
clk => addr14[7]~reg0.CLK
clk => addr13[0]~reg0.CLK
clk => addr13[1]~reg0.CLK
clk => addr13[2]~reg0.CLK
clk => addr13[3]~reg0.CLK
clk => addr13[4]~reg0.CLK
clk => addr13[5]~reg0.CLK
clk => addr13[6]~reg0.CLK
clk => addr13[7]~reg0.CLK
clk => addr12[0]~reg0.CLK
clk => addr12[1]~reg0.CLK
clk => addr12[2]~reg0.CLK
clk => addr12[3]~reg0.CLK
clk => addr12[4]~reg0.CLK
clk => addr12[5]~reg0.CLK
clk => addr12[6]~reg0.CLK
clk => addr12[7]~reg0.CLK
clk => addr11[0]~reg0.CLK
clk => addr11[1]~reg0.CLK
clk => addr11[2]~reg0.CLK
clk => addr11[3]~reg0.CLK
clk => addr11[4]~reg0.CLK
clk => addr11[5]~reg0.CLK
clk => addr11[6]~reg0.CLK
clk => addr11[7]~reg0.CLK
clk => addr10[0]~reg0.CLK
clk => addr10[1]~reg0.CLK
clk => addr10[2]~reg0.CLK
clk => addr10[3]~reg0.CLK
clk => addr10[4]~reg0.CLK
clk => addr10[5]~reg0.CLK
clk => addr10[6]~reg0.CLK
clk => addr10[7]~reg0.CLK
clk => addr9[0]~reg0.CLK
clk => addr9[1]~reg0.CLK
clk => addr9[2]~reg0.CLK
clk => addr9[3]~reg0.CLK
clk => addr9[4]~reg0.CLK
clk => addr9[5]~reg0.CLK
clk => addr9[6]~reg0.CLK
clk => addr9[7]~reg0.CLK
clk => addr8[0]~reg0.CLK
clk => addr8[1]~reg0.CLK
clk => addr8[2]~reg0.CLK
clk => addr8[3]~reg0.CLK
clk => addr8[4]~reg0.CLK
clk => addr8[5]~reg0.CLK
clk => addr8[6]~reg0.CLK
clk => addr8[7]~reg0.CLK
clk => addr7[0]~reg0.CLK
clk => addr7[1]~reg0.CLK
clk => addr7[2]~reg0.CLK
clk => addr7[3]~reg0.CLK
clk => addr7[4]~reg0.CLK
clk => addr7[5]~reg0.CLK
clk => addr7[6]~reg0.CLK
clk => addr7[7]~reg0.CLK
clk => addr6[0]~reg0.CLK
clk => addr6[1]~reg0.CLK
clk => addr6[2]~reg0.CLK
clk => addr6[3]~reg0.CLK
clk => addr6[4]~reg0.CLK
clk => addr6[5]~reg0.CLK
clk => addr6[6]~reg0.CLK
clk => addr6[7]~reg0.CLK
clk => addr5[0]~reg0.CLK
clk => addr5[1]~reg0.CLK
clk => addr5[2]~reg0.CLK
clk => addr5[3]~reg0.CLK
clk => addr5[4]~reg0.CLK
clk => addr5[5]~reg0.CLK
clk => addr5[6]~reg0.CLK
clk => addr5[7]~reg0.CLK
clk => addr4[0]~reg0.CLK
clk => addr4[1]~reg0.CLK
clk => addr4[2]~reg0.CLK
clk => addr4[3]~reg0.CLK
clk => addr4[4]~reg0.CLK
clk => addr4[5]~reg0.CLK
clk => addr4[6]~reg0.CLK
clk => addr4[7]~reg0.CLK
clk => addr3[0]~reg0.CLK
clk => addr3[1]~reg0.CLK
clk => addr3[2]~reg0.CLK
clk => addr3[3]~reg0.CLK
clk => addr3[4]~reg0.CLK
clk => addr3[5]~reg0.CLK
clk => addr3[6]~reg0.CLK
clk => addr3[7]~reg0.CLK
clk => addr2[0]~reg0.CLK
clk => addr2[1]~reg0.CLK
clk => addr2[2]~reg0.CLK
clk => addr2[3]~reg0.CLK
clk => addr2[4]~reg0.CLK
clk => addr2[5]~reg0.CLK
clk => addr2[6]~reg0.CLK
clk => addr2[7]~reg0.CLK
clk => addr1[0]~reg0.CLK
clk => addr1[1]~reg0.CLK
clk => addr1[2]~reg0.CLK
clk => addr1[3]~reg0.CLK
clk => addr1[4]~reg0.CLK
clk => addr1[5]~reg0.CLK
clk => addr1[6]~reg0.CLK
clk => addr1[7]~reg0.CLK
clk => addrpt[0]~reg0.CLK
clk => addrpt[1]~reg0.CLK
clk => addrpt[2]~reg0.CLK
clk => addrpt[3]~reg0.CLK
clk => addrpt[4]~reg0.CLK
clk => addrpt[5]~reg0.CLK
clk => addrpt[6]~reg0.CLK
clk => addrpt[7]~reg0.CLK
clk => addrpt[8]~reg0.CLK
clk => addrpt[9]~reg0.CLK
clk => addrpt[10]~reg0.CLK
clk => addrpt[11]~reg0.CLK
clk => addrpt[12]~reg0.CLK
clk => addrpt[13]~reg0.CLK
clk => addrpt[14]~reg0.CLK
clk => addrpt[15]~reg0.CLK
clk => addrpt[16]~reg0.CLK
clk => addrpt[17]~reg0.CLK
clk => addrpt[18]~reg0.CLK
clk => to_sw_sig~reg0.CLK
clk => collision[0]~reg0.CLK
clk => collision[1]~reg0.CLK
clk => collision[2]~reg0.CLK
clk => collision[3]~reg0.CLK
clk => collision[4]~reg0.CLK
clk => collision[5]~reg0.CLK
clk => collision[6]~reg0.CLK
clk => collision[7]~reg0.CLK
clk => collision[8]~reg0.CLK
clk => collision[9]~reg0.CLK
clk => collision[10]~reg0.CLK
clk => collision[11]~reg0.CLK
clk => collision[12]~reg0.CLK
clk => collision[13]~reg0.CLK
clk => collision[14]~reg0.CLK
clk => collision[15]~reg0.CLK
clk => collision[16]~reg0.CLK
reset => addrp1cue315[0]~reg0.ACLR
reset => addrp1cue315[1]~reg0.ACLR
reset => addrp1cue315[2]~reg0.ACLR
reset => addrp1cue315[3]~reg0.ACLR
reset => addrp1cue315[4]~reg0.ACLR
reset => addrp1cue315[5]~reg0.ACLR
reset => addrp1cue315[6]~reg0.ACLR
reset => addrp1cue315[7]~reg0.ACLR
reset => addrp1cue315[8]~reg0.ACLR
reset => addrp1cue315[9]~reg0.ACLR
reset => addrp1cue315[10]~reg0.ACLR
reset => addrp1cue315[11]~reg0.ACLR
reset => addrp1cue315[12]~reg0.ACLR
reset => addrp1cue315[13]~reg0.ACLR
reset => addrp1cue315[14]~reg0.ACLR
reset => addrp1cue315[15]~reg0.ACLR
reset => addrp1cue270[0]~reg0.ACLR
reset => addrp1cue270[1]~reg0.ACLR
reset => addrp1cue270[2]~reg0.ACLR
reset => addrp1cue270[3]~reg0.ACLR
reset => addrp1cue270[4]~reg0.ACLR
reset => addrp1cue270[5]~reg0.ACLR
reset => addrp1cue270[6]~reg0.ACLR
reset => addrp1cue270[7]~reg0.ACLR
reset => addrp1cue270[8]~reg0.ACLR
reset => addrp1cue270[9]~reg0.ACLR
reset => addrp1cue270[10]~reg0.ACLR
reset => addrp1cue270[11]~reg0.ACLR
reset => addrp1cue270[12]~reg0.ACLR
reset => addrp1cue270[13]~reg0.ACLR
reset => addrp1cue270[14]~reg0.ACLR
reset => addrp1cue270[15]~reg0.ACLR
reset => addrp1cue225[0]~reg0.ACLR
reset => addrp1cue225[1]~reg0.ACLR
reset => addrp1cue225[2]~reg0.ACLR
reset => addrp1cue225[3]~reg0.ACLR
reset => addrp1cue225[4]~reg0.ACLR
reset => addrp1cue225[5]~reg0.ACLR
reset => addrp1cue225[6]~reg0.ACLR
reset => addrp1cue225[7]~reg0.ACLR
reset => addrp1cue225[8]~reg0.ACLR
reset => addrp1cue225[9]~reg0.ACLR
reset => addrp1cue225[10]~reg0.ACLR
reset => addrp1cue225[11]~reg0.ACLR
reset => addrp1cue225[12]~reg0.ACLR
reset => addrp1cue225[13]~reg0.ACLR
reset => addrp1cue225[14]~reg0.ACLR
reset => addrp1cue225[15]~reg0.ACLR
reset => addrp1cue180[0]~reg0.ACLR
reset => addrp1cue180[1]~reg0.ACLR
reset => addrp1cue180[2]~reg0.ACLR
reset => addrp1cue180[3]~reg0.ACLR
reset => addrp1cue180[4]~reg0.ACLR
reset => addrp1cue180[5]~reg0.ACLR
reset => addrp1cue180[6]~reg0.ACLR
reset => addrp1cue180[7]~reg0.ACLR
reset => addrp1cue180[8]~reg0.ACLR
reset => addrp1cue180[9]~reg0.ACLR
reset => addrp1cue180[10]~reg0.ACLR
reset => addrp1cue180[11]~reg0.ACLR
reset => addrp1cue180[12]~reg0.ACLR
reset => addrp1cue180[13]~reg0.ACLR
reset => addrp1cue180[14]~reg0.ACLR
reset => addrp1cue180[15]~reg0.ACLR
reset => addrp1cue135[0]~reg0.ACLR
reset => addrp1cue135[1]~reg0.ACLR
reset => addrp1cue135[2]~reg0.ACLR
reset => addrp1cue135[3]~reg0.ACLR
reset => addrp1cue135[4]~reg0.ACLR
reset => addrp1cue135[5]~reg0.ACLR
reset => addrp1cue135[6]~reg0.ACLR
reset => addrp1cue135[7]~reg0.ACLR
reset => addrp1cue135[8]~reg0.ACLR
reset => addrp1cue135[9]~reg0.ACLR
reset => addrp1cue135[10]~reg0.ACLR
reset => addrp1cue135[11]~reg0.ACLR
reset => addrp1cue135[12]~reg0.ACLR
reset => addrp1cue135[13]~reg0.ACLR
reset => addrp1cue135[14]~reg0.ACLR
reset => addrp1cue135[15]~reg0.ACLR
reset => addrp1cue90[0]~reg0.ACLR
reset => addrp1cue90[1]~reg0.ACLR
reset => addrp1cue90[2]~reg0.ACLR
reset => addrp1cue90[3]~reg0.ACLR
reset => addrp1cue90[4]~reg0.ACLR
reset => addrp1cue90[5]~reg0.ACLR
reset => addrp1cue90[6]~reg0.ACLR
reset => addrp1cue90[7]~reg0.ACLR
reset => addrp1cue90[8]~reg0.ACLR
reset => addrp1cue90[9]~reg0.ACLR
reset => addrp1cue90[10]~reg0.ACLR
reset => addrp1cue90[11]~reg0.ACLR
reset => addrp1cue90[12]~reg0.ACLR
reset => addrp1cue90[13]~reg0.ACLR
reset => addrp1cue90[14]~reg0.ACLR
reset => addrp1cue90[15]~reg0.ACLR
reset => addrp1cue45[0]~reg0.ACLR
reset => addrp1cue45[1]~reg0.ACLR
reset => addrp1cue45[2]~reg0.ACLR
reset => addrp1cue45[3]~reg0.ACLR
reset => addrp1cue45[4]~reg0.ACLR
reset => addrp1cue45[5]~reg0.ACLR
reset => addrp1cue45[6]~reg0.ACLR
reset => addrp1cue45[7]~reg0.ACLR
reset => addrp1cue45[8]~reg0.ACLR
reset => addrp1cue45[9]~reg0.ACLR
reset => addrp1cue45[10]~reg0.ACLR
reset => addrp1cue45[11]~reg0.ACLR
reset => addrp1cue45[12]~reg0.ACLR
reset => addrp1cue45[13]~reg0.ACLR
reset => addrp1cue45[14]~reg0.ACLR
reset => addrp1cue45[15]~reg0.ACLR
reset => addrp1cue[0]~reg0.ACLR
reset => addrp1cue[1]~reg0.ACLR
reset => addrp1cue[2]~reg0.ACLR
reset => addrp1cue[3]~reg0.ACLR
reset => addrp1cue[4]~reg0.ACLR
reset => addrp1cue[5]~reg0.ACLR
reset => addrp1cue[6]~reg0.ACLR
reset => addrp1cue[7]~reg0.ACLR
reset => addrp1cue[8]~reg0.ACLR
reset => addrp1cue[9]~reg0.ACLR
reset => addrp1cue[10]~reg0.ACLR
reset => addrp1cue[11]~reg0.ACLR
reset => addrp1cue[12]~reg0.ACLR
reset => addrp1cue[13]~reg0.ACLR
reset => addrp1cue[14]~reg0.ACLR
reset => addrp1cue[15]~reg0.ACLR
reset => addrcue[0]~reg0.ACLR
reset => addrcue[1]~reg0.ACLR
reset => addrcue[2]~reg0.ACLR
reset => addrcue[3]~reg0.ACLR
reset => addrcue[4]~reg0.ACLR
reset => addrcue[5]~reg0.ACLR
reset => addrcue[6]~reg0.ACLR
reset => addrcue[7]~reg0.ACLR
reset => addr15[0]~reg0.ACLR
reset => addr15[1]~reg0.ACLR
reset => addr15[2]~reg0.ACLR
reset => addr15[3]~reg0.ACLR
reset => addr15[4]~reg0.ACLR
reset => addr15[5]~reg0.ACLR
reset => addr15[6]~reg0.ACLR
reset => addr15[7]~reg0.ACLR
reset => addr14[0]~reg0.ACLR
reset => addr14[1]~reg0.ACLR
reset => addr14[2]~reg0.ACLR
reset => addr14[3]~reg0.ACLR
reset => addr14[4]~reg0.ACLR
reset => addr14[5]~reg0.ACLR
reset => addr14[6]~reg0.ACLR
reset => addr14[7]~reg0.ACLR
reset => addr13[0]~reg0.ACLR
reset => addr13[1]~reg0.ACLR
reset => addr13[2]~reg0.ACLR
reset => addr13[3]~reg0.ACLR
reset => addr13[4]~reg0.ACLR
reset => addr13[5]~reg0.ACLR
reset => addr13[6]~reg0.ACLR
reset => addr13[7]~reg0.ACLR
reset => addr12[0]~reg0.ACLR
reset => addr12[1]~reg0.ACLR
reset => addr12[2]~reg0.ACLR
reset => addr12[3]~reg0.ACLR
reset => addr12[4]~reg0.ACLR
reset => addr12[5]~reg0.ACLR
reset => addr12[6]~reg0.ACLR
reset => addr12[7]~reg0.ACLR
reset => addr11[0]~reg0.ACLR
reset => addr11[1]~reg0.ACLR
reset => addr11[2]~reg0.ACLR
reset => addr11[3]~reg0.ACLR
reset => addr11[4]~reg0.ACLR
reset => addr11[5]~reg0.ACLR
reset => addr11[6]~reg0.ACLR
reset => addr11[7]~reg0.ACLR
reset => addr10[0]~reg0.ACLR
reset => addr10[1]~reg0.ACLR
reset => addr10[2]~reg0.ACLR
reset => addr10[3]~reg0.ACLR
reset => addr10[4]~reg0.ACLR
reset => addr10[5]~reg0.ACLR
reset => addr10[6]~reg0.ACLR
reset => addr10[7]~reg0.ACLR
reset => addr9[0]~reg0.ACLR
reset => addr9[1]~reg0.ACLR
reset => addr9[2]~reg0.ACLR
reset => addr9[3]~reg0.ACLR
reset => addr9[4]~reg0.ACLR
reset => addr9[5]~reg0.ACLR
reset => addr9[6]~reg0.ACLR
reset => addr9[7]~reg0.ACLR
reset => addr8[0]~reg0.ACLR
reset => addr8[1]~reg0.ACLR
reset => addr8[2]~reg0.ACLR
reset => addr8[3]~reg0.ACLR
reset => addr8[4]~reg0.ACLR
reset => addr8[5]~reg0.ACLR
reset => addr8[6]~reg0.ACLR
reset => addr8[7]~reg0.ACLR
reset => addr7[0]~reg0.ACLR
reset => addr7[1]~reg0.ACLR
reset => addr7[2]~reg0.ACLR
reset => addr7[3]~reg0.ACLR
reset => addr7[4]~reg0.ACLR
reset => addr7[5]~reg0.ACLR
reset => addr7[6]~reg0.ACLR
reset => addr7[7]~reg0.ACLR
reset => addr6[0]~reg0.ACLR
reset => addr6[1]~reg0.ACLR
reset => addr6[2]~reg0.ACLR
reset => addr6[3]~reg0.ACLR
reset => addr6[4]~reg0.ACLR
reset => addr6[5]~reg0.ACLR
reset => addr6[6]~reg0.ACLR
reset => addr6[7]~reg0.ACLR
reset => addr5[0]~reg0.ACLR
reset => addr5[1]~reg0.ACLR
reset => addr5[2]~reg0.ACLR
reset => addr5[3]~reg0.ACLR
reset => addr5[4]~reg0.ACLR
reset => addr5[5]~reg0.ACLR
reset => addr5[6]~reg0.ACLR
reset => addr5[7]~reg0.ACLR
reset => addr4[0]~reg0.ACLR
reset => addr4[1]~reg0.ACLR
reset => addr4[2]~reg0.ACLR
reset => addr4[3]~reg0.ACLR
reset => addr4[4]~reg0.ACLR
reset => addr4[5]~reg0.ACLR
reset => addr4[6]~reg0.ACLR
reset => addr4[7]~reg0.ACLR
reset => addr3[0]~reg0.ACLR
reset => addr3[1]~reg0.ACLR
reset => addr3[2]~reg0.ACLR
reset => addr3[3]~reg0.ACLR
reset => addr3[4]~reg0.ACLR
reset => addr3[5]~reg0.ACLR
reset => addr3[6]~reg0.ACLR
reset => addr3[7]~reg0.ACLR
reset => addr2[0]~reg0.ACLR
reset => addr2[1]~reg0.ACLR
reset => addr2[2]~reg0.ACLR
reset => addr2[3]~reg0.ACLR
reset => addr2[4]~reg0.ACLR
reset => addr2[5]~reg0.ACLR
reset => addr2[6]~reg0.ACLR
reset => addr2[7]~reg0.ACLR
reset => addr1[0]~reg0.ACLR
reset => addr1[1]~reg0.ACLR
reset => addr1[2]~reg0.ACLR
reset => addr1[3]~reg0.ACLR
reset => addr1[4]~reg0.ACLR
reset => addr1[5]~reg0.ACLR
reset => addr1[6]~reg0.ACLR
reset => addr1[7]~reg0.ACLR
reset => addrpt[0]~reg0.ACLR
reset => addrpt[1]~reg0.ACLR
reset => addrpt[2]~reg0.ACLR
reset => addrpt[3]~reg0.ACLR
reset => addrpt[4]~reg0.ACLR
reset => addrpt[5]~reg0.ACLR
reset => addrpt[6]~reg0.ACLR
reset => addrpt[7]~reg0.ACLR
reset => addrpt[8]~reg0.ACLR
reset => addrpt[9]~reg0.ACLR
reset => addrpt[10]~reg0.ACLR
reset => addrpt[11]~reg0.ACLR
reset => addrpt[12]~reg0.ACLR
reset => addrpt[13]~reg0.ACLR
reset => addrpt[14]~reg0.ACLR
reset => addrpt[15]~reg0.ACLR
reset => addrpt[16]~reg0.ACLR
reset => addrpt[17]~reg0.ACLR
reset => addrpt[18]~reg0.ACLR
reset => to_sw_sig~reg0.ACLR
reset => select[0]~reg0.ENA
reset => collision[16]~reg0.ENA
reset => collision[15]~reg0.ENA
reset => collision[14]~reg0.ENA
reset => collision[13]~reg0.ENA
reset => collision[12]~reg0.ENA
reset => collision[11]~reg0.ENA
reset => collision[10]~reg0.ENA
reset => collision[9]~reg0.ENA
reset => collision[8]~reg0.ENA
reset => collision[7]~reg0.ENA
reset => collision[6]~reg0.ENA
reset => collision[5]~reg0.ENA
reset => collision[4]~reg0.ENA
reset => collision[3]~reg0.ENA
reset => collision[2]~reg0.ENA
reset => collision[1]~reg0.ENA
reset => collision[0]~reg0.ENA
reset => select[4]~reg0.ENA
reset => select[3]~reg0.ENA
reset => select[2]~reg0.ENA
reset => select[1]~reg0.ENA
run => ~NO_FANOUT~
oneballx[0] => Add15.IN20
oneballx[0] => LessThan11.IN10
oneballx[0] => Add17.IN20
oneballx[0] => WideOr0.IN0
oneballx[1] => Add15.IN19
oneballx[1] => LessThan11.IN9
oneballx[1] => Add17.IN19
oneballx[1] => WideOr0.IN1
oneballx[2] => Add15.IN18
oneballx[2] => LessThan11.IN8
oneballx[2] => Add17.IN18
oneballx[2] => WideOr0.IN2
oneballx[3] => Add15.IN17
oneballx[3] => LessThan11.IN7
oneballx[3] => Add17.IN17
oneballx[3] => WideOr0.IN3
oneballx[4] => Add15.IN16
oneballx[4] => LessThan11.IN6
oneballx[4] => Add17.IN16
oneballx[4] => WideOr0.IN4
oneballx[5] => Add15.IN15
oneballx[5] => LessThan11.IN5
oneballx[5] => Add17.IN15
oneballx[5] => WideOr0.IN5
oneballx[6] => Add15.IN14
oneballx[6] => LessThan11.IN4
oneballx[6] => Add17.IN14
oneballx[6] => WideOr0.IN6
oneballx[7] => Add15.IN13
oneballx[7] => LessThan11.IN3
oneballx[7] => Add17.IN13
oneballx[7] => WideOr0.IN7
oneballx[8] => Add15.IN12
oneballx[8] => LessThan11.IN2
oneballx[8] => Add17.IN12
oneballx[8] => WideOr0.IN8
oneballx[9] => Add15.IN11
oneballx[9] => LessThan11.IN1
oneballx[9] => Add17.IN11
oneballx[9] => WideOr0.IN9
onebally[0] => Add16.IN20
onebally[0] => LessThan13.IN10
onebally[0] => Add18.IN20
onebally[0] => WideOr1.IN0
onebally[1] => Add16.IN19
onebally[1] => LessThan13.IN9
onebally[1] => Add18.IN19
onebally[1] => WideOr1.IN1
onebally[2] => Add16.IN18
onebally[2] => LessThan13.IN8
onebally[2] => Add18.IN18
onebally[2] => WideOr1.IN2
onebally[3] => Add16.IN17
onebally[3] => LessThan13.IN7
onebally[3] => Add18.IN17
onebally[3] => WideOr1.IN3
onebally[4] => Add16.IN16
onebally[4] => LessThan13.IN6
onebally[4] => Add18.IN16
onebally[4] => WideOr1.IN4
onebally[5] => Add16.IN15
onebally[5] => LessThan13.IN5
onebally[5] => Add18.IN15
onebally[5] => WideOr1.IN5
onebally[6] => Add16.IN14
onebally[6] => LessThan13.IN4
onebally[6] => Add18.IN14
onebally[6] => WideOr1.IN6
onebally[7] => Add16.IN13
onebally[7] => LessThan13.IN3
onebally[7] => Add18.IN13
onebally[7] => WideOr1.IN7
onebally[8] => Add16.IN12
onebally[8] => LessThan13.IN2
onebally[8] => Add18.IN12
onebally[8] => WideOr1.IN8
onebally[9] => Add16.IN11
onebally[9] => LessThan13.IN1
onebally[9] => Add18.IN11
onebally[9] => WideOr1.IN9
twoballx[0] => Add20.IN20
twoballx[0] => LessThan17.IN10
twoballx[0] => Add22.IN20
twoballx[0] => WideOr2.IN0
twoballx[1] => Add20.IN19
twoballx[1] => LessThan17.IN9
twoballx[1] => Add22.IN19
twoballx[1] => WideOr2.IN1
twoballx[2] => Add20.IN18
twoballx[2] => LessThan17.IN8
twoballx[2] => Add22.IN18
twoballx[2] => WideOr2.IN2
twoballx[3] => Add20.IN17
twoballx[3] => LessThan17.IN7
twoballx[3] => Add22.IN17
twoballx[3] => WideOr2.IN3
twoballx[4] => Add20.IN16
twoballx[4] => LessThan17.IN6
twoballx[4] => Add22.IN16
twoballx[4] => WideOr2.IN4
twoballx[5] => Add20.IN15
twoballx[5] => LessThan17.IN5
twoballx[5] => Add22.IN15
twoballx[5] => WideOr2.IN5
twoballx[6] => Add20.IN14
twoballx[6] => LessThan17.IN4
twoballx[6] => Add22.IN14
twoballx[6] => WideOr2.IN6
twoballx[7] => Add20.IN13
twoballx[7] => LessThan17.IN3
twoballx[7] => Add22.IN13
twoballx[7] => WideOr2.IN7
twoballx[8] => Add20.IN12
twoballx[8] => LessThan17.IN2
twoballx[8] => Add22.IN12
twoballx[8] => WideOr2.IN8
twoballx[9] => Add20.IN11
twoballx[9] => LessThan17.IN1
twoballx[9] => Add22.IN11
twoballx[9] => WideOr2.IN9
twobally[0] => Add21.IN20
twobally[0] => LessThan19.IN10
twobally[0] => Add23.IN20
twobally[0] => WideOr3.IN0
twobally[1] => Add21.IN19
twobally[1] => LessThan19.IN9
twobally[1] => Add23.IN19
twobally[1] => WideOr3.IN1
twobally[2] => Add21.IN18
twobally[2] => LessThan19.IN8
twobally[2] => Add23.IN18
twobally[2] => WideOr3.IN2
twobally[3] => Add21.IN17
twobally[3] => LessThan19.IN7
twobally[3] => Add23.IN17
twobally[3] => WideOr3.IN3
twobally[4] => Add21.IN16
twobally[4] => LessThan19.IN6
twobally[4] => Add23.IN16
twobally[4] => WideOr3.IN4
twobally[5] => Add21.IN15
twobally[5] => LessThan19.IN5
twobally[5] => Add23.IN15
twobally[5] => WideOr3.IN5
twobally[6] => Add21.IN14
twobally[6] => LessThan19.IN4
twobally[6] => Add23.IN14
twobally[6] => WideOr3.IN6
twobally[7] => Add21.IN13
twobally[7] => LessThan19.IN3
twobally[7] => Add23.IN13
twobally[7] => WideOr3.IN7
twobally[8] => Add21.IN12
twobally[8] => LessThan19.IN2
twobally[8] => Add23.IN12
twobally[8] => WideOr3.IN8
twobally[9] => Add21.IN11
twobally[9] => LessThan19.IN1
twobally[9] => Add23.IN11
twobally[9] => WideOr3.IN9
threeballx[0] => Add25.IN20
threeballx[0] => LessThan23.IN10
threeballx[0] => Add27.IN20
threeballx[0] => WideOr4.IN0
threeballx[1] => Add25.IN19
threeballx[1] => LessThan23.IN9
threeballx[1] => Add27.IN19
threeballx[1] => WideOr4.IN1
threeballx[2] => Add25.IN18
threeballx[2] => LessThan23.IN8
threeballx[2] => Add27.IN18
threeballx[2] => WideOr4.IN2
threeballx[3] => Add25.IN17
threeballx[3] => LessThan23.IN7
threeballx[3] => Add27.IN17
threeballx[3] => WideOr4.IN3
threeballx[4] => Add25.IN16
threeballx[4] => LessThan23.IN6
threeballx[4] => Add27.IN16
threeballx[4] => WideOr4.IN4
threeballx[5] => Add25.IN15
threeballx[5] => LessThan23.IN5
threeballx[5] => Add27.IN15
threeballx[5] => WideOr4.IN5
threeballx[6] => Add25.IN14
threeballx[6] => LessThan23.IN4
threeballx[6] => Add27.IN14
threeballx[6] => WideOr4.IN6
threeballx[7] => Add25.IN13
threeballx[7] => LessThan23.IN3
threeballx[7] => Add27.IN13
threeballx[7] => WideOr4.IN7
threeballx[8] => Add25.IN12
threeballx[8] => LessThan23.IN2
threeballx[8] => Add27.IN12
threeballx[8] => WideOr4.IN8
threeballx[9] => Add25.IN11
threeballx[9] => LessThan23.IN1
threeballx[9] => Add27.IN11
threeballx[9] => WideOr4.IN9
threebally[0] => Add26.IN20
threebally[0] => LessThan25.IN10
threebally[0] => Add28.IN20
threebally[0] => WideOr5.IN0
threebally[1] => Add26.IN19
threebally[1] => LessThan25.IN9
threebally[1] => Add28.IN19
threebally[1] => WideOr5.IN1
threebally[2] => Add26.IN18
threebally[2] => LessThan25.IN8
threebally[2] => Add28.IN18
threebally[2] => WideOr5.IN2
threebally[3] => Add26.IN17
threebally[3] => LessThan25.IN7
threebally[3] => Add28.IN17
threebally[3] => WideOr5.IN3
threebally[4] => Add26.IN16
threebally[4] => LessThan25.IN6
threebally[4] => Add28.IN16
threebally[4] => WideOr5.IN4
threebally[5] => Add26.IN15
threebally[5] => LessThan25.IN5
threebally[5] => Add28.IN15
threebally[5] => WideOr5.IN5
threebally[6] => Add26.IN14
threebally[6] => LessThan25.IN4
threebally[6] => Add28.IN14
threebally[6] => WideOr5.IN6
threebally[7] => Add26.IN13
threebally[7] => LessThan25.IN3
threebally[7] => Add28.IN13
threebally[7] => WideOr5.IN7
threebally[8] => Add26.IN12
threebally[8] => LessThan25.IN2
threebally[8] => Add28.IN12
threebally[8] => WideOr5.IN8
threebally[9] => Add26.IN11
threebally[9] => LessThan25.IN1
threebally[9] => Add28.IN11
threebally[9] => WideOr5.IN9
fourballx[0] => Add30.IN20
fourballx[0] => LessThan29.IN10
fourballx[0] => Add32.IN20
fourballx[0] => WideOr6.IN0
fourballx[1] => Add30.IN19
fourballx[1] => LessThan29.IN9
fourballx[1] => Add32.IN19
fourballx[1] => WideOr6.IN1
fourballx[2] => Add30.IN18
fourballx[2] => LessThan29.IN8
fourballx[2] => Add32.IN18
fourballx[2] => WideOr6.IN2
fourballx[3] => Add30.IN17
fourballx[3] => LessThan29.IN7
fourballx[3] => Add32.IN17
fourballx[3] => WideOr6.IN3
fourballx[4] => Add30.IN16
fourballx[4] => LessThan29.IN6
fourballx[4] => Add32.IN16
fourballx[4] => WideOr6.IN4
fourballx[5] => Add30.IN15
fourballx[5] => LessThan29.IN5
fourballx[5] => Add32.IN15
fourballx[5] => WideOr6.IN5
fourballx[6] => Add30.IN14
fourballx[6] => LessThan29.IN4
fourballx[6] => Add32.IN14
fourballx[6] => WideOr6.IN6
fourballx[7] => Add30.IN13
fourballx[7] => LessThan29.IN3
fourballx[7] => Add32.IN13
fourballx[7] => WideOr6.IN7
fourballx[8] => Add30.IN12
fourballx[8] => LessThan29.IN2
fourballx[8] => Add32.IN12
fourballx[8] => WideOr6.IN8
fourballx[9] => Add30.IN11
fourballx[9] => LessThan29.IN1
fourballx[9] => Add32.IN11
fourballx[9] => WideOr6.IN9
fourbally[0] => Add31.IN20
fourbally[0] => LessThan31.IN10
fourbally[0] => Add33.IN20
fourbally[0] => WideOr7.IN0
fourbally[1] => Add31.IN19
fourbally[1] => LessThan31.IN9
fourbally[1] => Add33.IN19
fourbally[1] => WideOr7.IN1
fourbally[2] => Add31.IN18
fourbally[2] => LessThan31.IN8
fourbally[2] => Add33.IN18
fourbally[2] => WideOr7.IN2
fourbally[3] => Add31.IN17
fourbally[3] => LessThan31.IN7
fourbally[3] => Add33.IN17
fourbally[3] => WideOr7.IN3
fourbally[4] => Add31.IN16
fourbally[4] => LessThan31.IN6
fourbally[4] => Add33.IN16
fourbally[4] => WideOr7.IN4
fourbally[5] => Add31.IN15
fourbally[5] => LessThan31.IN5
fourbally[5] => Add33.IN15
fourbally[5] => WideOr7.IN5
fourbally[6] => Add31.IN14
fourbally[6] => LessThan31.IN4
fourbally[6] => Add33.IN14
fourbally[6] => WideOr7.IN6
fourbally[7] => Add31.IN13
fourbally[7] => LessThan31.IN3
fourbally[7] => Add33.IN13
fourbally[7] => WideOr7.IN7
fourbally[8] => Add31.IN12
fourbally[8] => LessThan31.IN2
fourbally[8] => Add33.IN12
fourbally[8] => WideOr7.IN8
fourbally[9] => Add31.IN11
fourbally[9] => LessThan31.IN1
fourbally[9] => Add33.IN11
fourbally[9] => WideOr7.IN9
fiveballx[0] => Add35.IN20
fiveballx[0] => LessThan35.IN10
fiveballx[0] => Add37.IN20
fiveballx[0] => WideOr8.IN0
fiveballx[1] => Add35.IN19
fiveballx[1] => LessThan35.IN9
fiveballx[1] => Add37.IN19
fiveballx[1] => WideOr8.IN1
fiveballx[2] => Add35.IN18
fiveballx[2] => LessThan35.IN8
fiveballx[2] => Add37.IN18
fiveballx[2] => WideOr8.IN2
fiveballx[3] => Add35.IN17
fiveballx[3] => LessThan35.IN7
fiveballx[3] => Add37.IN17
fiveballx[3] => WideOr8.IN3
fiveballx[4] => Add35.IN16
fiveballx[4] => LessThan35.IN6
fiveballx[4] => Add37.IN16
fiveballx[4] => WideOr8.IN4
fiveballx[5] => Add35.IN15
fiveballx[5] => LessThan35.IN5
fiveballx[5] => Add37.IN15
fiveballx[5] => WideOr8.IN5
fiveballx[6] => Add35.IN14
fiveballx[6] => LessThan35.IN4
fiveballx[6] => Add37.IN14
fiveballx[6] => WideOr8.IN6
fiveballx[7] => Add35.IN13
fiveballx[7] => LessThan35.IN3
fiveballx[7] => Add37.IN13
fiveballx[7] => WideOr8.IN7
fiveballx[8] => Add35.IN12
fiveballx[8] => LessThan35.IN2
fiveballx[8] => Add37.IN12
fiveballx[8] => WideOr8.IN8
fiveballx[9] => Add35.IN11
fiveballx[9] => LessThan35.IN1
fiveballx[9] => Add37.IN11
fiveballx[9] => WideOr8.IN9
fivebally[0] => Add36.IN20
fivebally[0] => LessThan37.IN10
fivebally[0] => Add38.IN20
fivebally[0] => WideOr9.IN0
fivebally[1] => Add36.IN19
fivebally[1] => LessThan37.IN9
fivebally[1] => Add38.IN19
fivebally[1] => WideOr9.IN1
fivebally[2] => Add36.IN18
fivebally[2] => LessThan37.IN8
fivebally[2] => Add38.IN18
fivebally[2] => WideOr9.IN2
fivebally[3] => Add36.IN17
fivebally[3] => LessThan37.IN7
fivebally[3] => Add38.IN17
fivebally[3] => WideOr9.IN3
fivebally[4] => Add36.IN16
fivebally[4] => LessThan37.IN6
fivebally[4] => Add38.IN16
fivebally[4] => WideOr9.IN4
fivebally[5] => Add36.IN15
fivebally[5] => LessThan37.IN5
fivebally[5] => Add38.IN15
fivebally[5] => WideOr9.IN5
fivebally[6] => Add36.IN14
fivebally[6] => LessThan37.IN4
fivebally[6] => Add38.IN14
fivebally[6] => WideOr9.IN6
fivebally[7] => Add36.IN13
fivebally[7] => LessThan37.IN3
fivebally[7] => Add38.IN13
fivebally[7] => WideOr9.IN7
fivebally[8] => Add36.IN12
fivebally[8] => LessThan37.IN2
fivebally[8] => Add38.IN12
fivebally[8] => WideOr9.IN8
fivebally[9] => Add36.IN11
fivebally[9] => LessThan37.IN1
fivebally[9] => Add38.IN11
fivebally[9] => WideOr9.IN9
sixballx[0] => Add40.IN20
sixballx[0] => LessThan41.IN10
sixballx[0] => Add42.IN20
sixballx[0] => WideOr10.IN0
sixballx[1] => Add40.IN19
sixballx[1] => LessThan41.IN9
sixballx[1] => Add42.IN19
sixballx[1] => WideOr10.IN1
sixballx[2] => Add40.IN18
sixballx[2] => LessThan41.IN8
sixballx[2] => Add42.IN18
sixballx[2] => WideOr10.IN2
sixballx[3] => Add40.IN17
sixballx[3] => LessThan41.IN7
sixballx[3] => Add42.IN17
sixballx[3] => WideOr10.IN3
sixballx[4] => Add40.IN16
sixballx[4] => LessThan41.IN6
sixballx[4] => Add42.IN16
sixballx[4] => WideOr10.IN4
sixballx[5] => Add40.IN15
sixballx[5] => LessThan41.IN5
sixballx[5] => Add42.IN15
sixballx[5] => WideOr10.IN5
sixballx[6] => Add40.IN14
sixballx[6] => LessThan41.IN4
sixballx[6] => Add42.IN14
sixballx[6] => WideOr10.IN6
sixballx[7] => Add40.IN13
sixballx[7] => LessThan41.IN3
sixballx[7] => Add42.IN13
sixballx[7] => WideOr10.IN7
sixballx[8] => Add40.IN12
sixballx[8] => LessThan41.IN2
sixballx[8] => Add42.IN12
sixballx[8] => WideOr10.IN8
sixballx[9] => Add40.IN11
sixballx[9] => LessThan41.IN1
sixballx[9] => Add42.IN11
sixballx[9] => WideOr10.IN9
sixbally[0] => Add41.IN20
sixbally[0] => LessThan43.IN10
sixbally[0] => Add43.IN20
sixbally[0] => WideOr11.IN0
sixbally[1] => Add41.IN19
sixbally[1] => LessThan43.IN9
sixbally[1] => Add43.IN19
sixbally[1] => WideOr11.IN1
sixbally[2] => Add41.IN18
sixbally[2] => LessThan43.IN8
sixbally[2] => Add43.IN18
sixbally[2] => WideOr11.IN2
sixbally[3] => Add41.IN17
sixbally[3] => LessThan43.IN7
sixbally[3] => Add43.IN17
sixbally[3] => WideOr11.IN3
sixbally[4] => Add41.IN16
sixbally[4] => LessThan43.IN6
sixbally[4] => Add43.IN16
sixbally[4] => WideOr11.IN4
sixbally[5] => Add41.IN15
sixbally[5] => LessThan43.IN5
sixbally[5] => Add43.IN15
sixbally[5] => WideOr11.IN5
sixbally[6] => Add41.IN14
sixbally[6] => LessThan43.IN4
sixbally[6] => Add43.IN14
sixbally[6] => WideOr11.IN6
sixbally[7] => Add41.IN13
sixbally[7] => LessThan43.IN3
sixbally[7] => Add43.IN13
sixbally[7] => WideOr11.IN7
sixbally[8] => Add41.IN12
sixbally[8] => LessThan43.IN2
sixbally[8] => Add43.IN12
sixbally[8] => WideOr11.IN8
sixbally[9] => Add41.IN11
sixbally[9] => LessThan43.IN1
sixbally[9] => Add43.IN11
sixbally[9] => WideOr11.IN9
sevenballx[0] => Add45.IN20
sevenballx[0] => LessThan47.IN10
sevenballx[0] => Add47.IN20
sevenballx[0] => WideOr12.IN0
sevenballx[1] => Add45.IN19
sevenballx[1] => LessThan47.IN9
sevenballx[1] => Add47.IN19
sevenballx[1] => WideOr12.IN1
sevenballx[2] => Add45.IN18
sevenballx[2] => LessThan47.IN8
sevenballx[2] => Add47.IN18
sevenballx[2] => WideOr12.IN2
sevenballx[3] => Add45.IN17
sevenballx[3] => LessThan47.IN7
sevenballx[3] => Add47.IN17
sevenballx[3] => WideOr12.IN3
sevenballx[4] => Add45.IN16
sevenballx[4] => LessThan47.IN6
sevenballx[4] => Add47.IN16
sevenballx[4] => WideOr12.IN4
sevenballx[5] => Add45.IN15
sevenballx[5] => LessThan47.IN5
sevenballx[5] => Add47.IN15
sevenballx[5] => WideOr12.IN5
sevenballx[6] => Add45.IN14
sevenballx[6] => LessThan47.IN4
sevenballx[6] => Add47.IN14
sevenballx[6] => WideOr12.IN6
sevenballx[7] => Add45.IN13
sevenballx[7] => LessThan47.IN3
sevenballx[7] => Add47.IN13
sevenballx[7] => WideOr12.IN7
sevenballx[8] => Add45.IN12
sevenballx[8] => LessThan47.IN2
sevenballx[8] => Add47.IN12
sevenballx[8] => WideOr12.IN8
sevenballx[9] => Add45.IN11
sevenballx[9] => LessThan47.IN1
sevenballx[9] => Add47.IN11
sevenballx[9] => WideOr12.IN9
sevenbally[0] => Add46.IN20
sevenbally[0] => LessThan49.IN10
sevenbally[0] => Add48.IN20
sevenbally[0] => WideOr13.IN0
sevenbally[1] => Add46.IN19
sevenbally[1] => LessThan49.IN9
sevenbally[1] => Add48.IN19
sevenbally[1] => WideOr13.IN1
sevenbally[2] => Add46.IN18
sevenbally[2] => LessThan49.IN8
sevenbally[2] => Add48.IN18
sevenbally[2] => WideOr13.IN2
sevenbally[3] => Add46.IN17
sevenbally[3] => LessThan49.IN7
sevenbally[3] => Add48.IN17
sevenbally[3] => WideOr13.IN3
sevenbally[4] => Add46.IN16
sevenbally[4] => LessThan49.IN6
sevenbally[4] => Add48.IN16
sevenbally[4] => WideOr13.IN4
sevenbally[5] => Add46.IN15
sevenbally[5] => LessThan49.IN5
sevenbally[5] => Add48.IN15
sevenbally[5] => WideOr13.IN5
sevenbally[6] => Add46.IN14
sevenbally[6] => LessThan49.IN4
sevenbally[6] => Add48.IN14
sevenbally[6] => WideOr13.IN6
sevenbally[7] => Add46.IN13
sevenbally[7] => LessThan49.IN3
sevenbally[7] => Add48.IN13
sevenbally[7] => WideOr13.IN7
sevenbally[8] => Add46.IN12
sevenbally[8] => LessThan49.IN2
sevenbally[8] => Add48.IN12
sevenbally[8] => WideOr13.IN8
sevenbally[9] => Add46.IN11
sevenbally[9] => LessThan49.IN1
sevenbally[9] => Add48.IN11
sevenbally[9] => WideOr13.IN9
eightballx[0] => Add50.IN20
eightballx[0] => LessThan53.IN10
eightballx[0] => Add52.IN20
eightballx[0] => WideOr14.IN0
eightballx[1] => Add50.IN19
eightballx[1] => LessThan53.IN9
eightballx[1] => Add52.IN19
eightballx[1] => WideOr14.IN1
eightballx[2] => Add50.IN18
eightballx[2] => LessThan53.IN8
eightballx[2] => Add52.IN18
eightballx[2] => WideOr14.IN2
eightballx[3] => Add50.IN17
eightballx[3] => LessThan53.IN7
eightballx[3] => Add52.IN17
eightballx[3] => WideOr14.IN3
eightballx[4] => Add50.IN16
eightballx[4] => LessThan53.IN6
eightballx[4] => Add52.IN16
eightballx[4] => WideOr14.IN4
eightballx[5] => Add50.IN15
eightballx[5] => LessThan53.IN5
eightballx[5] => Add52.IN15
eightballx[5] => WideOr14.IN5
eightballx[6] => Add50.IN14
eightballx[6] => LessThan53.IN4
eightballx[6] => Add52.IN14
eightballx[6] => WideOr14.IN6
eightballx[7] => Add50.IN13
eightballx[7] => LessThan53.IN3
eightballx[7] => Add52.IN13
eightballx[7] => WideOr14.IN7
eightballx[8] => Add50.IN12
eightballx[8] => LessThan53.IN2
eightballx[8] => Add52.IN12
eightballx[8] => WideOr14.IN8
eightballx[9] => Add50.IN11
eightballx[9] => LessThan53.IN1
eightballx[9] => Add52.IN11
eightballx[9] => WideOr14.IN9
eightbally[0] => Add51.IN20
eightbally[0] => LessThan55.IN10
eightbally[0] => Add53.IN20
eightbally[0] => WideOr15.IN0
eightbally[1] => Add51.IN19
eightbally[1] => LessThan55.IN9
eightbally[1] => Add53.IN19
eightbally[1] => WideOr15.IN1
eightbally[2] => Add51.IN18
eightbally[2] => LessThan55.IN8
eightbally[2] => Add53.IN18
eightbally[2] => WideOr15.IN2
eightbally[3] => Add51.IN17
eightbally[3] => LessThan55.IN7
eightbally[3] => Add53.IN17
eightbally[3] => WideOr15.IN3
eightbally[4] => Add51.IN16
eightbally[4] => LessThan55.IN6
eightbally[4] => Add53.IN16
eightbally[4] => WideOr15.IN4
eightbally[5] => Add51.IN15
eightbally[5] => LessThan55.IN5
eightbally[5] => Add53.IN15
eightbally[5] => WideOr15.IN5
eightbally[6] => Add51.IN14
eightbally[6] => LessThan55.IN4
eightbally[6] => Add53.IN14
eightbally[6] => WideOr15.IN6
eightbally[7] => Add51.IN13
eightbally[7] => LessThan55.IN3
eightbally[7] => Add53.IN13
eightbally[7] => WideOr15.IN7
eightbally[8] => Add51.IN12
eightbally[8] => LessThan55.IN2
eightbally[8] => Add53.IN12
eightbally[8] => WideOr15.IN8
eightbally[9] => Add51.IN11
eightbally[9] => LessThan55.IN1
eightbally[9] => Add53.IN11
eightbally[9] => WideOr15.IN9
nineballx[0] => Add55.IN20
nineballx[0] => LessThan59.IN10
nineballx[0] => Add57.IN20
nineballx[0] => WideOr16.IN0
nineballx[1] => Add55.IN19
nineballx[1] => LessThan59.IN9
nineballx[1] => Add57.IN19
nineballx[1] => WideOr16.IN1
nineballx[2] => Add55.IN18
nineballx[2] => LessThan59.IN8
nineballx[2] => Add57.IN18
nineballx[2] => WideOr16.IN2
nineballx[3] => Add55.IN17
nineballx[3] => LessThan59.IN7
nineballx[3] => Add57.IN17
nineballx[3] => WideOr16.IN3
nineballx[4] => Add55.IN16
nineballx[4] => LessThan59.IN6
nineballx[4] => Add57.IN16
nineballx[4] => WideOr16.IN4
nineballx[5] => Add55.IN15
nineballx[5] => LessThan59.IN5
nineballx[5] => Add57.IN15
nineballx[5] => WideOr16.IN5
nineballx[6] => Add55.IN14
nineballx[6] => LessThan59.IN4
nineballx[6] => Add57.IN14
nineballx[6] => WideOr16.IN6
nineballx[7] => Add55.IN13
nineballx[7] => LessThan59.IN3
nineballx[7] => Add57.IN13
nineballx[7] => WideOr16.IN7
nineballx[8] => Add55.IN12
nineballx[8] => LessThan59.IN2
nineballx[8] => Add57.IN12
nineballx[8] => WideOr16.IN8
nineballx[9] => Add55.IN11
nineballx[9] => LessThan59.IN1
nineballx[9] => Add57.IN11
nineballx[9] => WideOr16.IN9
ninebally[0] => Add56.IN20
ninebally[0] => LessThan61.IN10
ninebally[0] => Add58.IN20
ninebally[0] => WideOr17.IN0
ninebally[1] => Add56.IN19
ninebally[1] => LessThan61.IN9
ninebally[1] => Add58.IN19
ninebally[1] => WideOr17.IN1
ninebally[2] => Add56.IN18
ninebally[2] => LessThan61.IN8
ninebally[2] => Add58.IN18
ninebally[2] => WideOr17.IN2
ninebally[3] => Add56.IN17
ninebally[3] => LessThan61.IN7
ninebally[3] => Add58.IN17
ninebally[3] => WideOr17.IN3
ninebally[4] => Add56.IN16
ninebally[4] => LessThan61.IN6
ninebally[4] => Add58.IN16
ninebally[4] => WideOr17.IN4
ninebally[5] => Add56.IN15
ninebally[5] => LessThan61.IN5
ninebally[5] => Add58.IN15
ninebally[5] => WideOr17.IN5
ninebally[6] => Add56.IN14
ninebally[6] => LessThan61.IN4
ninebally[6] => Add58.IN14
ninebally[6] => WideOr17.IN6
ninebally[7] => Add56.IN13
ninebally[7] => LessThan61.IN3
ninebally[7] => Add58.IN13
ninebally[7] => WideOr17.IN7
ninebally[8] => Add56.IN12
ninebally[8] => LessThan61.IN2
ninebally[8] => Add58.IN12
ninebally[8] => WideOr17.IN8
ninebally[9] => Add56.IN11
ninebally[9] => LessThan61.IN1
ninebally[9] => Add58.IN11
ninebally[9] => WideOr17.IN9
tenballx[0] => Add60.IN20
tenballx[0] => LessThan65.IN10
tenballx[0] => Add62.IN20
tenballx[0] => WideOr18.IN0
tenballx[1] => Add60.IN19
tenballx[1] => LessThan65.IN9
tenballx[1] => Add62.IN19
tenballx[1] => WideOr18.IN1
tenballx[2] => Add60.IN18
tenballx[2] => LessThan65.IN8
tenballx[2] => Add62.IN18
tenballx[2] => WideOr18.IN2
tenballx[3] => Add60.IN17
tenballx[3] => LessThan65.IN7
tenballx[3] => Add62.IN17
tenballx[3] => WideOr18.IN3
tenballx[4] => Add60.IN16
tenballx[4] => LessThan65.IN6
tenballx[4] => Add62.IN16
tenballx[4] => WideOr18.IN4
tenballx[5] => Add60.IN15
tenballx[5] => LessThan65.IN5
tenballx[5] => Add62.IN15
tenballx[5] => WideOr18.IN5
tenballx[6] => Add60.IN14
tenballx[6] => LessThan65.IN4
tenballx[6] => Add62.IN14
tenballx[6] => WideOr18.IN6
tenballx[7] => Add60.IN13
tenballx[7] => LessThan65.IN3
tenballx[7] => Add62.IN13
tenballx[7] => WideOr18.IN7
tenballx[8] => Add60.IN12
tenballx[8] => LessThan65.IN2
tenballx[8] => Add62.IN12
tenballx[8] => WideOr18.IN8
tenballx[9] => Add60.IN11
tenballx[9] => LessThan65.IN1
tenballx[9] => Add62.IN11
tenballx[9] => WideOr18.IN9
tenbally[0] => Add61.IN20
tenbally[0] => LessThan67.IN10
tenbally[0] => Add63.IN20
tenbally[0] => WideOr19.IN0
tenbally[1] => Add61.IN19
tenbally[1] => LessThan67.IN9
tenbally[1] => Add63.IN19
tenbally[1] => WideOr19.IN1
tenbally[2] => Add61.IN18
tenbally[2] => LessThan67.IN8
tenbally[2] => Add63.IN18
tenbally[2] => WideOr19.IN2
tenbally[3] => Add61.IN17
tenbally[3] => LessThan67.IN7
tenbally[3] => Add63.IN17
tenbally[3] => WideOr19.IN3
tenbally[4] => Add61.IN16
tenbally[4] => LessThan67.IN6
tenbally[4] => Add63.IN16
tenbally[4] => WideOr19.IN4
tenbally[5] => Add61.IN15
tenbally[5] => LessThan67.IN5
tenbally[5] => Add63.IN15
tenbally[5] => WideOr19.IN5
tenbally[6] => Add61.IN14
tenbally[6] => LessThan67.IN4
tenbally[6] => Add63.IN14
tenbally[6] => WideOr19.IN6
tenbally[7] => Add61.IN13
tenbally[7] => LessThan67.IN3
tenbally[7] => Add63.IN13
tenbally[7] => WideOr19.IN7
tenbally[8] => Add61.IN12
tenbally[8] => LessThan67.IN2
tenbally[8] => Add63.IN12
tenbally[8] => WideOr19.IN8
tenbally[9] => Add61.IN11
tenbally[9] => LessThan67.IN1
tenbally[9] => Add63.IN11
tenbally[9] => WideOr19.IN9
elevenballx[0] => Add65.IN20
elevenballx[0] => LessThan71.IN10
elevenballx[0] => Add67.IN20
elevenballx[0] => WideOr20.IN0
elevenballx[1] => Add65.IN19
elevenballx[1] => LessThan71.IN9
elevenballx[1] => Add67.IN19
elevenballx[1] => WideOr20.IN1
elevenballx[2] => Add65.IN18
elevenballx[2] => LessThan71.IN8
elevenballx[2] => Add67.IN18
elevenballx[2] => WideOr20.IN2
elevenballx[3] => Add65.IN17
elevenballx[3] => LessThan71.IN7
elevenballx[3] => Add67.IN17
elevenballx[3] => WideOr20.IN3
elevenballx[4] => Add65.IN16
elevenballx[4] => LessThan71.IN6
elevenballx[4] => Add67.IN16
elevenballx[4] => WideOr20.IN4
elevenballx[5] => Add65.IN15
elevenballx[5] => LessThan71.IN5
elevenballx[5] => Add67.IN15
elevenballx[5] => WideOr20.IN5
elevenballx[6] => Add65.IN14
elevenballx[6] => LessThan71.IN4
elevenballx[6] => Add67.IN14
elevenballx[6] => WideOr20.IN6
elevenballx[7] => Add65.IN13
elevenballx[7] => LessThan71.IN3
elevenballx[7] => Add67.IN13
elevenballx[7] => WideOr20.IN7
elevenballx[8] => Add65.IN12
elevenballx[8] => LessThan71.IN2
elevenballx[8] => Add67.IN12
elevenballx[8] => WideOr20.IN8
elevenballx[9] => Add65.IN11
elevenballx[9] => LessThan71.IN1
elevenballx[9] => Add67.IN11
elevenballx[9] => WideOr20.IN9
elevenbally[0] => Add66.IN20
elevenbally[0] => LessThan73.IN10
elevenbally[0] => Add68.IN20
elevenbally[0] => WideOr21.IN0
elevenbally[1] => Add66.IN19
elevenbally[1] => LessThan73.IN9
elevenbally[1] => Add68.IN19
elevenbally[1] => WideOr21.IN1
elevenbally[2] => Add66.IN18
elevenbally[2] => LessThan73.IN8
elevenbally[2] => Add68.IN18
elevenbally[2] => WideOr21.IN2
elevenbally[3] => Add66.IN17
elevenbally[3] => LessThan73.IN7
elevenbally[3] => Add68.IN17
elevenbally[3] => WideOr21.IN3
elevenbally[4] => Add66.IN16
elevenbally[4] => LessThan73.IN6
elevenbally[4] => Add68.IN16
elevenbally[4] => WideOr21.IN4
elevenbally[5] => Add66.IN15
elevenbally[5] => LessThan73.IN5
elevenbally[5] => Add68.IN15
elevenbally[5] => WideOr21.IN5
elevenbally[6] => Add66.IN14
elevenbally[6] => LessThan73.IN4
elevenbally[6] => Add68.IN14
elevenbally[6] => WideOr21.IN6
elevenbally[7] => Add66.IN13
elevenbally[7] => LessThan73.IN3
elevenbally[7] => Add68.IN13
elevenbally[7] => WideOr21.IN7
elevenbally[8] => Add66.IN12
elevenbally[8] => LessThan73.IN2
elevenbally[8] => Add68.IN12
elevenbally[8] => WideOr21.IN8
elevenbally[9] => Add66.IN11
elevenbally[9] => LessThan73.IN1
elevenbally[9] => Add68.IN11
elevenbally[9] => WideOr21.IN9
twelveballx[0] => Add70.IN20
twelveballx[0] => LessThan77.IN10
twelveballx[0] => Add72.IN20
twelveballx[0] => WideOr22.IN0
twelveballx[1] => Add70.IN19
twelveballx[1] => LessThan77.IN9
twelveballx[1] => Add72.IN19
twelveballx[1] => WideOr22.IN1
twelveballx[2] => Add70.IN18
twelveballx[2] => LessThan77.IN8
twelveballx[2] => Add72.IN18
twelveballx[2] => WideOr22.IN2
twelveballx[3] => Add70.IN17
twelveballx[3] => LessThan77.IN7
twelveballx[3] => Add72.IN17
twelveballx[3] => WideOr22.IN3
twelveballx[4] => Add70.IN16
twelveballx[4] => LessThan77.IN6
twelveballx[4] => Add72.IN16
twelveballx[4] => WideOr22.IN4
twelveballx[5] => Add70.IN15
twelveballx[5] => LessThan77.IN5
twelveballx[5] => Add72.IN15
twelveballx[5] => WideOr22.IN5
twelveballx[6] => Add70.IN14
twelveballx[6] => LessThan77.IN4
twelveballx[6] => Add72.IN14
twelveballx[6] => WideOr22.IN6
twelveballx[7] => Add70.IN13
twelveballx[7] => LessThan77.IN3
twelveballx[7] => Add72.IN13
twelveballx[7] => WideOr22.IN7
twelveballx[8] => Add70.IN12
twelveballx[8] => LessThan77.IN2
twelveballx[8] => Add72.IN12
twelveballx[8] => WideOr22.IN8
twelveballx[9] => Add70.IN11
twelveballx[9] => LessThan77.IN1
twelveballx[9] => Add72.IN11
twelveballx[9] => WideOr22.IN9
twelvebally[0] => Add71.IN20
twelvebally[0] => LessThan79.IN10
twelvebally[0] => Add73.IN20
twelvebally[0] => WideOr23.IN0
twelvebally[1] => Add71.IN19
twelvebally[1] => LessThan79.IN9
twelvebally[1] => Add73.IN19
twelvebally[1] => WideOr23.IN1
twelvebally[2] => Add71.IN18
twelvebally[2] => LessThan79.IN8
twelvebally[2] => Add73.IN18
twelvebally[2] => WideOr23.IN2
twelvebally[3] => Add71.IN17
twelvebally[3] => LessThan79.IN7
twelvebally[3] => Add73.IN17
twelvebally[3] => WideOr23.IN3
twelvebally[4] => Add71.IN16
twelvebally[4] => LessThan79.IN6
twelvebally[4] => Add73.IN16
twelvebally[4] => WideOr23.IN4
twelvebally[5] => Add71.IN15
twelvebally[5] => LessThan79.IN5
twelvebally[5] => Add73.IN15
twelvebally[5] => WideOr23.IN5
twelvebally[6] => Add71.IN14
twelvebally[6] => LessThan79.IN4
twelvebally[6] => Add73.IN14
twelvebally[6] => WideOr23.IN6
twelvebally[7] => Add71.IN13
twelvebally[7] => LessThan79.IN3
twelvebally[7] => Add73.IN13
twelvebally[7] => WideOr23.IN7
twelvebally[8] => Add71.IN12
twelvebally[8] => LessThan79.IN2
twelvebally[8] => Add73.IN12
twelvebally[8] => WideOr23.IN8
twelvebally[9] => Add71.IN11
twelvebally[9] => LessThan79.IN1
twelvebally[9] => Add73.IN11
twelvebally[9] => WideOr23.IN9
thirteenballx[0] => Add75.IN20
thirteenballx[0] => LessThan83.IN10
thirteenballx[0] => Add77.IN20
thirteenballx[0] => WideOr24.IN0
thirteenballx[1] => Add75.IN19
thirteenballx[1] => LessThan83.IN9
thirteenballx[1] => Add77.IN19
thirteenballx[1] => WideOr24.IN1
thirteenballx[2] => Add75.IN18
thirteenballx[2] => LessThan83.IN8
thirteenballx[2] => Add77.IN18
thirteenballx[2] => WideOr24.IN2
thirteenballx[3] => Add75.IN17
thirteenballx[3] => LessThan83.IN7
thirteenballx[3] => Add77.IN17
thirteenballx[3] => WideOr24.IN3
thirteenballx[4] => Add75.IN16
thirteenballx[4] => LessThan83.IN6
thirteenballx[4] => Add77.IN16
thirteenballx[4] => WideOr24.IN4
thirteenballx[5] => Add75.IN15
thirteenballx[5] => LessThan83.IN5
thirteenballx[5] => Add77.IN15
thirteenballx[5] => WideOr24.IN5
thirteenballx[6] => Add75.IN14
thirteenballx[6] => LessThan83.IN4
thirteenballx[6] => Add77.IN14
thirteenballx[6] => WideOr24.IN6
thirteenballx[7] => Add75.IN13
thirteenballx[7] => LessThan83.IN3
thirteenballx[7] => Add77.IN13
thirteenballx[7] => WideOr24.IN7
thirteenballx[8] => Add75.IN12
thirteenballx[8] => LessThan83.IN2
thirteenballx[8] => Add77.IN12
thirteenballx[8] => WideOr24.IN8
thirteenballx[9] => Add75.IN11
thirteenballx[9] => LessThan83.IN1
thirteenballx[9] => Add77.IN11
thirteenballx[9] => WideOr24.IN9
thirteenbally[0] => Add76.IN20
thirteenbally[0] => LessThan85.IN10
thirteenbally[0] => Add78.IN20
thirteenbally[0] => WideOr25.IN0
thirteenbally[1] => Add76.IN19
thirteenbally[1] => LessThan85.IN9
thirteenbally[1] => Add78.IN19
thirteenbally[1] => WideOr25.IN1
thirteenbally[2] => Add76.IN18
thirteenbally[2] => LessThan85.IN8
thirteenbally[2] => Add78.IN18
thirteenbally[2] => WideOr25.IN2
thirteenbally[3] => Add76.IN17
thirteenbally[3] => LessThan85.IN7
thirteenbally[3] => Add78.IN17
thirteenbally[3] => WideOr25.IN3
thirteenbally[4] => Add76.IN16
thirteenbally[4] => LessThan85.IN6
thirteenbally[4] => Add78.IN16
thirteenbally[4] => WideOr25.IN4
thirteenbally[5] => Add76.IN15
thirteenbally[5] => LessThan85.IN5
thirteenbally[5] => Add78.IN15
thirteenbally[5] => WideOr25.IN5
thirteenbally[6] => Add76.IN14
thirteenbally[6] => LessThan85.IN4
thirteenbally[6] => Add78.IN14
thirteenbally[6] => WideOr25.IN6
thirteenbally[7] => Add76.IN13
thirteenbally[7] => LessThan85.IN3
thirteenbally[7] => Add78.IN13
thirteenbally[7] => WideOr25.IN7
thirteenbally[8] => Add76.IN12
thirteenbally[8] => LessThan85.IN2
thirteenbally[8] => Add78.IN12
thirteenbally[8] => WideOr25.IN8
thirteenbally[9] => Add76.IN11
thirteenbally[9] => LessThan85.IN1
thirteenbally[9] => Add78.IN11
thirteenbally[9] => WideOr25.IN9
fourteenballx[0] => Add80.IN20
fourteenballx[0] => LessThan89.IN10
fourteenballx[0] => Add82.IN20
fourteenballx[0] => WideOr26.IN0
fourteenballx[1] => Add80.IN19
fourteenballx[1] => LessThan89.IN9
fourteenballx[1] => Add82.IN19
fourteenballx[1] => WideOr26.IN1
fourteenballx[2] => Add80.IN18
fourteenballx[2] => LessThan89.IN8
fourteenballx[2] => Add82.IN18
fourteenballx[2] => WideOr26.IN2
fourteenballx[3] => Add80.IN17
fourteenballx[3] => LessThan89.IN7
fourteenballx[3] => Add82.IN17
fourteenballx[3] => WideOr26.IN3
fourteenballx[4] => Add80.IN16
fourteenballx[4] => LessThan89.IN6
fourteenballx[4] => Add82.IN16
fourteenballx[4] => WideOr26.IN4
fourteenballx[5] => Add80.IN15
fourteenballx[5] => LessThan89.IN5
fourteenballx[5] => Add82.IN15
fourteenballx[5] => WideOr26.IN5
fourteenballx[6] => Add80.IN14
fourteenballx[6] => LessThan89.IN4
fourteenballx[6] => Add82.IN14
fourteenballx[6] => WideOr26.IN6
fourteenballx[7] => Add80.IN13
fourteenballx[7] => LessThan89.IN3
fourteenballx[7] => Add82.IN13
fourteenballx[7] => WideOr26.IN7
fourteenballx[8] => Add80.IN12
fourteenballx[8] => LessThan89.IN2
fourteenballx[8] => Add82.IN12
fourteenballx[8] => WideOr26.IN8
fourteenballx[9] => Add80.IN11
fourteenballx[9] => LessThan89.IN1
fourteenballx[9] => Add82.IN11
fourteenballx[9] => WideOr26.IN9
fourteenbally[0] => Add81.IN20
fourteenbally[0] => LessThan91.IN10
fourteenbally[0] => Add83.IN20
fourteenbally[0] => WideOr27.IN0
fourteenbally[1] => Add81.IN19
fourteenbally[1] => LessThan91.IN9
fourteenbally[1] => Add83.IN19
fourteenbally[1] => WideOr27.IN1
fourteenbally[2] => Add81.IN18
fourteenbally[2] => LessThan91.IN8
fourteenbally[2] => Add83.IN18
fourteenbally[2] => WideOr27.IN2
fourteenbally[3] => Add81.IN17
fourteenbally[3] => LessThan91.IN7
fourteenbally[3] => Add83.IN17
fourteenbally[3] => WideOr27.IN3
fourteenbally[4] => Add81.IN16
fourteenbally[4] => LessThan91.IN6
fourteenbally[4] => Add83.IN16
fourteenbally[4] => WideOr27.IN4
fourteenbally[5] => Add81.IN15
fourteenbally[5] => LessThan91.IN5
fourteenbally[5] => Add83.IN15
fourteenbally[5] => WideOr27.IN5
fourteenbally[6] => Add81.IN14
fourteenbally[6] => LessThan91.IN4
fourteenbally[6] => Add83.IN14
fourteenbally[6] => WideOr27.IN6
fourteenbally[7] => Add81.IN13
fourteenbally[7] => LessThan91.IN3
fourteenbally[7] => Add83.IN13
fourteenbally[7] => WideOr27.IN7
fourteenbally[8] => Add81.IN12
fourteenbally[8] => LessThan91.IN2
fourteenbally[8] => Add83.IN12
fourteenbally[8] => WideOr27.IN8
fourteenbally[9] => Add81.IN11
fourteenbally[9] => LessThan91.IN1
fourteenbally[9] => Add83.IN11
fourteenbally[9] => WideOr27.IN9
fifteenballx[0] => Add85.IN20
fifteenballx[0] => LessThan95.IN10
fifteenballx[0] => Add87.IN20
fifteenballx[0] => WideOr28.IN0
fifteenballx[1] => Add85.IN19
fifteenballx[1] => LessThan95.IN9
fifteenballx[1] => Add87.IN19
fifteenballx[1] => WideOr28.IN1
fifteenballx[2] => Add85.IN18
fifteenballx[2] => LessThan95.IN8
fifteenballx[2] => Add87.IN18
fifteenballx[2] => WideOr28.IN2
fifteenballx[3] => Add85.IN17
fifteenballx[3] => LessThan95.IN7
fifteenballx[3] => Add87.IN17
fifteenballx[3] => WideOr28.IN3
fifteenballx[4] => Add85.IN16
fifteenballx[4] => LessThan95.IN6
fifteenballx[4] => Add87.IN16
fifteenballx[4] => WideOr28.IN4
fifteenballx[5] => Add85.IN15
fifteenballx[5] => LessThan95.IN5
fifteenballx[5] => Add87.IN15
fifteenballx[5] => WideOr28.IN5
fifteenballx[6] => Add85.IN14
fifteenballx[6] => LessThan95.IN4
fifteenballx[6] => Add87.IN14
fifteenballx[6] => WideOr28.IN6
fifteenballx[7] => Add85.IN13
fifteenballx[7] => LessThan95.IN3
fifteenballx[7] => Add87.IN13
fifteenballx[7] => WideOr28.IN7
fifteenballx[8] => Add85.IN12
fifteenballx[8] => LessThan95.IN2
fifteenballx[8] => Add87.IN12
fifteenballx[8] => WideOr28.IN8
fifteenballx[9] => Add85.IN11
fifteenballx[9] => LessThan95.IN1
fifteenballx[9] => Add87.IN11
fifteenballx[9] => WideOr28.IN9
fifteenbally[0] => Add86.IN20
fifteenbally[0] => LessThan97.IN10
fifteenbally[0] => Add88.IN20
fifteenbally[0] => WideOr29.IN0
fifteenbally[1] => Add86.IN19
fifteenbally[1] => LessThan97.IN9
fifteenbally[1] => Add88.IN19
fifteenbally[1] => WideOr29.IN1
fifteenbally[2] => Add86.IN18
fifteenbally[2] => LessThan97.IN8
fifteenbally[2] => Add88.IN18
fifteenbally[2] => WideOr29.IN2
fifteenbally[3] => Add86.IN17
fifteenbally[3] => LessThan97.IN7
fifteenbally[3] => Add88.IN17
fifteenbally[3] => WideOr29.IN3
fifteenbally[4] => Add86.IN16
fifteenbally[4] => LessThan97.IN6
fifteenbally[4] => Add88.IN16
fifteenbally[4] => WideOr29.IN4
fifteenbally[5] => Add86.IN15
fifteenbally[5] => LessThan97.IN5
fifteenbally[5] => Add88.IN15
fifteenbally[5] => WideOr29.IN5
fifteenbally[6] => Add86.IN14
fifteenbally[6] => LessThan97.IN4
fifteenbally[6] => Add88.IN14
fifteenbally[6] => WideOr29.IN6
fifteenbally[7] => Add86.IN13
fifteenbally[7] => LessThan97.IN3
fifteenbally[7] => Add88.IN13
fifteenbally[7] => WideOr29.IN7
fifteenbally[8] => Add86.IN12
fifteenbally[8] => LessThan97.IN2
fifteenbally[8] => Add88.IN12
fifteenbally[8] => WideOr29.IN8
fifteenbally[9] => Add86.IN11
fifteenbally[9] => LessThan97.IN1
fifteenbally[9] => Add88.IN11
fifteenbally[9] => WideOr29.IN9
cueballx[0] => Add13.IN20
cueballx[0] => LessThan99.IN10
cueballx[0] => Add90.IN20
cueballx[0] => WideOr30.IN0
cueballx[1] => Add13.IN19
cueballx[1] => LessThan99.IN9
cueballx[1] => Add90.IN19
cueballx[1] => WideOr30.IN1
cueballx[2] => Add13.IN18
cueballx[2] => LessThan99.IN8
cueballx[2] => Add90.IN18
cueballx[2] => WideOr30.IN2
cueballx[3] => Add13.IN17
cueballx[3] => LessThan99.IN7
cueballx[3] => Add90.IN17
cueballx[3] => WideOr30.IN3
cueballx[4] => Add13.IN16
cueballx[4] => LessThan99.IN6
cueballx[4] => Add90.IN16
cueballx[4] => WideOr30.IN4
cueballx[5] => Add13.IN15
cueballx[5] => LessThan99.IN5
cueballx[5] => Add90.IN15
cueballx[5] => WideOr30.IN5
cueballx[6] => Add13.IN14
cueballx[6] => LessThan99.IN4
cueballx[6] => Add90.IN14
cueballx[6] => WideOr30.IN6
cueballx[7] => Add13.IN13
cueballx[7] => LessThan99.IN3
cueballx[7] => Add90.IN13
cueballx[7] => WideOr30.IN7
cueballx[8] => Add13.IN12
cueballx[8] => LessThan99.IN2
cueballx[8] => Add90.IN12
cueballx[8] => WideOr30.IN8
cueballx[9] => Add13.IN11
cueballx[9] => LessThan99.IN1
cueballx[9] => Add90.IN11
cueballx[9] => WideOr30.IN9
cuebally[0] => Add14.IN20
cuebally[0] => LessThan101.IN10
cuebally[0] => Add91.IN20
cuebally[0] => WideOr31.IN0
cuebally[1] => Add14.IN19
cuebally[1] => LessThan101.IN9
cuebally[1] => Add91.IN19
cuebally[1] => WideOr31.IN1
cuebally[2] => Add14.IN18
cuebally[2] => LessThan101.IN8
cuebally[2] => Add91.IN18
cuebally[2] => WideOr31.IN2
cuebally[3] => Add14.IN17
cuebally[3] => LessThan101.IN7
cuebally[3] => Add91.IN17
cuebally[3] => WideOr31.IN3
cuebally[4] => Add14.IN16
cuebally[4] => LessThan101.IN6
cuebally[4] => Add91.IN16
cuebally[4] => WideOr31.IN4
cuebally[5] => Add14.IN15
cuebally[5] => LessThan101.IN5
cuebally[5] => Add91.IN15
cuebally[5] => WideOr31.IN5
cuebally[6] => Add14.IN14
cuebally[6] => LessThan101.IN4
cuebally[6] => Add91.IN14
cuebally[6] => WideOr31.IN6
cuebally[7] => Add14.IN13
cuebally[7] => LessThan101.IN3
cuebally[7] => Add91.IN13
cuebally[7] => WideOr31.IN7
cuebally[8] => Add14.IN12
cuebally[8] => LessThan101.IN2
cuebally[8] => Add91.IN12
cuebally[8] => WideOr31.IN8
cuebally[9] => Add14.IN11
cuebally[9] => LessThan101.IN1
cuebally[9] => Add91.IN11
cuebally[9] => WideOr31.IN9
p1cuex[0] => Add7.IN20
p1cuex[0] => LessThan3.IN10
p1cuex[0] => Add10.IN20
p1cuex[1] => Add7.IN19
p1cuex[1] => LessThan3.IN9
p1cuex[1] => Add10.IN19
p1cuex[2] => Add7.IN18
p1cuex[2] => LessThan3.IN8
p1cuex[2] => Add10.IN18
p1cuex[3] => Add7.IN17
p1cuex[3] => LessThan3.IN7
p1cuex[3] => Add10.IN17
p1cuex[4] => Add7.IN16
p1cuex[4] => LessThan3.IN6
p1cuex[4] => Add10.IN16
p1cuex[5] => Add7.IN15
p1cuex[5] => LessThan3.IN5
p1cuex[5] => Add10.IN15
p1cuex[6] => Add7.IN14
p1cuex[6] => LessThan3.IN4
p1cuex[6] => Add10.IN14
p1cuex[7] => Add7.IN13
p1cuex[7] => LessThan3.IN3
p1cuex[7] => Add10.IN13
p1cuex[8] => Add7.IN12
p1cuex[8] => LessThan3.IN2
p1cuex[8] => Add10.IN12
p1cuex[9] => Add7.IN11
p1cuex[9] => LessThan3.IN1
p1cuex[9] => Add10.IN11
p1cuey[0] => Add4.IN20
p1cuey[0] => Add8.IN20
p1cuey[0] => LessThan5.IN10
p1cuey[0] => Add11.IN20
p1cuey[1] => Add4.IN19
p1cuey[1] => Add8.IN19
p1cuey[1] => LessThan5.IN9
p1cuey[1] => Add11.IN19
p1cuey[2] => Add4.IN18
p1cuey[2] => Add8.IN18
p1cuey[2] => LessThan5.IN8
p1cuey[2] => Add11.IN18
p1cuey[3] => Add4.IN17
p1cuey[3] => Add8.IN17
p1cuey[3] => LessThan5.IN7
p1cuey[3] => Add11.IN17
p1cuey[4] => Add4.IN16
p1cuey[4] => Add8.IN16
p1cuey[4] => LessThan5.IN6
p1cuey[4] => Add11.IN16
p1cuey[5] => Add4.IN15
p1cuey[5] => Add8.IN15
p1cuey[5] => LessThan5.IN5
p1cuey[5] => Add11.IN15
p1cuey[6] => Add4.IN14
p1cuey[6] => Add8.IN14
p1cuey[6] => LessThan5.IN4
p1cuey[6] => Add11.IN14
p1cuey[7] => Add4.IN13
p1cuey[7] => Add8.IN13
p1cuey[7] => LessThan5.IN3
p1cuey[7] => Add11.IN13
p1cuey[8] => Add4.IN12
p1cuey[8] => Add8.IN12
p1cuey[8] => LessThan5.IN2
p1cuey[8] => Add11.IN12
p1cuey[9] => Add4.IN11
p1cuey[9] => Add8.IN11
p1cuey[9] => LessThan5.IN1
p1cuey[9] => Add11.IN11
curpixX[0] => LessThan1.IN20
curpixX[0] => LessThan3.IN20
curpixX[0] => LessThan4.IN20
curpixX[0] => LessThan7.IN20
curpixX[0] => LessThan9.IN20
curpixX[0] => LessThan11.IN20
curpixX[0] => LessThan12.IN20
curpixX[0] => LessThan15.IN20
curpixX[0] => LessThan17.IN20
curpixX[0] => LessThan18.IN20
curpixX[0] => LessThan21.IN20
curpixX[0] => LessThan23.IN20
curpixX[0] => LessThan24.IN20
curpixX[0] => LessThan27.IN20
curpixX[0] => LessThan29.IN20
curpixX[0] => LessThan30.IN20
curpixX[0] => LessThan33.IN20
curpixX[0] => LessThan35.IN20
curpixX[0] => LessThan36.IN20
curpixX[0] => LessThan39.IN20
curpixX[0] => LessThan41.IN20
curpixX[0] => LessThan42.IN20
curpixX[0] => LessThan45.IN20
curpixX[0] => LessThan47.IN20
curpixX[0] => LessThan48.IN20
curpixX[0] => LessThan51.IN20
curpixX[0] => LessThan53.IN20
curpixX[0] => LessThan54.IN20
curpixX[0] => LessThan57.IN20
curpixX[0] => LessThan59.IN20
curpixX[0] => LessThan60.IN20
curpixX[0] => LessThan63.IN20
curpixX[0] => LessThan65.IN20
curpixX[0] => LessThan66.IN20
curpixX[0] => LessThan69.IN20
curpixX[0] => LessThan71.IN20
curpixX[0] => LessThan72.IN20
curpixX[0] => LessThan75.IN20
curpixX[0] => LessThan77.IN20
curpixX[0] => LessThan78.IN20
curpixX[0] => LessThan81.IN20
curpixX[0] => LessThan83.IN20
curpixX[0] => LessThan84.IN20
curpixX[0] => LessThan87.IN20
curpixX[0] => LessThan89.IN20
curpixX[0] => LessThan90.IN20
curpixX[0] => LessThan93.IN20
curpixX[0] => LessThan95.IN20
curpixX[0] => LessThan96.IN20
curpixX[0] => LessThan99.IN20
curpixX[0] => LessThan100.IN20
curpixX[0] => LessThan104.IN20
curpixX[1] => LessThan1.IN19
curpixX[1] => LessThan3.IN19
curpixX[1] => LessThan4.IN19
curpixX[1] => LessThan7.IN19
curpixX[1] => LessThan9.IN19
curpixX[1] => LessThan11.IN19
curpixX[1] => LessThan12.IN19
curpixX[1] => LessThan15.IN19
curpixX[1] => LessThan17.IN19
curpixX[1] => LessThan18.IN19
curpixX[1] => LessThan21.IN19
curpixX[1] => LessThan23.IN19
curpixX[1] => LessThan24.IN19
curpixX[1] => LessThan27.IN19
curpixX[1] => LessThan29.IN19
curpixX[1] => LessThan30.IN19
curpixX[1] => LessThan33.IN19
curpixX[1] => LessThan35.IN19
curpixX[1] => LessThan36.IN19
curpixX[1] => LessThan39.IN19
curpixX[1] => LessThan41.IN19
curpixX[1] => LessThan42.IN19
curpixX[1] => LessThan45.IN19
curpixX[1] => LessThan47.IN19
curpixX[1] => LessThan48.IN19
curpixX[1] => LessThan51.IN19
curpixX[1] => LessThan53.IN19
curpixX[1] => LessThan54.IN19
curpixX[1] => LessThan57.IN19
curpixX[1] => LessThan59.IN19
curpixX[1] => LessThan60.IN19
curpixX[1] => LessThan63.IN19
curpixX[1] => LessThan65.IN19
curpixX[1] => LessThan66.IN19
curpixX[1] => LessThan69.IN19
curpixX[1] => LessThan71.IN19
curpixX[1] => LessThan72.IN19
curpixX[1] => LessThan75.IN19
curpixX[1] => LessThan77.IN19
curpixX[1] => LessThan78.IN19
curpixX[1] => LessThan81.IN19
curpixX[1] => LessThan83.IN19
curpixX[1] => LessThan84.IN19
curpixX[1] => LessThan87.IN19
curpixX[1] => LessThan89.IN19
curpixX[1] => LessThan90.IN19
curpixX[1] => LessThan93.IN19
curpixX[1] => LessThan95.IN19
curpixX[1] => LessThan96.IN19
curpixX[1] => LessThan99.IN19
curpixX[1] => LessThan100.IN19
curpixX[1] => LessThan104.IN19
curpixX[2] => LessThan1.IN18
curpixX[2] => LessThan3.IN18
curpixX[2] => LessThan4.IN18
curpixX[2] => LessThan7.IN18
curpixX[2] => LessThan9.IN18
curpixX[2] => LessThan11.IN18
curpixX[2] => LessThan12.IN18
curpixX[2] => LessThan15.IN18
curpixX[2] => LessThan17.IN18
curpixX[2] => LessThan18.IN18
curpixX[2] => LessThan21.IN18
curpixX[2] => LessThan23.IN18
curpixX[2] => LessThan24.IN18
curpixX[2] => LessThan27.IN18
curpixX[2] => LessThan29.IN18
curpixX[2] => LessThan30.IN18
curpixX[2] => LessThan33.IN18
curpixX[2] => LessThan35.IN18
curpixX[2] => LessThan36.IN18
curpixX[2] => LessThan39.IN18
curpixX[2] => LessThan41.IN18
curpixX[2] => LessThan42.IN18
curpixX[2] => LessThan45.IN18
curpixX[2] => LessThan47.IN18
curpixX[2] => LessThan48.IN18
curpixX[2] => LessThan51.IN18
curpixX[2] => LessThan53.IN18
curpixX[2] => LessThan54.IN18
curpixX[2] => LessThan57.IN18
curpixX[2] => LessThan59.IN18
curpixX[2] => LessThan60.IN18
curpixX[2] => LessThan63.IN18
curpixX[2] => LessThan65.IN18
curpixX[2] => LessThan66.IN18
curpixX[2] => LessThan69.IN18
curpixX[2] => LessThan71.IN18
curpixX[2] => LessThan72.IN18
curpixX[2] => LessThan75.IN18
curpixX[2] => LessThan77.IN18
curpixX[2] => LessThan78.IN18
curpixX[2] => LessThan81.IN18
curpixX[2] => LessThan83.IN18
curpixX[2] => LessThan84.IN18
curpixX[2] => LessThan87.IN18
curpixX[2] => LessThan89.IN18
curpixX[2] => LessThan90.IN18
curpixX[2] => LessThan93.IN18
curpixX[2] => LessThan95.IN18
curpixX[2] => LessThan96.IN18
curpixX[2] => LessThan99.IN18
curpixX[2] => LessThan100.IN18
curpixX[2] => LessThan104.IN18
curpixX[3] => LessThan1.IN17
curpixX[3] => LessThan3.IN17
curpixX[3] => LessThan4.IN17
curpixX[3] => LessThan7.IN17
curpixX[3] => LessThan9.IN17
curpixX[3] => LessThan11.IN17
curpixX[3] => LessThan12.IN17
curpixX[3] => LessThan15.IN17
curpixX[3] => LessThan17.IN17
curpixX[3] => LessThan18.IN17
curpixX[3] => LessThan21.IN17
curpixX[3] => LessThan23.IN17
curpixX[3] => LessThan24.IN17
curpixX[3] => LessThan27.IN17
curpixX[3] => LessThan29.IN17
curpixX[3] => LessThan30.IN17
curpixX[3] => LessThan33.IN17
curpixX[3] => LessThan35.IN17
curpixX[3] => LessThan36.IN17
curpixX[3] => LessThan39.IN17
curpixX[3] => LessThan41.IN17
curpixX[3] => LessThan42.IN17
curpixX[3] => LessThan45.IN17
curpixX[3] => LessThan47.IN17
curpixX[3] => LessThan48.IN17
curpixX[3] => LessThan51.IN17
curpixX[3] => LessThan53.IN17
curpixX[3] => LessThan54.IN17
curpixX[3] => LessThan57.IN17
curpixX[3] => LessThan59.IN17
curpixX[3] => LessThan60.IN17
curpixX[3] => LessThan63.IN17
curpixX[3] => LessThan65.IN17
curpixX[3] => LessThan66.IN17
curpixX[3] => LessThan69.IN17
curpixX[3] => LessThan71.IN17
curpixX[3] => LessThan72.IN17
curpixX[3] => LessThan75.IN17
curpixX[3] => LessThan77.IN17
curpixX[3] => LessThan78.IN17
curpixX[3] => LessThan81.IN17
curpixX[3] => LessThan83.IN17
curpixX[3] => LessThan84.IN17
curpixX[3] => LessThan87.IN17
curpixX[3] => LessThan89.IN17
curpixX[3] => LessThan90.IN17
curpixX[3] => LessThan93.IN17
curpixX[3] => LessThan95.IN17
curpixX[3] => LessThan96.IN17
curpixX[3] => LessThan99.IN17
curpixX[3] => LessThan100.IN17
curpixX[3] => LessThan104.IN17
curpixX[4] => LessThan1.IN16
curpixX[4] => LessThan3.IN16
curpixX[4] => LessThan4.IN16
curpixX[4] => LessThan7.IN16
curpixX[4] => LessThan9.IN16
curpixX[4] => LessThan11.IN16
curpixX[4] => LessThan12.IN16
curpixX[4] => LessThan15.IN16
curpixX[4] => LessThan17.IN16
curpixX[4] => LessThan18.IN16
curpixX[4] => LessThan21.IN16
curpixX[4] => LessThan23.IN16
curpixX[4] => LessThan24.IN16
curpixX[4] => LessThan27.IN16
curpixX[4] => LessThan29.IN16
curpixX[4] => LessThan30.IN16
curpixX[4] => LessThan33.IN16
curpixX[4] => LessThan35.IN16
curpixX[4] => LessThan36.IN16
curpixX[4] => LessThan39.IN16
curpixX[4] => LessThan41.IN16
curpixX[4] => LessThan42.IN16
curpixX[4] => LessThan45.IN16
curpixX[4] => LessThan47.IN16
curpixX[4] => LessThan48.IN16
curpixX[4] => LessThan51.IN16
curpixX[4] => LessThan53.IN16
curpixX[4] => LessThan54.IN16
curpixX[4] => LessThan57.IN16
curpixX[4] => LessThan59.IN16
curpixX[4] => LessThan60.IN16
curpixX[4] => LessThan63.IN16
curpixX[4] => LessThan65.IN16
curpixX[4] => LessThan66.IN16
curpixX[4] => LessThan69.IN16
curpixX[4] => LessThan71.IN16
curpixX[4] => LessThan72.IN16
curpixX[4] => LessThan75.IN16
curpixX[4] => LessThan77.IN16
curpixX[4] => LessThan78.IN16
curpixX[4] => LessThan81.IN16
curpixX[4] => LessThan83.IN16
curpixX[4] => LessThan84.IN16
curpixX[4] => LessThan87.IN16
curpixX[4] => LessThan89.IN16
curpixX[4] => LessThan90.IN16
curpixX[4] => LessThan93.IN16
curpixX[4] => LessThan95.IN16
curpixX[4] => LessThan96.IN16
curpixX[4] => LessThan99.IN16
curpixX[4] => LessThan100.IN16
curpixX[4] => LessThan104.IN16
curpixX[5] => LessThan1.IN15
curpixX[5] => LessThan3.IN15
curpixX[5] => LessThan4.IN15
curpixX[5] => LessThan7.IN15
curpixX[5] => LessThan9.IN15
curpixX[5] => LessThan11.IN15
curpixX[5] => LessThan12.IN15
curpixX[5] => LessThan15.IN15
curpixX[5] => LessThan17.IN15
curpixX[5] => LessThan18.IN15
curpixX[5] => LessThan21.IN15
curpixX[5] => LessThan23.IN15
curpixX[5] => LessThan24.IN15
curpixX[5] => LessThan27.IN15
curpixX[5] => LessThan29.IN15
curpixX[5] => LessThan30.IN15
curpixX[5] => LessThan33.IN15
curpixX[5] => LessThan35.IN15
curpixX[5] => LessThan36.IN15
curpixX[5] => LessThan39.IN15
curpixX[5] => LessThan41.IN15
curpixX[5] => LessThan42.IN15
curpixX[5] => LessThan45.IN15
curpixX[5] => LessThan47.IN15
curpixX[5] => LessThan48.IN15
curpixX[5] => LessThan51.IN15
curpixX[5] => LessThan53.IN15
curpixX[5] => LessThan54.IN15
curpixX[5] => LessThan57.IN15
curpixX[5] => LessThan59.IN15
curpixX[5] => LessThan60.IN15
curpixX[5] => LessThan63.IN15
curpixX[5] => LessThan65.IN15
curpixX[5] => LessThan66.IN15
curpixX[5] => LessThan69.IN15
curpixX[5] => LessThan71.IN15
curpixX[5] => LessThan72.IN15
curpixX[5] => LessThan75.IN15
curpixX[5] => LessThan77.IN15
curpixX[5] => LessThan78.IN15
curpixX[5] => LessThan81.IN15
curpixX[5] => LessThan83.IN15
curpixX[5] => LessThan84.IN15
curpixX[5] => LessThan87.IN15
curpixX[5] => LessThan89.IN15
curpixX[5] => LessThan90.IN15
curpixX[5] => LessThan93.IN15
curpixX[5] => LessThan95.IN15
curpixX[5] => LessThan96.IN15
curpixX[5] => LessThan99.IN15
curpixX[5] => LessThan100.IN15
curpixX[5] => LessThan104.IN15
curpixX[6] => LessThan1.IN14
curpixX[6] => LessThan3.IN14
curpixX[6] => LessThan4.IN14
curpixX[6] => LessThan7.IN14
curpixX[6] => LessThan9.IN14
curpixX[6] => LessThan11.IN14
curpixX[6] => LessThan12.IN14
curpixX[6] => LessThan15.IN14
curpixX[6] => LessThan17.IN14
curpixX[6] => LessThan18.IN14
curpixX[6] => LessThan21.IN14
curpixX[6] => LessThan23.IN14
curpixX[6] => LessThan24.IN14
curpixX[6] => LessThan27.IN14
curpixX[6] => LessThan29.IN14
curpixX[6] => LessThan30.IN14
curpixX[6] => LessThan33.IN14
curpixX[6] => LessThan35.IN14
curpixX[6] => LessThan36.IN14
curpixX[6] => LessThan39.IN14
curpixX[6] => LessThan41.IN14
curpixX[6] => LessThan42.IN14
curpixX[6] => LessThan45.IN14
curpixX[6] => LessThan47.IN14
curpixX[6] => LessThan48.IN14
curpixX[6] => LessThan51.IN14
curpixX[6] => LessThan53.IN14
curpixX[6] => LessThan54.IN14
curpixX[6] => LessThan57.IN14
curpixX[6] => LessThan59.IN14
curpixX[6] => LessThan60.IN14
curpixX[6] => LessThan63.IN14
curpixX[6] => LessThan65.IN14
curpixX[6] => LessThan66.IN14
curpixX[6] => LessThan69.IN14
curpixX[6] => LessThan71.IN14
curpixX[6] => LessThan72.IN14
curpixX[6] => LessThan75.IN14
curpixX[6] => LessThan77.IN14
curpixX[6] => LessThan78.IN14
curpixX[6] => LessThan81.IN14
curpixX[6] => LessThan83.IN14
curpixX[6] => LessThan84.IN14
curpixX[6] => LessThan87.IN14
curpixX[6] => LessThan89.IN14
curpixX[6] => LessThan90.IN14
curpixX[6] => LessThan93.IN14
curpixX[6] => LessThan95.IN14
curpixX[6] => LessThan96.IN14
curpixX[6] => LessThan99.IN14
curpixX[6] => LessThan100.IN14
curpixX[6] => LessThan104.IN14
curpixX[7] => LessThan1.IN13
curpixX[7] => LessThan3.IN13
curpixX[7] => LessThan4.IN13
curpixX[7] => LessThan7.IN13
curpixX[7] => LessThan9.IN13
curpixX[7] => LessThan11.IN13
curpixX[7] => LessThan12.IN13
curpixX[7] => LessThan15.IN13
curpixX[7] => LessThan17.IN13
curpixX[7] => LessThan18.IN13
curpixX[7] => LessThan21.IN13
curpixX[7] => LessThan23.IN13
curpixX[7] => LessThan24.IN13
curpixX[7] => LessThan27.IN13
curpixX[7] => LessThan29.IN13
curpixX[7] => LessThan30.IN13
curpixX[7] => LessThan33.IN13
curpixX[7] => LessThan35.IN13
curpixX[7] => LessThan36.IN13
curpixX[7] => LessThan39.IN13
curpixX[7] => LessThan41.IN13
curpixX[7] => LessThan42.IN13
curpixX[7] => LessThan45.IN13
curpixX[7] => LessThan47.IN13
curpixX[7] => LessThan48.IN13
curpixX[7] => LessThan51.IN13
curpixX[7] => LessThan53.IN13
curpixX[7] => LessThan54.IN13
curpixX[7] => LessThan57.IN13
curpixX[7] => LessThan59.IN13
curpixX[7] => LessThan60.IN13
curpixX[7] => LessThan63.IN13
curpixX[7] => LessThan65.IN13
curpixX[7] => LessThan66.IN13
curpixX[7] => LessThan69.IN13
curpixX[7] => LessThan71.IN13
curpixX[7] => LessThan72.IN13
curpixX[7] => LessThan75.IN13
curpixX[7] => LessThan77.IN13
curpixX[7] => LessThan78.IN13
curpixX[7] => LessThan81.IN13
curpixX[7] => LessThan83.IN13
curpixX[7] => LessThan84.IN13
curpixX[7] => LessThan87.IN13
curpixX[7] => LessThan89.IN13
curpixX[7] => LessThan90.IN13
curpixX[7] => LessThan93.IN13
curpixX[7] => LessThan95.IN13
curpixX[7] => LessThan96.IN13
curpixX[7] => LessThan99.IN13
curpixX[7] => LessThan100.IN13
curpixX[7] => LessThan104.IN13
curpixX[8] => LessThan1.IN12
curpixX[8] => LessThan3.IN12
curpixX[8] => LessThan4.IN12
curpixX[8] => LessThan7.IN12
curpixX[8] => LessThan9.IN12
curpixX[8] => LessThan11.IN12
curpixX[8] => LessThan12.IN12
curpixX[8] => LessThan15.IN12
curpixX[8] => LessThan17.IN12
curpixX[8] => LessThan18.IN12
curpixX[8] => LessThan21.IN12
curpixX[8] => LessThan23.IN12
curpixX[8] => LessThan24.IN12
curpixX[8] => LessThan27.IN12
curpixX[8] => LessThan29.IN12
curpixX[8] => LessThan30.IN12
curpixX[8] => LessThan33.IN12
curpixX[8] => LessThan35.IN12
curpixX[8] => LessThan36.IN12
curpixX[8] => LessThan39.IN12
curpixX[8] => LessThan41.IN12
curpixX[8] => LessThan42.IN12
curpixX[8] => LessThan45.IN12
curpixX[8] => LessThan47.IN12
curpixX[8] => LessThan48.IN12
curpixX[8] => LessThan51.IN12
curpixX[8] => LessThan53.IN12
curpixX[8] => LessThan54.IN12
curpixX[8] => LessThan57.IN12
curpixX[8] => LessThan59.IN12
curpixX[8] => LessThan60.IN12
curpixX[8] => LessThan63.IN12
curpixX[8] => LessThan65.IN12
curpixX[8] => LessThan66.IN12
curpixX[8] => LessThan69.IN12
curpixX[8] => LessThan71.IN12
curpixX[8] => LessThan72.IN12
curpixX[8] => LessThan75.IN12
curpixX[8] => LessThan77.IN12
curpixX[8] => LessThan78.IN12
curpixX[8] => LessThan81.IN12
curpixX[8] => LessThan83.IN12
curpixX[8] => LessThan84.IN12
curpixX[8] => LessThan87.IN12
curpixX[8] => LessThan89.IN12
curpixX[8] => LessThan90.IN12
curpixX[8] => LessThan93.IN12
curpixX[8] => LessThan95.IN12
curpixX[8] => LessThan96.IN12
curpixX[8] => LessThan99.IN12
curpixX[8] => LessThan100.IN12
curpixX[8] => LessThan104.IN12
curpixX[9] => LessThan1.IN11
curpixX[9] => LessThan3.IN11
curpixX[9] => LessThan4.IN11
curpixX[9] => LessThan7.IN11
curpixX[9] => LessThan9.IN11
curpixX[9] => LessThan11.IN11
curpixX[9] => LessThan12.IN11
curpixX[9] => LessThan15.IN11
curpixX[9] => LessThan17.IN11
curpixX[9] => LessThan18.IN11
curpixX[9] => LessThan21.IN11
curpixX[9] => LessThan23.IN11
curpixX[9] => LessThan24.IN11
curpixX[9] => LessThan27.IN11
curpixX[9] => LessThan29.IN11
curpixX[9] => LessThan30.IN11
curpixX[9] => LessThan33.IN11
curpixX[9] => LessThan35.IN11
curpixX[9] => LessThan36.IN11
curpixX[9] => LessThan39.IN11
curpixX[9] => LessThan41.IN11
curpixX[9] => LessThan42.IN11
curpixX[9] => LessThan45.IN11
curpixX[9] => LessThan47.IN11
curpixX[9] => LessThan48.IN11
curpixX[9] => LessThan51.IN11
curpixX[9] => LessThan53.IN11
curpixX[9] => LessThan54.IN11
curpixX[9] => LessThan57.IN11
curpixX[9] => LessThan59.IN11
curpixX[9] => LessThan60.IN11
curpixX[9] => LessThan63.IN11
curpixX[9] => LessThan65.IN11
curpixX[9] => LessThan66.IN11
curpixX[9] => LessThan69.IN11
curpixX[9] => LessThan71.IN11
curpixX[9] => LessThan72.IN11
curpixX[9] => LessThan75.IN11
curpixX[9] => LessThan77.IN11
curpixX[9] => LessThan78.IN11
curpixX[9] => LessThan81.IN11
curpixX[9] => LessThan83.IN11
curpixX[9] => LessThan84.IN11
curpixX[9] => LessThan87.IN11
curpixX[9] => LessThan89.IN11
curpixX[9] => LessThan90.IN11
curpixX[9] => LessThan93.IN11
curpixX[9] => LessThan95.IN11
curpixX[9] => LessThan96.IN11
curpixX[9] => LessThan99.IN11
curpixX[9] => LessThan100.IN11
curpixX[9] => LessThan104.IN11
curpixY[0] => LessThan0.IN20
curpixY[0] => LessThan2.IN20
curpixY[0] => LessThan5.IN20
curpixY[0] => LessThan6.IN20
curpixY[0] => LessThan8.IN20
curpixY[0] => LessThan10.IN20
curpixY[0] => LessThan13.IN20
curpixY[0] => LessThan14.IN20
curpixY[0] => LessThan16.IN20
curpixY[0] => LessThan19.IN20
curpixY[0] => LessThan20.IN20
curpixY[0] => LessThan22.IN20
curpixY[0] => LessThan25.IN20
curpixY[0] => LessThan26.IN20
curpixY[0] => LessThan28.IN20
curpixY[0] => LessThan31.IN20
curpixY[0] => LessThan32.IN20
curpixY[0] => LessThan34.IN20
curpixY[0] => LessThan37.IN20
curpixY[0] => LessThan38.IN20
curpixY[0] => LessThan40.IN20
curpixY[0] => LessThan43.IN20
curpixY[0] => LessThan44.IN20
curpixY[0] => LessThan46.IN20
curpixY[0] => LessThan49.IN20
curpixY[0] => LessThan50.IN20
curpixY[0] => LessThan52.IN20
curpixY[0] => LessThan55.IN20
curpixY[0] => LessThan56.IN20
curpixY[0] => LessThan58.IN20
curpixY[0] => LessThan61.IN20
curpixY[0] => LessThan62.IN20
curpixY[0] => LessThan64.IN20
curpixY[0] => LessThan67.IN20
curpixY[0] => LessThan68.IN20
curpixY[0] => LessThan70.IN20
curpixY[0] => LessThan73.IN20
curpixY[0] => LessThan74.IN20
curpixY[0] => LessThan76.IN20
curpixY[0] => LessThan79.IN20
curpixY[0] => LessThan80.IN20
curpixY[0] => LessThan82.IN20
curpixY[0] => LessThan85.IN20
curpixY[0] => LessThan86.IN20
curpixY[0] => LessThan88.IN20
curpixY[0] => LessThan91.IN20
curpixY[0] => LessThan92.IN20
curpixY[0] => LessThan94.IN20
curpixY[0] => LessThan97.IN20
curpixY[0] => LessThan98.IN20
curpixY[0] => LessThan101.IN20
curpixY[0] => LessThan102.IN20
curpixY[0] => LessThan103.IN20
curpixY[1] => LessThan0.IN19
curpixY[1] => LessThan2.IN19
curpixY[1] => LessThan5.IN19
curpixY[1] => LessThan6.IN19
curpixY[1] => LessThan8.IN19
curpixY[1] => LessThan10.IN19
curpixY[1] => LessThan13.IN19
curpixY[1] => LessThan14.IN19
curpixY[1] => LessThan16.IN19
curpixY[1] => LessThan19.IN19
curpixY[1] => LessThan20.IN19
curpixY[1] => LessThan22.IN19
curpixY[1] => LessThan25.IN19
curpixY[1] => LessThan26.IN19
curpixY[1] => LessThan28.IN19
curpixY[1] => LessThan31.IN19
curpixY[1] => LessThan32.IN19
curpixY[1] => LessThan34.IN19
curpixY[1] => LessThan37.IN19
curpixY[1] => LessThan38.IN19
curpixY[1] => LessThan40.IN19
curpixY[1] => LessThan43.IN19
curpixY[1] => LessThan44.IN19
curpixY[1] => LessThan46.IN19
curpixY[1] => LessThan49.IN19
curpixY[1] => LessThan50.IN19
curpixY[1] => LessThan52.IN19
curpixY[1] => LessThan55.IN19
curpixY[1] => LessThan56.IN19
curpixY[1] => LessThan58.IN19
curpixY[1] => LessThan61.IN19
curpixY[1] => LessThan62.IN19
curpixY[1] => LessThan64.IN19
curpixY[1] => LessThan67.IN19
curpixY[1] => LessThan68.IN19
curpixY[1] => LessThan70.IN19
curpixY[1] => LessThan73.IN19
curpixY[1] => LessThan74.IN19
curpixY[1] => LessThan76.IN19
curpixY[1] => LessThan79.IN19
curpixY[1] => LessThan80.IN19
curpixY[1] => LessThan82.IN19
curpixY[1] => LessThan85.IN19
curpixY[1] => LessThan86.IN19
curpixY[1] => LessThan88.IN19
curpixY[1] => LessThan91.IN19
curpixY[1] => LessThan92.IN19
curpixY[1] => LessThan94.IN19
curpixY[1] => LessThan97.IN19
curpixY[1] => LessThan98.IN19
curpixY[1] => LessThan101.IN19
curpixY[1] => LessThan102.IN19
curpixY[1] => LessThan103.IN19
curpixY[2] => LessThan0.IN18
curpixY[2] => LessThan2.IN18
curpixY[2] => LessThan5.IN18
curpixY[2] => LessThan6.IN18
curpixY[2] => LessThan8.IN18
curpixY[2] => LessThan10.IN18
curpixY[2] => LessThan13.IN18
curpixY[2] => LessThan14.IN18
curpixY[2] => LessThan16.IN18
curpixY[2] => LessThan19.IN18
curpixY[2] => LessThan20.IN18
curpixY[2] => LessThan22.IN18
curpixY[2] => LessThan25.IN18
curpixY[2] => LessThan26.IN18
curpixY[2] => LessThan28.IN18
curpixY[2] => LessThan31.IN18
curpixY[2] => LessThan32.IN18
curpixY[2] => LessThan34.IN18
curpixY[2] => LessThan37.IN18
curpixY[2] => LessThan38.IN18
curpixY[2] => LessThan40.IN18
curpixY[2] => LessThan43.IN18
curpixY[2] => LessThan44.IN18
curpixY[2] => LessThan46.IN18
curpixY[2] => LessThan49.IN18
curpixY[2] => LessThan50.IN18
curpixY[2] => LessThan52.IN18
curpixY[2] => LessThan55.IN18
curpixY[2] => LessThan56.IN18
curpixY[2] => LessThan58.IN18
curpixY[2] => LessThan61.IN18
curpixY[2] => LessThan62.IN18
curpixY[2] => LessThan64.IN18
curpixY[2] => LessThan67.IN18
curpixY[2] => LessThan68.IN18
curpixY[2] => LessThan70.IN18
curpixY[2] => LessThan73.IN18
curpixY[2] => LessThan74.IN18
curpixY[2] => LessThan76.IN18
curpixY[2] => LessThan79.IN18
curpixY[2] => LessThan80.IN18
curpixY[2] => LessThan82.IN18
curpixY[2] => LessThan85.IN18
curpixY[2] => LessThan86.IN18
curpixY[2] => LessThan88.IN18
curpixY[2] => LessThan91.IN18
curpixY[2] => LessThan92.IN18
curpixY[2] => LessThan94.IN18
curpixY[2] => LessThan97.IN18
curpixY[2] => LessThan98.IN18
curpixY[2] => LessThan101.IN18
curpixY[2] => LessThan102.IN18
curpixY[2] => LessThan103.IN18
curpixY[3] => LessThan0.IN17
curpixY[3] => LessThan2.IN17
curpixY[3] => LessThan5.IN17
curpixY[3] => LessThan6.IN17
curpixY[3] => LessThan8.IN17
curpixY[3] => LessThan10.IN17
curpixY[3] => LessThan13.IN17
curpixY[3] => LessThan14.IN17
curpixY[3] => LessThan16.IN17
curpixY[3] => LessThan19.IN17
curpixY[3] => LessThan20.IN17
curpixY[3] => LessThan22.IN17
curpixY[3] => LessThan25.IN17
curpixY[3] => LessThan26.IN17
curpixY[3] => LessThan28.IN17
curpixY[3] => LessThan31.IN17
curpixY[3] => LessThan32.IN17
curpixY[3] => LessThan34.IN17
curpixY[3] => LessThan37.IN17
curpixY[3] => LessThan38.IN17
curpixY[3] => LessThan40.IN17
curpixY[3] => LessThan43.IN17
curpixY[3] => LessThan44.IN17
curpixY[3] => LessThan46.IN17
curpixY[3] => LessThan49.IN17
curpixY[3] => LessThan50.IN17
curpixY[3] => LessThan52.IN17
curpixY[3] => LessThan55.IN17
curpixY[3] => LessThan56.IN17
curpixY[3] => LessThan58.IN17
curpixY[3] => LessThan61.IN17
curpixY[3] => LessThan62.IN17
curpixY[3] => LessThan64.IN17
curpixY[3] => LessThan67.IN17
curpixY[3] => LessThan68.IN17
curpixY[3] => LessThan70.IN17
curpixY[3] => LessThan73.IN17
curpixY[3] => LessThan74.IN17
curpixY[3] => LessThan76.IN17
curpixY[3] => LessThan79.IN17
curpixY[3] => LessThan80.IN17
curpixY[3] => LessThan82.IN17
curpixY[3] => LessThan85.IN17
curpixY[3] => LessThan86.IN17
curpixY[3] => LessThan88.IN17
curpixY[3] => LessThan91.IN17
curpixY[3] => LessThan92.IN17
curpixY[3] => LessThan94.IN17
curpixY[3] => LessThan97.IN17
curpixY[3] => LessThan98.IN17
curpixY[3] => LessThan101.IN17
curpixY[3] => LessThan102.IN17
curpixY[3] => LessThan103.IN17
curpixY[4] => LessThan0.IN16
curpixY[4] => LessThan2.IN16
curpixY[4] => LessThan5.IN16
curpixY[4] => LessThan6.IN16
curpixY[4] => LessThan8.IN16
curpixY[4] => LessThan10.IN16
curpixY[4] => LessThan13.IN16
curpixY[4] => LessThan14.IN16
curpixY[4] => LessThan16.IN16
curpixY[4] => LessThan19.IN16
curpixY[4] => LessThan20.IN16
curpixY[4] => LessThan22.IN16
curpixY[4] => LessThan25.IN16
curpixY[4] => LessThan26.IN16
curpixY[4] => LessThan28.IN16
curpixY[4] => LessThan31.IN16
curpixY[4] => LessThan32.IN16
curpixY[4] => LessThan34.IN16
curpixY[4] => LessThan37.IN16
curpixY[4] => LessThan38.IN16
curpixY[4] => LessThan40.IN16
curpixY[4] => LessThan43.IN16
curpixY[4] => LessThan44.IN16
curpixY[4] => LessThan46.IN16
curpixY[4] => LessThan49.IN16
curpixY[4] => LessThan50.IN16
curpixY[4] => LessThan52.IN16
curpixY[4] => LessThan55.IN16
curpixY[4] => LessThan56.IN16
curpixY[4] => LessThan58.IN16
curpixY[4] => LessThan61.IN16
curpixY[4] => LessThan62.IN16
curpixY[4] => LessThan64.IN16
curpixY[4] => LessThan67.IN16
curpixY[4] => LessThan68.IN16
curpixY[4] => LessThan70.IN16
curpixY[4] => LessThan73.IN16
curpixY[4] => LessThan74.IN16
curpixY[4] => LessThan76.IN16
curpixY[4] => LessThan79.IN16
curpixY[4] => LessThan80.IN16
curpixY[4] => LessThan82.IN16
curpixY[4] => LessThan85.IN16
curpixY[4] => LessThan86.IN16
curpixY[4] => LessThan88.IN16
curpixY[4] => LessThan91.IN16
curpixY[4] => LessThan92.IN16
curpixY[4] => LessThan94.IN16
curpixY[4] => LessThan97.IN16
curpixY[4] => LessThan98.IN16
curpixY[4] => LessThan101.IN16
curpixY[4] => LessThan102.IN16
curpixY[4] => LessThan103.IN16
curpixY[5] => LessThan0.IN15
curpixY[5] => LessThan2.IN15
curpixY[5] => LessThan5.IN15
curpixY[5] => LessThan6.IN15
curpixY[5] => LessThan8.IN15
curpixY[5] => LessThan10.IN15
curpixY[5] => LessThan13.IN15
curpixY[5] => LessThan14.IN15
curpixY[5] => LessThan16.IN15
curpixY[5] => LessThan19.IN15
curpixY[5] => LessThan20.IN15
curpixY[5] => LessThan22.IN15
curpixY[5] => LessThan25.IN15
curpixY[5] => LessThan26.IN15
curpixY[5] => LessThan28.IN15
curpixY[5] => LessThan31.IN15
curpixY[5] => LessThan32.IN15
curpixY[5] => LessThan34.IN15
curpixY[5] => LessThan37.IN15
curpixY[5] => LessThan38.IN15
curpixY[5] => LessThan40.IN15
curpixY[5] => LessThan43.IN15
curpixY[5] => LessThan44.IN15
curpixY[5] => LessThan46.IN15
curpixY[5] => LessThan49.IN15
curpixY[5] => LessThan50.IN15
curpixY[5] => LessThan52.IN15
curpixY[5] => LessThan55.IN15
curpixY[5] => LessThan56.IN15
curpixY[5] => LessThan58.IN15
curpixY[5] => LessThan61.IN15
curpixY[5] => LessThan62.IN15
curpixY[5] => LessThan64.IN15
curpixY[5] => LessThan67.IN15
curpixY[5] => LessThan68.IN15
curpixY[5] => LessThan70.IN15
curpixY[5] => LessThan73.IN15
curpixY[5] => LessThan74.IN15
curpixY[5] => LessThan76.IN15
curpixY[5] => LessThan79.IN15
curpixY[5] => LessThan80.IN15
curpixY[5] => LessThan82.IN15
curpixY[5] => LessThan85.IN15
curpixY[5] => LessThan86.IN15
curpixY[5] => LessThan88.IN15
curpixY[5] => LessThan91.IN15
curpixY[5] => LessThan92.IN15
curpixY[5] => LessThan94.IN15
curpixY[5] => LessThan97.IN15
curpixY[5] => LessThan98.IN15
curpixY[5] => LessThan101.IN15
curpixY[5] => LessThan102.IN15
curpixY[5] => LessThan103.IN15
curpixY[6] => LessThan0.IN14
curpixY[6] => LessThan2.IN14
curpixY[6] => LessThan5.IN14
curpixY[6] => LessThan6.IN14
curpixY[6] => LessThan8.IN14
curpixY[6] => LessThan10.IN14
curpixY[6] => LessThan13.IN14
curpixY[6] => LessThan14.IN14
curpixY[6] => LessThan16.IN14
curpixY[6] => LessThan19.IN14
curpixY[6] => LessThan20.IN14
curpixY[6] => LessThan22.IN14
curpixY[6] => LessThan25.IN14
curpixY[6] => LessThan26.IN14
curpixY[6] => LessThan28.IN14
curpixY[6] => LessThan31.IN14
curpixY[6] => LessThan32.IN14
curpixY[6] => LessThan34.IN14
curpixY[6] => LessThan37.IN14
curpixY[6] => LessThan38.IN14
curpixY[6] => LessThan40.IN14
curpixY[6] => LessThan43.IN14
curpixY[6] => LessThan44.IN14
curpixY[6] => LessThan46.IN14
curpixY[6] => LessThan49.IN14
curpixY[6] => LessThan50.IN14
curpixY[6] => LessThan52.IN14
curpixY[6] => LessThan55.IN14
curpixY[6] => LessThan56.IN14
curpixY[6] => LessThan58.IN14
curpixY[6] => LessThan61.IN14
curpixY[6] => LessThan62.IN14
curpixY[6] => LessThan64.IN14
curpixY[6] => LessThan67.IN14
curpixY[6] => LessThan68.IN14
curpixY[6] => LessThan70.IN14
curpixY[6] => LessThan73.IN14
curpixY[6] => LessThan74.IN14
curpixY[6] => LessThan76.IN14
curpixY[6] => LessThan79.IN14
curpixY[6] => LessThan80.IN14
curpixY[6] => LessThan82.IN14
curpixY[6] => LessThan85.IN14
curpixY[6] => LessThan86.IN14
curpixY[6] => LessThan88.IN14
curpixY[6] => LessThan91.IN14
curpixY[6] => LessThan92.IN14
curpixY[6] => LessThan94.IN14
curpixY[6] => LessThan97.IN14
curpixY[6] => LessThan98.IN14
curpixY[6] => LessThan101.IN14
curpixY[6] => LessThan102.IN14
curpixY[6] => LessThan103.IN14
curpixY[7] => LessThan0.IN13
curpixY[7] => LessThan2.IN13
curpixY[7] => LessThan5.IN13
curpixY[7] => LessThan6.IN13
curpixY[7] => LessThan8.IN13
curpixY[7] => LessThan10.IN13
curpixY[7] => LessThan13.IN13
curpixY[7] => LessThan14.IN13
curpixY[7] => LessThan16.IN13
curpixY[7] => LessThan19.IN13
curpixY[7] => LessThan20.IN13
curpixY[7] => LessThan22.IN13
curpixY[7] => LessThan25.IN13
curpixY[7] => LessThan26.IN13
curpixY[7] => LessThan28.IN13
curpixY[7] => LessThan31.IN13
curpixY[7] => LessThan32.IN13
curpixY[7] => LessThan34.IN13
curpixY[7] => LessThan37.IN13
curpixY[7] => LessThan38.IN13
curpixY[7] => LessThan40.IN13
curpixY[7] => LessThan43.IN13
curpixY[7] => LessThan44.IN13
curpixY[7] => LessThan46.IN13
curpixY[7] => LessThan49.IN13
curpixY[7] => LessThan50.IN13
curpixY[7] => LessThan52.IN13
curpixY[7] => LessThan55.IN13
curpixY[7] => LessThan56.IN13
curpixY[7] => LessThan58.IN13
curpixY[7] => LessThan61.IN13
curpixY[7] => LessThan62.IN13
curpixY[7] => LessThan64.IN13
curpixY[7] => LessThan67.IN13
curpixY[7] => LessThan68.IN13
curpixY[7] => LessThan70.IN13
curpixY[7] => LessThan73.IN13
curpixY[7] => LessThan74.IN13
curpixY[7] => LessThan76.IN13
curpixY[7] => LessThan79.IN13
curpixY[7] => LessThan80.IN13
curpixY[7] => LessThan82.IN13
curpixY[7] => LessThan85.IN13
curpixY[7] => LessThan86.IN13
curpixY[7] => LessThan88.IN13
curpixY[7] => LessThan91.IN13
curpixY[7] => LessThan92.IN13
curpixY[7] => LessThan94.IN13
curpixY[7] => LessThan97.IN13
curpixY[7] => LessThan98.IN13
curpixY[7] => LessThan101.IN13
curpixY[7] => LessThan102.IN13
curpixY[7] => LessThan103.IN13
curpixY[8] => LessThan0.IN12
curpixY[8] => LessThan2.IN12
curpixY[8] => LessThan5.IN12
curpixY[8] => LessThan6.IN12
curpixY[8] => LessThan8.IN12
curpixY[8] => LessThan10.IN12
curpixY[8] => LessThan13.IN12
curpixY[8] => LessThan14.IN12
curpixY[8] => LessThan16.IN12
curpixY[8] => LessThan19.IN12
curpixY[8] => LessThan20.IN12
curpixY[8] => LessThan22.IN12
curpixY[8] => LessThan25.IN12
curpixY[8] => LessThan26.IN12
curpixY[8] => LessThan28.IN12
curpixY[8] => LessThan31.IN12
curpixY[8] => LessThan32.IN12
curpixY[8] => LessThan34.IN12
curpixY[8] => LessThan37.IN12
curpixY[8] => LessThan38.IN12
curpixY[8] => LessThan40.IN12
curpixY[8] => LessThan43.IN12
curpixY[8] => LessThan44.IN12
curpixY[8] => LessThan46.IN12
curpixY[8] => LessThan49.IN12
curpixY[8] => LessThan50.IN12
curpixY[8] => LessThan52.IN12
curpixY[8] => LessThan55.IN12
curpixY[8] => LessThan56.IN12
curpixY[8] => LessThan58.IN12
curpixY[8] => LessThan61.IN12
curpixY[8] => LessThan62.IN12
curpixY[8] => LessThan64.IN12
curpixY[8] => LessThan67.IN12
curpixY[8] => LessThan68.IN12
curpixY[8] => LessThan70.IN12
curpixY[8] => LessThan73.IN12
curpixY[8] => LessThan74.IN12
curpixY[8] => LessThan76.IN12
curpixY[8] => LessThan79.IN12
curpixY[8] => LessThan80.IN12
curpixY[8] => LessThan82.IN12
curpixY[8] => LessThan85.IN12
curpixY[8] => LessThan86.IN12
curpixY[8] => LessThan88.IN12
curpixY[8] => LessThan91.IN12
curpixY[8] => LessThan92.IN12
curpixY[8] => LessThan94.IN12
curpixY[8] => LessThan97.IN12
curpixY[8] => LessThan98.IN12
curpixY[8] => LessThan101.IN12
curpixY[8] => LessThan102.IN12
curpixY[8] => LessThan103.IN12
curpixY[9] => LessThan0.IN11
curpixY[9] => LessThan2.IN11
curpixY[9] => LessThan5.IN11
curpixY[9] => LessThan6.IN11
curpixY[9] => LessThan8.IN11
curpixY[9] => LessThan10.IN11
curpixY[9] => LessThan13.IN11
curpixY[9] => LessThan14.IN11
curpixY[9] => LessThan16.IN11
curpixY[9] => LessThan19.IN11
curpixY[9] => LessThan20.IN11
curpixY[9] => LessThan22.IN11
curpixY[9] => LessThan25.IN11
curpixY[9] => LessThan26.IN11
curpixY[9] => LessThan28.IN11
curpixY[9] => LessThan31.IN11
curpixY[9] => LessThan32.IN11
curpixY[9] => LessThan34.IN11
curpixY[9] => LessThan37.IN11
curpixY[9] => LessThan38.IN11
curpixY[9] => LessThan40.IN11
curpixY[9] => LessThan43.IN11
curpixY[9] => LessThan44.IN11
curpixY[9] => LessThan46.IN11
curpixY[9] => LessThan49.IN11
curpixY[9] => LessThan50.IN11
curpixY[9] => LessThan52.IN11
curpixY[9] => LessThan55.IN11
curpixY[9] => LessThan56.IN11
curpixY[9] => LessThan58.IN11
curpixY[9] => LessThan61.IN11
curpixY[9] => LessThan62.IN11
curpixY[9] => LessThan64.IN11
curpixY[9] => LessThan67.IN11
curpixY[9] => LessThan68.IN11
curpixY[9] => LessThan70.IN11
curpixY[9] => LessThan73.IN11
curpixY[9] => LessThan74.IN11
curpixY[9] => LessThan76.IN11
curpixY[9] => LessThan79.IN11
curpixY[9] => LessThan80.IN11
curpixY[9] => LessThan82.IN11
curpixY[9] => LessThan85.IN11
curpixY[9] => LessThan86.IN11
curpixY[9] => LessThan88.IN11
curpixY[9] => LessThan91.IN11
curpixY[9] => LessThan92.IN11
curpixY[9] => LessThan94.IN11
curpixY[9] => LessThan97.IN11
curpixY[9] => LessThan98.IN11
curpixY[9] => LessThan101.IN11
curpixY[9] => LessThan102.IN11
curpixY[9] => LessThan103.IN11
direction[0] => Equal0.IN3
direction[0] => Equal1.IN0
direction[0] => Equal2.IN3
direction[0] => Equal3.IN1
direction[0] => Equal4.IN3
direction[0] => Equal5.IN1
direction[0] => Equal6.IN3
direction[0] => Equal7.IN2
direction[1] => Equal0.IN2
direction[1] => Equal1.IN3
direction[1] => Equal2.IN0
direction[1] => Equal3.IN0
direction[1] => Equal4.IN2
direction[1] => Equal5.IN3
direction[1] => Equal6.IN1
direction[1] => Equal7.IN1
direction[2] => Equal0.IN1
direction[2] => Equal1.IN2
direction[2] => Equal2.IN2
direction[2] => Equal3.IN3
direction[2] => Equal4.IN0
direction[2] => Equal5.IN0
direction[2] => Equal6.IN0
direction[2] => Equal7.IN0
to_sw_sig <= to_sw_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[0] <= select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[1] <= select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[2] <= select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[3] <= select[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[4] <= select[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[0] <= addrp1cue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[1] <= addrp1cue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[2] <= addrp1cue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[3] <= addrp1cue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[4] <= addrp1cue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[5] <= addrp1cue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[6] <= addrp1cue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[7] <= addrp1cue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[8] <= addrp1cue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[9] <= addrp1cue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[10] <= addrp1cue[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[11] <= addrp1cue[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[12] <= addrp1cue[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[13] <= addrp1cue[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[14] <= addrp1cue[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue[15] <= addrp1cue[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[0] <= addrp1cue45[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[1] <= addrp1cue45[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[2] <= addrp1cue45[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[3] <= addrp1cue45[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[4] <= addrp1cue45[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[5] <= addrp1cue45[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[6] <= addrp1cue45[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[7] <= addrp1cue45[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[8] <= addrp1cue45[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[9] <= addrp1cue45[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[10] <= addrp1cue45[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[11] <= addrp1cue45[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[12] <= addrp1cue45[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[13] <= addrp1cue45[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[14] <= addrp1cue45[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue45[15] <= addrp1cue45[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[0] <= addrp1cue90[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[1] <= addrp1cue90[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[2] <= addrp1cue90[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[3] <= addrp1cue90[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[4] <= addrp1cue90[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[5] <= addrp1cue90[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[6] <= addrp1cue90[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[7] <= addrp1cue90[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[8] <= addrp1cue90[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[9] <= addrp1cue90[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[10] <= addrp1cue90[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[11] <= addrp1cue90[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[12] <= addrp1cue90[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[13] <= addrp1cue90[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[14] <= addrp1cue90[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue90[15] <= addrp1cue90[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[0] <= addrp1cue135[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[1] <= addrp1cue135[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[2] <= addrp1cue135[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[3] <= addrp1cue135[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[4] <= addrp1cue135[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[5] <= addrp1cue135[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[6] <= addrp1cue135[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[7] <= addrp1cue135[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[8] <= addrp1cue135[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[9] <= addrp1cue135[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[10] <= addrp1cue135[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[11] <= addrp1cue135[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[12] <= addrp1cue135[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[13] <= addrp1cue135[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[14] <= addrp1cue135[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue135[15] <= addrp1cue135[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[0] <= addrp1cue180[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[1] <= addrp1cue180[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[2] <= addrp1cue180[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[3] <= addrp1cue180[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[4] <= addrp1cue180[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[5] <= addrp1cue180[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[6] <= addrp1cue180[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[7] <= addrp1cue180[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[8] <= addrp1cue180[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[9] <= addrp1cue180[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[10] <= addrp1cue180[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[11] <= addrp1cue180[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[12] <= addrp1cue180[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[13] <= addrp1cue180[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[14] <= addrp1cue180[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue180[15] <= addrp1cue180[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[0] <= addrp1cue225[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[1] <= addrp1cue225[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[2] <= addrp1cue225[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[3] <= addrp1cue225[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[4] <= addrp1cue225[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[5] <= addrp1cue225[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[6] <= addrp1cue225[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[7] <= addrp1cue225[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[8] <= addrp1cue225[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[9] <= addrp1cue225[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[10] <= addrp1cue225[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[11] <= addrp1cue225[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[12] <= addrp1cue225[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[13] <= addrp1cue225[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[14] <= addrp1cue225[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue225[15] <= addrp1cue225[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[0] <= addrp1cue270[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[1] <= addrp1cue270[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[2] <= addrp1cue270[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[3] <= addrp1cue270[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[4] <= addrp1cue270[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[5] <= addrp1cue270[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[6] <= addrp1cue270[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[7] <= addrp1cue270[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[8] <= addrp1cue270[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[9] <= addrp1cue270[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[10] <= addrp1cue270[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[11] <= addrp1cue270[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[12] <= addrp1cue270[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[13] <= addrp1cue270[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[14] <= addrp1cue270[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue270[15] <= addrp1cue270[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[0] <= addrp1cue315[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[1] <= addrp1cue315[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[2] <= addrp1cue315[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[3] <= addrp1cue315[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[4] <= addrp1cue315[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[5] <= addrp1cue315[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[6] <= addrp1cue315[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[7] <= addrp1cue315[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[8] <= addrp1cue315[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[9] <= addrp1cue315[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[10] <= addrp1cue315[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[11] <= addrp1cue315[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[12] <= addrp1cue315[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[13] <= addrp1cue315[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[14] <= addrp1cue315[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrp1cue315[15] <= addrp1cue315[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[0] <= addrpt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[1] <= addrpt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[2] <= addrpt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[3] <= addrpt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[4] <= addrpt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[5] <= addrpt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[6] <= addrpt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[7] <= addrpt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[8] <= addrpt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[9] <= addrpt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[10] <= addrpt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[11] <= addrpt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[12] <= addrpt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[13] <= addrpt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[14] <= addrpt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[15] <= addrpt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[16] <= addrpt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[17] <= addrpt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrpt[18] <= addrpt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1[0] <= addr1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1[1] <= addr1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1[2] <= addr1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1[3] <= addr1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1[4] <= addr1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1[5] <= addr1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1[6] <= addr1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1[7] <= addr1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[0] <= addr2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[1] <= addr2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[2] <= addr2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[3] <= addr2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[4] <= addr2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[5] <= addr2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[6] <= addr2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[7] <= addr2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3[0] <= addr3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3[1] <= addr3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3[2] <= addr3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3[3] <= addr3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3[4] <= addr3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3[5] <= addr3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3[6] <= addr3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3[7] <= addr3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr4[0] <= addr4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr4[1] <= addr4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr4[2] <= addr4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr4[3] <= addr4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr4[4] <= addr4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr4[5] <= addr4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr4[6] <= addr4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr4[7] <= addr4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr5[0] <= addr5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr5[1] <= addr5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr5[2] <= addr5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr5[3] <= addr5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr5[4] <= addr5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr5[5] <= addr5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr5[6] <= addr5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr5[7] <= addr5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr6[0] <= addr6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr6[1] <= addr6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr6[2] <= addr6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr6[3] <= addr6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr6[4] <= addr6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr6[5] <= addr6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr6[6] <= addr6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr6[7] <= addr6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr7[0] <= addr7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr7[1] <= addr7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr7[2] <= addr7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr7[3] <= addr7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr7[4] <= addr7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr7[5] <= addr7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr7[6] <= addr7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr7[7] <= addr7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr8[0] <= addr8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr8[1] <= addr8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr8[2] <= addr8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr8[3] <= addr8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr8[4] <= addr8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr8[5] <= addr8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr8[6] <= addr8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr8[7] <= addr8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr9[0] <= addr9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr9[1] <= addr9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr9[2] <= addr9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr9[3] <= addr9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr9[4] <= addr9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr9[5] <= addr9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr9[6] <= addr9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr9[7] <= addr9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr10[0] <= addr10[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr10[1] <= addr10[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr10[2] <= addr10[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr10[3] <= addr10[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr10[4] <= addr10[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr10[5] <= addr10[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr10[6] <= addr10[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr10[7] <= addr10[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr11[0] <= addr11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr11[1] <= addr11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr11[2] <= addr11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr11[3] <= addr11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr11[4] <= addr11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr11[5] <= addr11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr11[6] <= addr11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr11[7] <= addr11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr12[0] <= addr12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr12[1] <= addr12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr12[2] <= addr12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr12[3] <= addr12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr12[4] <= addr12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr12[5] <= addr12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr12[6] <= addr12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr12[7] <= addr12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr13[0] <= addr13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr13[1] <= addr13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr13[2] <= addr13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr13[3] <= addr13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr13[4] <= addr13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr13[5] <= addr13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr13[6] <= addr13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr13[7] <= addr13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr14[0] <= addr14[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr14[1] <= addr14[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr14[2] <= addr14[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr14[3] <= addr14[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr14[4] <= addr14[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr14[5] <= addr14[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr14[6] <= addr14[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr14[7] <= addr14[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr15[0] <= addr15[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr15[1] <= addr15[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr15[2] <= addr15[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr15[3] <= addr15[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr15[4] <= addr15[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr15[5] <= addr15[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr15[6] <= addr15[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr15[7] <= addr15[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrcue[0] <= addrcue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrcue[1] <= addrcue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrcue[2] <= addrcue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrcue[3] <= addrcue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrcue[4] <= addrcue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrcue[5] <= addrcue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrcue[6] <= addrcue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrcue[7] <= addrcue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[0] <= collision[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[1] <= collision[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[2] <= collision[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[3] <= collision[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[4] <= collision[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[5] <= collision[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[6] <= collision[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[7] <= collision[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[8] <= collision[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[9] <= collision[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[10] <= collision[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[11] <= collision[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[12] <= collision[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[13] <= collision[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[14] <= collision[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[15] <= collision[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision[16] <= collision[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|vga_controller2:vga
Clk => clkdiv.CLK
Reset => vs~reg0.ACLR
Reset => hs~reg0.ACLR
Reset => vc[0].ACLR
Reset => vc[1].ACLR
Reset => vc[2].ACLR
Reset => vc[3].ACLR
Reset => vc[4].ACLR
Reset => vc[5].ACLR
Reset => vc[6].ACLR
Reset => vc[7].ACLR
Reset => vc[8].ACLR
Reset => vc[9].ACLR
Reset => hc[0].ACLR
Reset => hc[1].ACLR
Reset => hc[2].ACLR
Reset => hc[3].ACLR
Reset => hc[4].ACLR
Reset => hc[5].ACLR
Reset => hc[6].ACLR
Reset => hc[7].ACLR
Reset => hc[8].ACLR
Reset => hc[9].ACLR
Reset => clkdiv.ACLR
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_clk <= clkdiv.DB_MAX_OUTPUT_PORT_TYPE
blank <= always4.DB_MAX_OUTPUT_PORT_TYPE
sync <= <GND>
DrawX[0] <= hc[0].DB_MAX_OUTPUT_PORT_TYPE
DrawX[1] <= hc[1].DB_MAX_OUTPUT_PORT_TYPE
DrawX[2] <= hc[2].DB_MAX_OUTPUT_PORT_TYPE
DrawX[3] <= hc[3].DB_MAX_OUTPUT_PORT_TYPE
DrawX[4] <= hc[4].DB_MAX_OUTPUT_PORT_TYPE
DrawX[5] <= hc[5].DB_MAX_OUTPUT_PORT_TYPE
DrawX[6] <= hc[6].DB_MAX_OUTPUT_PORT_TYPE
DrawX[7] <= hc[7].DB_MAX_OUTPUT_PORT_TYPE
DrawX[8] <= hc[8].DB_MAX_OUTPUT_PORT_TYPE
DrawX[9] <= hc[9].DB_MAX_OUTPUT_PORT_TYPE
DrawY[0] <= vc[0].DB_MAX_OUTPUT_PORT_TYPE
DrawY[1] <= vc[1].DB_MAX_OUTPUT_PORT_TYPE
DrawY[2] <= vc[2].DB_MAX_OUTPUT_PORT_TYPE
DrawY[3] <= vc[3].DB_MAX_OUTPUT_PORT_TYPE
DrawY[4] <= vc[4].DB_MAX_OUTPUT_PORT_TYPE
DrawY[5] <= vc[5].DB_MAX_OUTPUT_PORT_TYPE
DrawY[6] <= vc[6].DB_MAX_OUTPUT_PORT_TYPE
DrawY[7] <= vc[7].DB_MAX_OUTPUT_PORT_TYPE
DrawY[8] <= vc[8].DB_MAX_OUTPUT_PORT_TYPE
DrawY[9] <= vc[9].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|pooltableROM:pt
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2qd1:auto_generated.address_a[0]
address_a[1] => altsyncram_2qd1:auto_generated.address_a[1]
address_a[2] => altsyncram_2qd1:auto_generated.address_a[2]
address_a[3] => altsyncram_2qd1:auto_generated.address_a[3]
address_a[4] => altsyncram_2qd1:auto_generated.address_a[4]
address_a[5] => altsyncram_2qd1:auto_generated.address_a[5]
address_a[6] => altsyncram_2qd1:auto_generated.address_a[6]
address_a[7] => altsyncram_2qd1:auto_generated.address_a[7]
address_a[8] => altsyncram_2qd1:auto_generated.address_a[8]
address_a[9] => altsyncram_2qd1:auto_generated.address_a[9]
address_a[10] => altsyncram_2qd1:auto_generated.address_a[10]
address_a[11] => altsyncram_2qd1:auto_generated.address_a[11]
address_a[12] => altsyncram_2qd1:auto_generated.address_a[12]
address_a[13] => altsyncram_2qd1:auto_generated.address_a[13]
address_a[14] => altsyncram_2qd1:auto_generated.address_a[14]
address_a[15] => altsyncram_2qd1:auto_generated.address_a[15]
address_a[16] => altsyncram_2qd1:auto_generated.address_a[16]
address_a[17] => altsyncram_2qd1:auto_generated.address_a[17]
address_a[18] => altsyncram_2qd1:auto_generated.address_a[18]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2qd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2qd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2qd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2qd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2qd1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated
address_a[0] => altsyncram_hcf2:altsyncram1.address_a[0]
address_a[1] => altsyncram_hcf2:altsyncram1.address_a[1]
address_a[2] => altsyncram_hcf2:altsyncram1.address_a[2]
address_a[3] => altsyncram_hcf2:altsyncram1.address_a[3]
address_a[4] => altsyncram_hcf2:altsyncram1.address_a[4]
address_a[5] => altsyncram_hcf2:altsyncram1.address_a[5]
address_a[6] => altsyncram_hcf2:altsyncram1.address_a[6]
address_a[7] => altsyncram_hcf2:altsyncram1.address_a[7]
address_a[8] => altsyncram_hcf2:altsyncram1.address_a[8]
address_a[9] => altsyncram_hcf2:altsyncram1.address_a[9]
address_a[10] => altsyncram_hcf2:altsyncram1.address_a[10]
address_a[11] => altsyncram_hcf2:altsyncram1.address_a[11]
address_a[12] => altsyncram_hcf2:altsyncram1.address_a[12]
address_a[13] => altsyncram_hcf2:altsyncram1.address_a[13]
address_a[14] => altsyncram_hcf2:altsyncram1.address_a[14]
address_a[15] => altsyncram_hcf2:altsyncram1.address_a[15]
address_a[16] => altsyncram_hcf2:altsyncram1.address_a[16]
address_a[17] => altsyncram_hcf2:altsyncram1.address_a[17]
address_a[18] => altsyncram_hcf2:altsyncram1.address_a[18]
clock0 => altsyncram_hcf2:altsyncram1.clock0
q_a[0] <= altsyncram_hcf2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_hcf2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_hcf2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_hcf2:altsyncram1.q_a[3]


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|altsyncram_hcf2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[0] => ram_block3a64.PORTAADDR
address_a[0] => ram_block3a65.PORTAADDR
address_a[0] => ram_block3a66.PORTAADDR
address_a[0] => ram_block3a67.PORTAADDR
address_a[0] => ram_block3a68.PORTAADDR
address_a[0] => ram_block3a69.PORTAADDR
address_a[0] => ram_block3a70.PORTAADDR
address_a[0] => ram_block3a71.PORTAADDR
address_a[0] => ram_block3a72.PORTAADDR
address_a[0] => ram_block3a73.PORTAADDR
address_a[0] => ram_block3a74.PORTAADDR
address_a[0] => ram_block3a75.PORTAADDR
address_a[0] => ram_block3a76.PORTAADDR
address_a[0] => ram_block3a77.PORTAADDR
address_a[0] => ram_block3a78.PORTAADDR
address_a[0] => ram_block3a79.PORTAADDR
address_a[0] => ram_block3a80.PORTAADDR
address_a[0] => ram_block3a81.PORTAADDR
address_a[0] => ram_block3a82.PORTAADDR
address_a[0] => ram_block3a83.PORTAADDR
address_a[0] => ram_block3a84.PORTAADDR
address_a[0] => ram_block3a85.PORTAADDR
address_a[0] => ram_block3a86.PORTAADDR
address_a[0] => ram_block3a87.PORTAADDR
address_a[0] => ram_block3a88.PORTAADDR
address_a[0] => ram_block3a89.PORTAADDR
address_a[0] => ram_block3a90.PORTAADDR
address_a[0] => ram_block3a91.PORTAADDR
address_a[0] => ram_block3a92.PORTAADDR
address_a[0] => ram_block3a93.PORTAADDR
address_a[0] => ram_block3a94.PORTAADDR
address_a[0] => ram_block3a95.PORTAADDR
address_a[0] => ram_block3a96.PORTAADDR
address_a[0] => ram_block3a97.PORTAADDR
address_a[0] => ram_block3a98.PORTAADDR
address_a[0] => ram_block3a99.PORTAADDR
address_a[0] => ram_block3a100.PORTAADDR
address_a[0] => ram_block3a101.PORTAADDR
address_a[0] => ram_block3a102.PORTAADDR
address_a[0] => ram_block3a103.PORTAADDR
address_a[0] => ram_block3a104.PORTAADDR
address_a[0] => ram_block3a105.PORTAADDR
address_a[0] => ram_block3a106.PORTAADDR
address_a[0] => ram_block3a107.PORTAADDR
address_a[0] => ram_block3a108.PORTAADDR
address_a[0] => ram_block3a109.PORTAADDR
address_a[0] => ram_block3a110.PORTAADDR
address_a[0] => ram_block3a111.PORTAADDR
address_a[0] => ram_block3a112.PORTAADDR
address_a[0] => ram_block3a113.PORTAADDR
address_a[0] => ram_block3a114.PORTAADDR
address_a[0] => ram_block3a115.PORTAADDR
address_a[0] => ram_block3a116.PORTAADDR
address_a[0] => ram_block3a117.PORTAADDR
address_a[0] => ram_block3a118.PORTAADDR
address_a[0] => ram_block3a119.PORTAADDR
address_a[0] => ram_block3a120.PORTAADDR
address_a[0] => ram_block3a121.PORTAADDR
address_a[0] => ram_block3a122.PORTAADDR
address_a[0] => ram_block3a123.PORTAADDR
address_a[0] => ram_block3a124.PORTAADDR
address_a[0] => ram_block3a125.PORTAADDR
address_a[0] => ram_block3a126.PORTAADDR
address_a[0] => ram_block3a127.PORTAADDR
address_a[0] => ram_block3a128.PORTAADDR
address_a[0] => ram_block3a129.PORTAADDR
address_a[0] => ram_block3a130.PORTAADDR
address_a[0] => ram_block3a131.PORTAADDR
address_a[0] => ram_block3a132.PORTAADDR
address_a[0] => ram_block3a133.PORTAADDR
address_a[0] => ram_block3a134.PORTAADDR
address_a[0] => ram_block3a135.PORTAADDR
address_a[0] => ram_block3a136.PORTAADDR
address_a[0] => ram_block3a137.PORTAADDR
address_a[0] => ram_block3a138.PORTAADDR
address_a[0] => ram_block3a139.PORTAADDR
address_a[0] => ram_block3a140.PORTAADDR
address_a[0] => ram_block3a141.PORTAADDR
address_a[0] => ram_block3a142.PORTAADDR
address_a[0] => ram_block3a143.PORTAADDR
address_a[0] => ram_block3a144.PORTAADDR
address_a[0] => ram_block3a145.PORTAADDR
address_a[0] => ram_block3a146.PORTAADDR
address_a[0] => ram_block3a147.PORTAADDR
address_a[0] => ram_block3a148.PORTAADDR
address_a[0] => ram_block3a149.PORTAADDR
address_a[0] => ram_block3a150.PORTAADDR
address_a[0] => ram_block3a151.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[1] => ram_block3a64.PORTAADDR1
address_a[1] => ram_block3a65.PORTAADDR1
address_a[1] => ram_block3a66.PORTAADDR1
address_a[1] => ram_block3a67.PORTAADDR1
address_a[1] => ram_block3a68.PORTAADDR1
address_a[1] => ram_block3a69.PORTAADDR1
address_a[1] => ram_block3a70.PORTAADDR1
address_a[1] => ram_block3a71.PORTAADDR1
address_a[1] => ram_block3a72.PORTAADDR1
address_a[1] => ram_block3a73.PORTAADDR1
address_a[1] => ram_block3a74.PORTAADDR1
address_a[1] => ram_block3a75.PORTAADDR1
address_a[1] => ram_block3a76.PORTAADDR1
address_a[1] => ram_block3a77.PORTAADDR1
address_a[1] => ram_block3a78.PORTAADDR1
address_a[1] => ram_block3a79.PORTAADDR1
address_a[1] => ram_block3a80.PORTAADDR1
address_a[1] => ram_block3a81.PORTAADDR1
address_a[1] => ram_block3a82.PORTAADDR1
address_a[1] => ram_block3a83.PORTAADDR1
address_a[1] => ram_block3a84.PORTAADDR1
address_a[1] => ram_block3a85.PORTAADDR1
address_a[1] => ram_block3a86.PORTAADDR1
address_a[1] => ram_block3a87.PORTAADDR1
address_a[1] => ram_block3a88.PORTAADDR1
address_a[1] => ram_block3a89.PORTAADDR1
address_a[1] => ram_block3a90.PORTAADDR1
address_a[1] => ram_block3a91.PORTAADDR1
address_a[1] => ram_block3a92.PORTAADDR1
address_a[1] => ram_block3a93.PORTAADDR1
address_a[1] => ram_block3a94.PORTAADDR1
address_a[1] => ram_block3a95.PORTAADDR1
address_a[1] => ram_block3a96.PORTAADDR1
address_a[1] => ram_block3a97.PORTAADDR1
address_a[1] => ram_block3a98.PORTAADDR1
address_a[1] => ram_block3a99.PORTAADDR1
address_a[1] => ram_block3a100.PORTAADDR1
address_a[1] => ram_block3a101.PORTAADDR1
address_a[1] => ram_block3a102.PORTAADDR1
address_a[1] => ram_block3a103.PORTAADDR1
address_a[1] => ram_block3a104.PORTAADDR1
address_a[1] => ram_block3a105.PORTAADDR1
address_a[1] => ram_block3a106.PORTAADDR1
address_a[1] => ram_block3a107.PORTAADDR1
address_a[1] => ram_block3a108.PORTAADDR1
address_a[1] => ram_block3a109.PORTAADDR1
address_a[1] => ram_block3a110.PORTAADDR1
address_a[1] => ram_block3a111.PORTAADDR1
address_a[1] => ram_block3a112.PORTAADDR1
address_a[1] => ram_block3a113.PORTAADDR1
address_a[1] => ram_block3a114.PORTAADDR1
address_a[1] => ram_block3a115.PORTAADDR1
address_a[1] => ram_block3a116.PORTAADDR1
address_a[1] => ram_block3a117.PORTAADDR1
address_a[1] => ram_block3a118.PORTAADDR1
address_a[1] => ram_block3a119.PORTAADDR1
address_a[1] => ram_block3a120.PORTAADDR1
address_a[1] => ram_block3a121.PORTAADDR1
address_a[1] => ram_block3a122.PORTAADDR1
address_a[1] => ram_block3a123.PORTAADDR1
address_a[1] => ram_block3a124.PORTAADDR1
address_a[1] => ram_block3a125.PORTAADDR1
address_a[1] => ram_block3a126.PORTAADDR1
address_a[1] => ram_block3a127.PORTAADDR1
address_a[1] => ram_block3a128.PORTAADDR1
address_a[1] => ram_block3a129.PORTAADDR1
address_a[1] => ram_block3a130.PORTAADDR1
address_a[1] => ram_block3a131.PORTAADDR1
address_a[1] => ram_block3a132.PORTAADDR1
address_a[1] => ram_block3a133.PORTAADDR1
address_a[1] => ram_block3a134.PORTAADDR1
address_a[1] => ram_block3a135.PORTAADDR1
address_a[1] => ram_block3a136.PORTAADDR1
address_a[1] => ram_block3a137.PORTAADDR1
address_a[1] => ram_block3a138.PORTAADDR1
address_a[1] => ram_block3a139.PORTAADDR1
address_a[1] => ram_block3a140.PORTAADDR1
address_a[1] => ram_block3a141.PORTAADDR1
address_a[1] => ram_block3a142.PORTAADDR1
address_a[1] => ram_block3a143.PORTAADDR1
address_a[1] => ram_block3a144.PORTAADDR1
address_a[1] => ram_block3a145.PORTAADDR1
address_a[1] => ram_block3a146.PORTAADDR1
address_a[1] => ram_block3a147.PORTAADDR1
address_a[1] => ram_block3a148.PORTAADDR1
address_a[1] => ram_block3a149.PORTAADDR1
address_a[1] => ram_block3a150.PORTAADDR1
address_a[1] => ram_block3a151.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[2] => ram_block3a64.PORTAADDR2
address_a[2] => ram_block3a65.PORTAADDR2
address_a[2] => ram_block3a66.PORTAADDR2
address_a[2] => ram_block3a67.PORTAADDR2
address_a[2] => ram_block3a68.PORTAADDR2
address_a[2] => ram_block3a69.PORTAADDR2
address_a[2] => ram_block3a70.PORTAADDR2
address_a[2] => ram_block3a71.PORTAADDR2
address_a[2] => ram_block3a72.PORTAADDR2
address_a[2] => ram_block3a73.PORTAADDR2
address_a[2] => ram_block3a74.PORTAADDR2
address_a[2] => ram_block3a75.PORTAADDR2
address_a[2] => ram_block3a76.PORTAADDR2
address_a[2] => ram_block3a77.PORTAADDR2
address_a[2] => ram_block3a78.PORTAADDR2
address_a[2] => ram_block3a79.PORTAADDR2
address_a[2] => ram_block3a80.PORTAADDR2
address_a[2] => ram_block3a81.PORTAADDR2
address_a[2] => ram_block3a82.PORTAADDR2
address_a[2] => ram_block3a83.PORTAADDR2
address_a[2] => ram_block3a84.PORTAADDR2
address_a[2] => ram_block3a85.PORTAADDR2
address_a[2] => ram_block3a86.PORTAADDR2
address_a[2] => ram_block3a87.PORTAADDR2
address_a[2] => ram_block3a88.PORTAADDR2
address_a[2] => ram_block3a89.PORTAADDR2
address_a[2] => ram_block3a90.PORTAADDR2
address_a[2] => ram_block3a91.PORTAADDR2
address_a[2] => ram_block3a92.PORTAADDR2
address_a[2] => ram_block3a93.PORTAADDR2
address_a[2] => ram_block3a94.PORTAADDR2
address_a[2] => ram_block3a95.PORTAADDR2
address_a[2] => ram_block3a96.PORTAADDR2
address_a[2] => ram_block3a97.PORTAADDR2
address_a[2] => ram_block3a98.PORTAADDR2
address_a[2] => ram_block3a99.PORTAADDR2
address_a[2] => ram_block3a100.PORTAADDR2
address_a[2] => ram_block3a101.PORTAADDR2
address_a[2] => ram_block3a102.PORTAADDR2
address_a[2] => ram_block3a103.PORTAADDR2
address_a[2] => ram_block3a104.PORTAADDR2
address_a[2] => ram_block3a105.PORTAADDR2
address_a[2] => ram_block3a106.PORTAADDR2
address_a[2] => ram_block3a107.PORTAADDR2
address_a[2] => ram_block3a108.PORTAADDR2
address_a[2] => ram_block3a109.PORTAADDR2
address_a[2] => ram_block3a110.PORTAADDR2
address_a[2] => ram_block3a111.PORTAADDR2
address_a[2] => ram_block3a112.PORTAADDR2
address_a[2] => ram_block3a113.PORTAADDR2
address_a[2] => ram_block3a114.PORTAADDR2
address_a[2] => ram_block3a115.PORTAADDR2
address_a[2] => ram_block3a116.PORTAADDR2
address_a[2] => ram_block3a117.PORTAADDR2
address_a[2] => ram_block3a118.PORTAADDR2
address_a[2] => ram_block3a119.PORTAADDR2
address_a[2] => ram_block3a120.PORTAADDR2
address_a[2] => ram_block3a121.PORTAADDR2
address_a[2] => ram_block3a122.PORTAADDR2
address_a[2] => ram_block3a123.PORTAADDR2
address_a[2] => ram_block3a124.PORTAADDR2
address_a[2] => ram_block3a125.PORTAADDR2
address_a[2] => ram_block3a126.PORTAADDR2
address_a[2] => ram_block3a127.PORTAADDR2
address_a[2] => ram_block3a128.PORTAADDR2
address_a[2] => ram_block3a129.PORTAADDR2
address_a[2] => ram_block3a130.PORTAADDR2
address_a[2] => ram_block3a131.PORTAADDR2
address_a[2] => ram_block3a132.PORTAADDR2
address_a[2] => ram_block3a133.PORTAADDR2
address_a[2] => ram_block3a134.PORTAADDR2
address_a[2] => ram_block3a135.PORTAADDR2
address_a[2] => ram_block3a136.PORTAADDR2
address_a[2] => ram_block3a137.PORTAADDR2
address_a[2] => ram_block3a138.PORTAADDR2
address_a[2] => ram_block3a139.PORTAADDR2
address_a[2] => ram_block3a140.PORTAADDR2
address_a[2] => ram_block3a141.PORTAADDR2
address_a[2] => ram_block3a142.PORTAADDR2
address_a[2] => ram_block3a143.PORTAADDR2
address_a[2] => ram_block3a144.PORTAADDR2
address_a[2] => ram_block3a145.PORTAADDR2
address_a[2] => ram_block3a146.PORTAADDR2
address_a[2] => ram_block3a147.PORTAADDR2
address_a[2] => ram_block3a148.PORTAADDR2
address_a[2] => ram_block3a149.PORTAADDR2
address_a[2] => ram_block3a150.PORTAADDR2
address_a[2] => ram_block3a151.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[3] => ram_block3a64.PORTAADDR3
address_a[3] => ram_block3a65.PORTAADDR3
address_a[3] => ram_block3a66.PORTAADDR3
address_a[3] => ram_block3a67.PORTAADDR3
address_a[3] => ram_block3a68.PORTAADDR3
address_a[3] => ram_block3a69.PORTAADDR3
address_a[3] => ram_block3a70.PORTAADDR3
address_a[3] => ram_block3a71.PORTAADDR3
address_a[3] => ram_block3a72.PORTAADDR3
address_a[3] => ram_block3a73.PORTAADDR3
address_a[3] => ram_block3a74.PORTAADDR3
address_a[3] => ram_block3a75.PORTAADDR3
address_a[3] => ram_block3a76.PORTAADDR3
address_a[3] => ram_block3a77.PORTAADDR3
address_a[3] => ram_block3a78.PORTAADDR3
address_a[3] => ram_block3a79.PORTAADDR3
address_a[3] => ram_block3a80.PORTAADDR3
address_a[3] => ram_block3a81.PORTAADDR3
address_a[3] => ram_block3a82.PORTAADDR3
address_a[3] => ram_block3a83.PORTAADDR3
address_a[3] => ram_block3a84.PORTAADDR3
address_a[3] => ram_block3a85.PORTAADDR3
address_a[3] => ram_block3a86.PORTAADDR3
address_a[3] => ram_block3a87.PORTAADDR3
address_a[3] => ram_block3a88.PORTAADDR3
address_a[3] => ram_block3a89.PORTAADDR3
address_a[3] => ram_block3a90.PORTAADDR3
address_a[3] => ram_block3a91.PORTAADDR3
address_a[3] => ram_block3a92.PORTAADDR3
address_a[3] => ram_block3a93.PORTAADDR3
address_a[3] => ram_block3a94.PORTAADDR3
address_a[3] => ram_block3a95.PORTAADDR3
address_a[3] => ram_block3a96.PORTAADDR3
address_a[3] => ram_block3a97.PORTAADDR3
address_a[3] => ram_block3a98.PORTAADDR3
address_a[3] => ram_block3a99.PORTAADDR3
address_a[3] => ram_block3a100.PORTAADDR3
address_a[3] => ram_block3a101.PORTAADDR3
address_a[3] => ram_block3a102.PORTAADDR3
address_a[3] => ram_block3a103.PORTAADDR3
address_a[3] => ram_block3a104.PORTAADDR3
address_a[3] => ram_block3a105.PORTAADDR3
address_a[3] => ram_block3a106.PORTAADDR3
address_a[3] => ram_block3a107.PORTAADDR3
address_a[3] => ram_block3a108.PORTAADDR3
address_a[3] => ram_block3a109.PORTAADDR3
address_a[3] => ram_block3a110.PORTAADDR3
address_a[3] => ram_block3a111.PORTAADDR3
address_a[3] => ram_block3a112.PORTAADDR3
address_a[3] => ram_block3a113.PORTAADDR3
address_a[3] => ram_block3a114.PORTAADDR3
address_a[3] => ram_block3a115.PORTAADDR3
address_a[3] => ram_block3a116.PORTAADDR3
address_a[3] => ram_block3a117.PORTAADDR3
address_a[3] => ram_block3a118.PORTAADDR3
address_a[3] => ram_block3a119.PORTAADDR3
address_a[3] => ram_block3a120.PORTAADDR3
address_a[3] => ram_block3a121.PORTAADDR3
address_a[3] => ram_block3a122.PORTAADDR3
address_a[3] => ram_block3a123.PORTAADDR3
address_a[3] => ram_block3a124.PORTAADDR3
address_a[3] => ram_block3a125.PORTAADDR3
address_a[3] => ram_block3a126.PORTAADDR3
address_a[3] => ram_block3a127.PORTAADDR3
address_a[3] => ram_block3a128.PORTAADDR3
address_a[3] => ram_block3a129.PORTAADDR3
address_a[3] => ram_block3a130.PORTAADDR3
address_a[3] => ram_block3a131.PORTAADDR3
address_a[3] => ram_block3a132.PORTAADDR3
address_a[3] => ram_block3a133.PORTAADDR3
address_a[3] => ram_block3a134.PORTAADDR3
address_a[3] => ram_block3a135.PORTAADDR3
address_a[3] => ram_block3a136.PORTAADDR3
address_a[3] => ram_block3a137.PORTAADDR3
address_a[3] => ram_block3a138.PORTAADDR3
address_a[3] => ram_block3a139.PORTAADDR3
address_a[3] => ram_block3a140.PORTAADDR3
address_a[3] => ram_block3a141.PORTAADDR3
address_a[3] => ram_block3a142.PORTAADDR3
address_a[3] => ram_block3a143.PORTAADDR3
address_a[3] => ram_block3a144.PORTAADDR3
address_a[3] => ram_block3a145.PORTAADDR3
address_a[3] => ram_block3a146.PORTAADDR3
address_a[3] => ram_block3a147.PORTAADDR3
address_a[3] => ram_block3a148.PORTAADDR3
address_a[3] => ram_block3a149.PORTAADDR3
address_a[3] => ram_block3a150.PORTAADDR3
address_a[3] => ram_block3a151.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[4] => ram_block3a64.PORTAADDR4
address_a[4] => ram_block3a65.PORTAADDR4
address_a[4] => ram_block3a66.PORTAADDR4
address_a[4] => ram_block3a67.PORTAADDR4
address_a[4] => ram_block3a68.PORTAADDR4
address_a[4] => ram_block3a69.PORTAADDR4
address_a[4] => ram_block3a70.PORTAADDR4
address_a[4] => ram_block3a71.PORTAADDR4
address_a[4] => ram_block3a72.PORTAADDR4
address_a[4] => ram_block3a73.PORTAADDR4
address_a[4] => ram_block3a74.PORTAADDR4
address_a[4] => ram_block3a75.PORTAADDR4
address_a[4] => ram_block3a76.PORTAADDR4
address_a[4] => ram_block3a77.PORTAADDR4
address_a[4] => ram_block3a78.PORTAADDR4
address_a[4] => ram_block3a79.PORTAADDR4
address_a[4] => ram_block3a80.PORTAADDR4
address_a[4] => ram_block3a81.PORTAADDR4
address_a[4] => ram_block3a82.PORTAADDR4
address_a[4] => ram_block3a83.PORTAADDR4
address_a[4] => ram_block3a84.PORTAADDR4
address_a[4] => ram_block3a85.PORTAADDR4
address_a[4] => ram_block3a86.PORTAADDR4
address_a[4] => ram_block3a87.PORTAADDR4
address_a[4] => ram_block3a88.PORTAADDR4
address_a[4] => ram_block3a89.PORTAADDR4
address_a[4] => ram_block3a90.PORTAADDR4
address_a[4] => ram_block3a91.PORTAADDR4
address_a[4] => ram_block3a92.PORTAADDR4
address_a[4] => ram_block3a93.PORTAADDR4
address_a[4] => ram_block3a94.PORTAADDR4
address_a[4] => ram_block3a95.PORTAADDR4
address_a[4] => ram_block3a96.PORTAADDR4
address_a[4] => ram_block3a97.PORTAADDR4
address_a[4] => ram_block3a98.PORTAADDR4
address_a[4] => ram_block3a99.PORTAADDR4
address_a[4] => ram_block3a100.PORTAADDR4
address_a[4] => ram_block3a101.PORTAADDR4
address_a[4] => ram_block3a102.PORTAADDR4
address_a[4] => ram_block3a103.PORTAADDR4
address_a[4] => ram_block3a104.PORTAADDR4
address_a[4] => ram_block3a105.PORTAADDR4
address_a[4] => ram_block3a106.PORTAADDR4
address_a[4] => ram_block3a107.PORTAADDR4
address_a[4] => ram_block3a108.PORTAADDR4
address_a[4] => ram_block3a109.PORTAADDR4
address_a[4] => ram_block3a110.PORTAADDR4
address_a[4] => ram_block3a111.PORTAADDR4
address_a[4] => ram_block3a112.PORTAADDR4
address_a[4] => ram_block3a113.PORTAADDR4
address_a[4] => ram_block3a114.PORTAADDR4
address_a[4] => ram_block3a115.PORTAADDR4
address_a[4] => ram_block3a116.PORTAADDR4
address_a[4] => ram_block3a117.PORTAADDR4
address_a[4] => ram_block3a118.PORTAADDR4
address_a[4] => ram_block3a119.PORTAADDR4
address_a[4] => ram_block3a120.PORTAADDR4
address_a[4] => ram_block3a121.PORTAADDR4
address_a[4] => ram_block3a122.PORTAADDR4
address_a[4] => ram_block3a123.PORTAADDR4
address_a[4] => ram_block3a124.PORTAADDR4
address_a[4] => ram_block3a125.PORTAADDR4
address_a[4] => ram_block3a126.PORTAADDR4
address_a[4] => ram_block3a127.PORTAADDR4
address_a[4] => ram_block3a128.PORTAADDR4
address_a[4] => ram_block3a129.PORTAADDR4
address_a[4] => ram_block3a130.PORTAADDR4
address_a[4] => ram_block3a131.PORTAADDR4
address_a[4] => ram_block3a132.PORTAADDR4
address_a[4] => ram_block3a133.PORTAADDR4
address_a[4] => ram_block3a134.PORTAADDR4
address_a[4] => ram_block3a135.PORTAADDR4
address_a[4] => ram_block3a136.PORTAADDR4
address_a[4] => ram_block3a137.PORTAADDR4
address_a[4] => ram_block3a138.PORTAADDR4
address_a[4] => ram_block3a139.PORTAADDR4
address_a[4] => ram_block3a140.PORTAADDR4
address_a[4] => ram_block3a141.PORTAADDR4
address_a[4] => ram_block3a142.PORTAADDR4
address_a[4] => ram_block3a143.PORTAADDR4
address_a[4] => ram_block3a144.PORTAADDR4
address_a[4] => ram_block3a145.PORTAADDR4
address_a[4] => ram_block3a146.PORTAADDR4
address_a[4] => ram_block3a147.PORTAADDR4
address_a[4] => ram_block3a148.PORTAADDR4
address_a[4] => ram_block3a149.PORTAADDR4
address_a[4] => ram_block3a150.PORTAADDR4
address_a[4] => ram_block3a151.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[5] => ram_block3a64.PORTAADDR5
address_a[5] => ram_block3a65.PORTAADDR5
address_a[5] => ram_block3a66.PORTAADDR5
address_a[5] => ram_block3a67.PORTAADDR5
address_a[5] => ram_block3a68.PORTAADDR5
address_a[5] => ram_block3a69.PORTAADDR5
address_a[5] => ram_block3a70.PORTAADDR5
address_a[5] => ram_block3a71.PORTAADDR5
address_a[5] => ram_block3a72.PORTAADDR5
address_a[5] => ram_block3a73.PORTAADDR5
address_a[5] => ram_block3a74.PORTAADDR5
address_a[5] => ram_block3a75.PORTAADDR5
address_a[5] => ram_block3a76.PORTAADDR5
address_a[5] => ram_block3a77.PORTAADDR5
address_a[5] => ram_block3a78.PORTAADDR5
address_a[5] => ram_block3a79.PORTAADDR5
address_a[5] => ram_block3a80.PORTAADDR5
address_a[5] => ram_block3a81.PORTAADDR5
address_a[5] => ram_block3a82.PORTAADDR5
address_a[5] => ram_block3a83.PORTAADDR5
address_a[5] => ram_block3a84.PORTAADDR5
address_a[5] => ram_block3a85.PORTAADDR5
address_a[5] => ram_block3a86.PORTAADDR5
address_a[5] => ram_block3a87.PORTAADDR5
address_a[5] => ram_block3a88.PORTAADDR5
address_a[5] => ram_block3a89.PORTAADDR5
address_a[5] => ram_block3a90.PORTAADDR5
address_a[5] => ram_block3a91.PORTAADDR5
address_a[5] => ram_block3a92.PORTAADDR5
address_a[5] => ram_block3a93.PORTAADDR5
address_a[5] => ram_block3a94.PORTAADDR5
address_a[5] => ram_block3a95.PORTAADDR5
address_a[5] => ram_block3a96.PORTAADDR5
address_a[5] => ram_block3a97.PORTAADDR5
address_a[5] => ram_block3a98.PORTAADDR5
address_a[5] => ram_block3a99.PORTAADDR5
address_a[5] => ram_block3a100.PORTAADDR5
address_a[5] => ram_block3a101.PORTAADDR5
address_a[5] => ram_block3a102.PORTAADDR5
address_a[5] => ram_block3a103.PORTAADDR5
address_a[5] => ram_block3a104.PORTAADDR5
address_a[5] => ram_block3a105.PORTAADDR5
address_a[5] => ram_block3a106.PORTAADDR5
address_a[5] => ram_block3a107.PORTAADDR5
address_a[5] => ram_block3a108.PORTAADDR5
address_a[5] => ram_block3a109.PORTAADDR5
address_a[5] => ram_block3a110.PORTAADDR5
address_a[5] => ram_block3a111.PORTAADDR5
address_a[5] => ram_block3a112.PORTAADDR5
address_a[5] => ram_block3a113.PORTAADDR5
address_a[5] => ram_block3a114.PORTAADDR5
address_a[5] => ram_block3a115.PORTAADDR5
address_a[5] => ram_block3a116.PORTAADDR5
address_a[5] => ram_block3a117.PORTAADDR5
address_a[5] => ram_block3a118.PORTAADDR5
address_a[5] => ram_block3a119.PORTAADDR5
address_a[5] => ram_block3a120.PORTAADDR5
address_a[5] => ram_block3a121.PORTAADDR5
address_a[5] => ram_block3a122.PORTAADDR5
address_a[5] => ram_block3a123.PORTAADDR5
address_a[5] => ram_block3a124.PORTAADDR5
address_a[5] => ram_block3a125.PORTAADDR5
address_a[5] => ram_block3a126.PORTAADDR5
address_a[5] => ram_block3a127.PORTAADDR5
address_a[5] => ram_block3a128.PORTAADDR5
address_a[5] => ram_block3a129.PORTAADDR5
address_a[5] => ram_block3a130.PORTAADDR5
address_a[5] => ram_block3a131.PORTAADDR5
address_a[5] => ram_block3a132.PORTAADDR5
address_a[5] => ram_block3a133.PORTAADDR5
address_a[5] => ram_block3a134.PORTAADDR5
address_a[5] => ram_block3a135.PORTAADDR5
address_a[5] => ram_block3a136.PORTAADDR5
address_a[5] => ram_block3a137.PORTAADDR5
address_a[5] => ram_block3a138.PORTAADDR5
address_a[5] => ram_block3a139.PORTAADDR5
address_a[5] => ram_block3a140.PORTAADDR5
address_a[5] => ram_block3a141.PORTAADDR5
address_a[5] => ram_block3a142.PORTAADDR5
address_a[5] => ram_block3a143.PORTAADDR5
address_a[5] => ram_block3a144.PORTAADDR5
address_a[5] => ram_block3a145.PORTAADDR5
address_a[5] => ram_block3a146.PORTAADDR5
address_a[5] => ram_block3a147.PORTAADDR5
address_a[5] => ram_block3a148.PORTAADDR5
address_a[5] => ram_block3a149.PORTAADDR5
address_a[5] => ram_block3a150.PORTAADDR5
address_a[5] => ram_block3a151.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[6] => ram_block3a64.PORTAADDR6
address_a[6] => ram_block3a65.PORTAADDR6
address_a[6] => ram_block3a66.PORTAADDR6
address_a[6] => ram_block3a67.PORTAADDR6
address_a[6] => ram_block3a68.PORTAADDR6
address_a[6] => ram_block3a69.PORTAADDR6
address_a[6] => ram_block3a70.PORTAADDR6
address_a[6] => ram_block3a71.PORTAADDR6
address_a[6] => ram_block3a72.PORTAADDR6
address_a[6] => ram_block3a73.PORTAADDR6
address_a[6] => ram_block3a74.PORTAADDR6
address_a[6] => ram_block3a75.PORTAADDR6
address_a[6] => ram_block3a76.PORTAADDR6
address_a[6] => ram_block3a77.PORTAADDR6
address_a[6] => ram_block3a78.PORTAADDR6
address_a[6] => ram_block3a79.PORTAADDR6
address_a[6] => ram_block3a80.PORTAADDR6
address_a[6] => ram_block3a81.PORTAADDR6
address_a[6] => ram_block3a82.PORTAADDR6
address_a[6] => ram_block3a83.PORTAADDR6
address_a[6] => ram_block3a84.PORTAADDR6
address_a[6] => ram_block3a85.PORTAADDR6
address_a[6] => ram_block3a86.PORTAADDR6
address_a[6] => ram_block3a87.PORTAADDR6
address_a[6] => ram_block3a88.PORTAADDR6
address_a[6] => ram_block3a89.PORTAADDR6
address_a[6] => ram_block3a90.PORTAADDR6
address_a[6] => ram_block3a91.PORTAADDR6
address_a[6] => ram_block3a92.PORTAADDR6
address_a[6] => ram_block3a93.PORTAADDR6
address_a[6] => ram_block3a94.PORTAADDR6
address_a[6] => ram_block3a95.PORTAADDR6
address_a[6] => ram_block3a96.PORTAADDR6
address_a[6] => ram_block3a97.PORTAADDR6
address_a[6] => ram_block3a98.PORTAADDR6
address_a[6] => ram_block3a99.PORTAADDR6
address_a[6] => ram_block3a100.PORTAADDR6
address_a[6] => ram_block3a101.PORTAADDR6
address_a[6] => ram_block3a102.PORTAADDR6
address_a[6] => ram_block3a103.PORTAADDR6
address_a[6] => ram_block3a104.PORTAADDR6
address_a[6] => ram_block3a105.PORTAADDR6
address_a[6] => ram_block3a106.PORTAADDR6
address_a[6] => ram_block3a107.PORTAADDR6
address_a[6] => ram_block3a108.PORTAADDR6
address_a[6] => ram_block3a109.PORTAADDR6
address_a[6] => ram_block3a110.PORTAADDR6
address_a[6] => ram_block3a111.PORTAADDR6
address_a[6] => ram_block3a112.PORTAADDR6
address_a[6] => ram_block3a113.PORTAADDR6
address_a[6] => ram_block3a114.PORTAADDR6
address_a[6] => ram_block3a115.PORTAADDR6
address_a[6] => ram_block3a116.PORTAADDR6
address_a[6] => ram_block3a117.PORTAADDR6
address_a[6] => ram_block3a118.PORTAADDR6
address_a[6] => ram_block3a119.PORTAADDR6
address_a[6] => ram_block3a120.PORTAADDR6
address_a[6] => ram_block3a121.PORTAADDR6
address_a[6] => ram_block3a122.PORTAADDR6
address_a[6] => ram_block3a123.PORTAADDR6
address_a[6] => ram_block3a124.PORTAADDR6
address_a[6] => ram_block3a125.PORTAADDR6
address_a[6] => ram_block3a126.PORTAADDR6
address_a[6] => ram_block3a127.PORTAADDR6
address_a[6] => ram_block3a128.PORTAADDR6
address_a[6] => ram_block3a129.PORTAADDR6
address_a[6] => ram_block3a130.PORTAADDR6
address_a[6] => ram_block3a131.PORTAADDR6
address_a[6] => ram_block3a132.PORTAADDR6
address_a[6] => ram_block3a133.PORTAADDR6
address_a[6] => ram_block3a134.PORTAADDR6
address_a[6] => ram_block3a135.PORTAADDR6
address_a[6] => ram_block3a136.PORTAADDR6
address_a[6] => ram_block3a137.PORTAADDR6
address_a[6] => ram_block3a138.PORTAADDR6
address_a[6] => ram_block3a139.PORTAADDR6
address_a[6] => ram_block3a140.PORTAADDR6
address_a[6] => ram_block3a141.PORTAADDR6
address_a[6] => ram_block3a142.PORTAADDR6
address_a[6] => ram_block3a143.PORTAADDR6
address_a[6] => ram_block3a144.PORTAADDR6
address_a[6] => ram_block3a145.PORTAADDR6
address_a[6] => ram_block3a146.PORTAADDR6
address_a[6] => ram_block3a147.PORTAADDR6
address_a[6] => ram_block3a148.PORTAADDR6
address_a[6] => ram_block3a149.PORTAADDR6
address_a[6] => ram_block3a150.PORTAADDR6
address_a[6] => ram_block3a151.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[7] => ram_block3a64.PORTAADDR7
address_a[7] => ram_block3a65.PORTAADDR7
address_a[7] => ram_block3a66.PORTAADDR7
address_a[7] => ram_block3a67.PORTAADDR7
address_a[7] => ram_block3a68.PORTAADDR7
address_a[7] => ram_block3a69.PORTAADDR7
address_a[7] => ram_block3a70.PORTAADDR7
address_a[7] => ram_block3a71.PORTAADDR7
address_a[7] => ram_block3a72.PORTAADDR7
address_a[7] => ram_block3a73.PORTAADDR7
address_a[7] => ram_block3a74.PORTAADDR7
address_a[7] => ram_block3a75.PORTAADDR7
address_a[7] => ram_block3a76.PORTAADDR7
address_a[7] => ram_block3a77.PORTAADDR7
address_a[7] => ram_block3a78.PORTAADDR7
address_a[7] => ram_block3a79.PORTAADDR7
address_a[7] => ram_block3a80.PORTAADDR7
address_a[7] => ram_block3a81.PORTAADDR7
address_a[7] => ram_block3a82.PORTAADDR7
address_a[7] => ram_block3a83.PORTAADDR7
address_a[7] => ram_block3a84.PORTAADDR7
address_a[7] => ram_block3a85.PORTAADDR7
address_a[7] => ram_block3a86.PORTAADDR7
address_a[7] => ram_block3a87.PORTAADDR7
address_a[7] => ram_block3a88.PORTAADDR7
address_a[7] => ram_block3a89.PORTAADDR7
address_a[7] => ram_block3a90.PORTAADDR7
address_a[7] => ram_block3a91.PORTAADDR7
address_a[7] => ram_block3a92.PORTAADDR7
address_a[7] => ram_block3a93.PORTAADDR7
address_a[7] => ram_block3a94.PORTAADDR7
address_a[7] => ram_block3a95.PORTAADDR7
address_a[7] => ram_block3a96.PORTAADDR7
address_a[7] => ram_block3a97.PORTAADDR7
address_a[7] => ram_block3a98.PORTAADDR7
address_a[7] => ram_block3a99.PORTAADDR7
address_a[7] => ram_block3a100.PORTAADDR7
address_a[7] => ram_block3a101.PORTAADDR7
address_a[7] => ram_block3a102.PORTAADDR7
address_a[7] => ram_block3a103.PORTAADDR7
address_a[7] => ram_block3a104.PORTAADDR7
address_a[7] => ram_block3a105.PORTAADDR7
address_a[7] => ram_block3a106.PORTAADDR7
address_a[7] => ram_block3a107.PORTAADDR7
address_a[7] => ram_block3a108.PORTAADDR7
address_a[7] => ram_block3a109.PORTAADDR7
address_a[7] => ram_block3a110.PORTAADDR7
address_a[7] => ram_block3a111.PORTAADDR7
address_a[7] => ram_block3a112.PORTAADDR7
address_a[7] => ram_block3a113.PORTAADDR7
address_a[7] => ram_block3a114.PORTAADDR7
address_a[7] => ram_block3a115.PORTAADDR7
address_a[7] => ram_block3a116.PORTAADDR7
address_a[7] => ram_block3a117.PORTAADDR7
address_a[7] => ram_block3a118.PORTAADDR7
address_a[7] => ram_block3a119.PORTAADDR7
address_a[7] => ram_block3a120.PORTAADDR7
address_a[7] => ram_block3a121.PORTAADDR7
address_a[7] => ram_block3a122.PORTAADDR7
address_a[7] => ram_block3a123.PORTAADDR7
address_a[7] => ram_block3a124.PORTAADDR7
address_a[7] => ram_block3a125.PORTAADDR7
address_a[7] => ram_block3a126.PORTAADDR7
address_a[7] => ram_block3a127.PORTAADDR7
address_a[7] => ram_block3a128.PORTAADDR7
address_a[7] => ram_block3a129.PORTAADDR7
address_a[7] => ram_block3a130.PORTAADDR7
address_a[7] => ram_block3a131.PORTAADDR7
address_a[7] => ram_block3a132.PORTAADDR7
address_a[7] => ram_block3a133.PORTAADDR7
address_a[7] => ram_block3a134.PORTAADDR7
address_a[7] => ram_block3a135.PORTAADDR7
address_a[7] => ram_block3a136.PORTAADDR7
address_a[7] => ram_block3a137.PORTAADDR7
address_a[7] => ram_block3a138.PORTAADDR7
address_a[7] => ram_block3a139.PORTAADDR7
address_a[7] => ram_block3a140.PORTAADDR7
address_a[7] => ram_block3a141.PORTAADDR7
address_a[7] => ram_block3a142.PORTAADDR7
address_a[7] => ram_block3a143.PORTAADDR7
address_a[7] => ram_block3a144.PORTAADDR7
address_a[7] => ram_block3a145.PORTAADDR7
address_a[7] => ram_block3a146.PORTAADDR7
address_a[7] => ram_block3a147.PORTAADDR7
address_a[7] => ram_block3a148.PORTAADDR7
address_a[7] => ram_block3a149.PORTAADDR7
address_a[7] => ram_block3a150.PORTAADDR7
address_a[7] => ram_block3a151.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[8] => ram_block3a64.PORTAADDR8
address_a[8] => ram_block3a65.PORTAADDR8
address_a[8] => ram_block3a66.PORTAADDR8
address_a[8] => ram_block3a67.PORTAADDR8
address_a[8] => ram_block3a68.PORTAADDR8
address_a[8] => ram_block3a69.PORTAADDR8
address_a[8] => ram_block3a70.PORTAADDR8
address_a[8] => ram_block3a71.PORTAADDR8
address_a[8] => ram_block3a72.PORTAADDR8
address_a[8] => ram_block3a73.PORTAADDR8
address_a[8] => ram_block3a74.PORTAADDR8
address_a[8] => ram_block3a75.PORTAADDR8
address_a[8] => ram_block3a76.PORTAADDR8
address_a[8] => ram_block3a77.PORTAADDR8
address_a[8] => ram_block3a78.PORTAADDR8
address_a[8] => ram_block3a79.PORTAADDR8
address_a[8] => ram_block3a80.PORTAADDR8
address_a[8] => ram_block3a81.PORTAADDR8
address_a[8] => ram_block3a82.PORTAADDR8
address_a[8] => ram_block3a83.PORTAADDR8
address_a[8] => ram_block3a84.PORTAADDR8
address_a[8] => ram_block3a85.PORTAADDR8
address_a[8] => ram_block3a86.PORTAADDR8
address_a[8] => ram_block3a87.PORTAADDR8
address_a[8] => ram_block3a88.PORTAADDR8
address_a[8] => ram_block3a89.PORTAADDR8
address_a[8] => ram_block3a90.PORTAADDR8
address_a[8] => ram_block3a91.PORTAADDR8
address_a[8] => ram_block3a92.PORTAADDR8
address_a[8] => ram_block3a93.PORTAADDR8
address_a[8] => ram_block3a94.PORTAADDR8
address_a[8] => ram_block3a95.PORTAADDR8
address_a[8] => ram_block3a96.PORTAADDR8
address_a[8] => ram_block3a97.PORTAADDR8
address_a[8] => ram_block3a98.PORTAADDR8
address_a[8] => ram_block3a99.PORTAADDR8
address_a[8] => ram_block3a100.PORTAADDR8
address_a[8] => ram_block3a101.PORTAADDR8
address_a[8] => ram_block3a102.PORTAADDR8
address_a[8] => ram_block3a103.PORTAADDR8
address_a[8] => ram_block3a104.PORTAADDR8
address_a[8] => ram_block3a105.PORTAADDR8
address_a[8] => ram_block3a106.PORTAADDR8
address_a[8] => ram_block3a107.PORTAADDR8
address_a[8] => ram_block3a108.PORTAADDR8
address_a[8] => ram_block3a109.PORTAADDR8
address_a[8] => ram_block3a110.PORTAADDR8
address_a[8] => ram_block3a111.PORTAADDR8
address_a[8] => ram_block3a112.PORTAADDR8
address_a[8] => ram_block3a113.PORTAADDR8
address_a[8] => ram_block3a114.PORTAADDR8
address_a[8] => ram_block3a115.PORTAADDR8
address_a[8] => ram_block3a116.PORTAADDR8
address_a[8] => ram_block3a117.PORTAADDR8
address_a[8] => ram_block3a118.PORTAADDR8
address_a[8] => ram_block3a119.PORTAADDR8
address_a[8] => ram_block3a120.PORTAADDR8
address_a[8] => ram_block3a121.PORTAADDR8
address_a[8] => ram_block3a122.PORTAADDR8
address_a[8] => ram_block3a123.PORTAADDR8
address_a[8] => ram_block3a124.PORTAADDR8
address_a[8] => ram_block3a125.PORTAADDR8
address_a[8] => ram_block3a126.PORTAADDR8
address_a[8] => ram_block3a127.PORTAADDR8
address_a[8] => ram_block3a128.PORTAADDR8
address_a[8] => ram_block3a129.PORTAADDR8
address_a[8] => ram_block3a130.PORTAADDR8
address_a[8] => ram_block3a131.PORTAADDR8
address_a[8] => ram_block3a132.PORTAADDR8
address_a[8] => ram_block3a133.PORTAADDR8
address_a[8] => ram_block3a134.PORTAADDR8
address_a[8] => ram_block3a135.PORTAADDR8
address_a[8] => ram_block3a136.PORTAADDR8
address_a[8] => ram_block3a137.PORTAADDR8
address_a[8] => ram_block3a138.PORTAADDR8
address_a[8] => ram_block3a139.PORTAADDR8
address_a[8] => ram_block3a140.PORTAADDR8
address_a[8] => ram_block3a141.PORTAADDR8
address_a[8] => ram_block3a142.PORTAADDR8
address_a[8] => ram_block3a143.PORTAADDR8
address_a[8] => ram_block3a144.PORTAADDR8
address_a[8] => ram_block3a145.PORTAADDR8
address_a[8] => ram_block3a146.PORTAADDR8
address_a[8] => ram_block3a147.PORTAADDR8
address_a[8] => ram_block3a148.PORTAADDR8
address_a[8] => ram_block3a149.PORTAADDR8
address_a[8] => ram_block3a150.PORTAADDR8
address_a[8] => ram_block3a151.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[9] => ram_block3a64.PORTAADDR9
address_a[9] => ram_block3a65.PORTAADDR9
address_a[9] => ram_block3a66.PORTAADDR9
address_a[9] => ram_block3a67.PORTAADDR9
address_a[9] => ram_block3a68.PORTAADDR9
address_a[9] => ram_block3a69.PORTAADDR9
address_a[9] => ram_block3a70.PORTAADDR9
address_a[9] => ram_block3a71.PORTAADDR9
address_a[9] => ram_block3a72.PORTAADDR9
address_a[9] => ram_block3a73.PORTAADDR9
address_a[9] => ram_block3a74.PORTAADDR9
address_a[9] => ram_block3a75.PORTAADDR9
address_a[9] => ram_block3a76.PORTAADDR9
address_a[9] => ram_block3a77.PORTAADDR9
address_a[9] => ram_block3a78.PORTAADDR9
address_a[9] => ram_block3a79.PORTAADDR9
address_a[9] => ram_block3a80.PORTAADDR9
address_a[9] => ram_block3a81.PORTAADDR9
address_a[9] => ram_block3a82.PORTAADDR9
address_a[9] => ram_block3a83.PORTAADDR9
address_a[9] => ram_block3a84.PORTAADDR9
address_a[9] => ram_block3a85.PORTAADDR9
address_a[9] => ram_block3a86.PORTAADDR9
address_a[9] => ram_block3a87.PORTAADDR9
address_a[9] => ram_block3a88.PORTAADDR9
address_a[9] => ram_block3a89.PORTAADDR9
address_a[9] => ram_block3a90.PORTAADDR9
address_a[9] => ram_block3a91.PORTAADDR9
address_a[9] => ram_block3a92.PORTAADDR9
address_a[9] => ram_block3a93.PORTAADDR9
address_a[9] => ram_block3a94.PORTAADDR9
address_a[9] => ram_block3a95.PORTAADDR9
address_a[9] => ram_block3a96.PORTAADDR9
address_a[9] => ram_block3a97.PORTAADDR9
address_a[9] => ram_block3a98.PORTAADDR9
address_a[9] => ram_block3a99.PORTAADDR9
address_a[9] => ram_block3a100.PORTAADDR9
address_a[9] => ram_block3a101.PORTAADDR9
address_a[9] => ram_block3a102.PORTAADDR9
address_a[9] => ram_block3a103.PORTAADDR9
address_a[9] => ram_block3a104.PORTAADDR9
address_a[9] => ram_block3a105.PORTAADDR9
address_a[9] => ram_block3a106.PORTAADDR9
address_a[9] => ram_block3a107.PORTAADDR9
address_a[9] => ram_block3a108.PORTAADDR9
address_a[9] => ram_block3a109.PORTAADDR9
address_a[9] => ram_block3a110.PORTAADDR9
address_a[9] => ram_block3a111.PORTAADDR9
address_a[9] => ram_block3a112.PORTAADDR9
address_a[9] => ram_block3a113.PORTAADDR9
address_a[9] => ram_block3a114.PORTAADDR9
address_a[9] => ram_block3a115.PORTAADDR9
address_a[9] => ram_block3a116.PORTAADDR9
address_a[9] => ram_block3a117.PORTAADDR9
address_a[9] => ram_block3a118.PORTAADDR9
address_a[9] => ram_block3a119.PORTAADDR9
address_a[9] => ram_block3a120.PORTAADDR9
address_a[9] => ram_block3a121.PORTAADDR9
address_a[9] => ram_block3a122.PORTAADDR9
address_a[9] => ram_block3a123.PORTAADDR9
address_a[9] => ram_block3a124.PORTAADDR9
address_a[9] => ram_block3a125.PORTAADDR9
address_a[9] => ram_block3a126.PORTAADDR9
address_a[9] => ram_block3a127.PORTAADDR9
address_a[9] => ram_block3a128.PORTAADDR9
address_a[9] => ram_block3a129.PORTAADDR9
address_a[9] => ram_block3a130.PORTAADDR9
address_a[9] => ram_block3a131.PORTAADDR9
address_a[9] => ram_block3a132.PORTAADDR9
address_a[9] => ram_block3a133.PORTAADDR9
address_a[9] => ram_block3a134.PORTAADDR9
address_a[9] => ram_block3a135.PORTAADDR9
address_a[9] => ram_block3a136.PORTAADDR9
address_a[9] => ram_block3a137.PORTAADDR9
address_a[9] => ram_block3a138.PORTAADDR9
address_a[9] => ram_block3a139.PORTAADDR9
address_a[9] => ram_block3a140.PORTAADDR9
address_a[9] => ram_block3a141.PORTAADDR9
address_a[9] => ram_block3a142.PORTAADDR9
address_a[9] => ram_block3a143.PORTAADDR9
address_a[9] => ram_block3a144.PORTAADDR9
address_a[9] => ram_block3a145.PORTAADDR9
address_a[9] => ram_block3a146.PORTAADDR9
address_a[9] => ram_block3a147.PORTAADDR9
address_a[9] => ram_block3a148.PORTAADDR9
address_a[9] => ram_block3a149.PORTAADDR9
address_a[9] => ram_block3a150.PORTAADDR9
address_a[9] => ram_block3a151.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[10] => ram_block3a64.PORTAADDR10
address_a[10] => ram_block3a65.PORTAADDR10
address_a[10] => ram_block3a66.PORTAADDR10
address_a[10] => ram_block3a67.PORTAADDR10
address_a[10] => ram_block3a68.PORTAADDR10
address_a[10] => ram_block3a69.PORTAADDR10
address_a[10] => ram_block3a70.PORTAADDR10
address_a[10] => ram_block3a71.PORTAADDR10
address_a[10] => ram_block3a72.PORTAADDR10
address_a[10] => ram_block3a73.PORTAADDR10
address_a[10] => ram_block3a74.PORTAADDR10
address_a[10] => ram_block3a75.PORTAADDR10
address_a[10] => ram_block3a76.PORTAADDR10
address_a[10] => ram_block3a77.PORTAADDR10
address_a[10] => ram_block3a78.PORTAADDR10
address_a[10] => ram_block3a79.PORTAADDR10
address_a[10] => ram_block3a80.PORTAADDR10
address_a[10] => ram_block3a81.PORTAADDR10
address_a[10] => ram_block3a82.PORTAADDR10
address_a[10] => ram_block3a83.PORTAADDR10
address_a[10] => ram_block3a84.PORTAADDR10
address_a[10] => ram_block3a85.PORTAADDR10
address_a[10] => ram_block3a86.PORTAADDR10
address_a[10] => ram_block3a87.PORTAADDR10
address_a[10] => ram_block3a88.PORTAADDR10
address_a[10] => ram_block3a89.PORTAADDR10
address_a[10] => ram_block3a90.PORTAADDR10
address_a[10] => ram_block3a91.PORTAADDR10
address_a[10] => ram_block3a92.PORTAADDR10
address_a[10] => ram_block3a93.PORTAADDR10
address_a[10] => ram_block3a94.PORTAADDR10
address_a[10] => ram_block3a95.PORTAADDR10
address_a[10] => ram_block3a96.PORTAADDR10
address_a[10] => ram_block3a97.PORTAADDR10
address_a[10] => ram_block3a98.PORTAADDR10
address_a[10] => ram_block3a99.PORTAADDR10
address_a[10] => ram_block3a100.PORTAADDR10
address_a[10] => ram_block3a101.PORTAADDR10
address_a[10] => ram_block3a102.PORTAADDR10
address_a[10] => ram_block3a103.PORTAADDR10
address_a[10] => ram_block3a104.PORTAADDR10
address_a[10] => ram_block3a105.PORTAADDR10
address_a[10] => ram_block3a106.PORTAADDR10
address_a[10] => ram_block3a107.PORTAADDR10
address_a[10] => ram_block3a108.PORTAADDR10
address_a[10] => ram_block3a109.PORTAADDR10
address_a[10] => ram_block3a110.PORTAADDR10
address_a[10] => ram_block3a111.PORTAADDR10
address_a[10] => ram_block3a112.PORTAADDR10
address_a[10] => ram_block3a113.PORTAADDR10
address_a[10] => ram_block3a114.PORTAADDR10
address_a[10] => ram_block3a115.PORTAADDR10
address_a[10] => ram_block3a116.PORTAADDR10
address_a[10] => ram_block3a117.PORTAADDR10
address_a[10] => ram_block3a118.PORTAADDR10
address_a[10] => ram_block3a119.PORTAADDR10
address_a[10] => ram_block3a120.PORTAADDR10
address_a[10] => ram_block3a121.PORTAADDR10
address_a[10] => ram_block3a122.PORTAADDR10
address_a[10] => ram_block3a123.PORTAADDR10
address_a[10] => ram_block3a124.PORTAADDR10
address_a[10] => ram_block3a125.PORTAADDR10
address_a[10] => ram_block3a126.PORTAADDR10
address_a[10] => ram_block3a127.PORTAADDR10
address_a[10] => ram_block3a128.PORTAADDR10
address_a[10] => ram_block3a129.PORTAADDR10
address_a[10] => ram_block3a130.PORTAADDR10
address_a[10] => ram_block3a131.PORTAADDR10
address_a[10] => ram_block3a132.PORTAADDR10
address_a[10] => ram_block3a133.PORTAADDR10
address_a[10] => ram_block3a134.PORTAADDR10
address_a[10] => ram_block3a135.PORTAADDR10
address_a[10] => ram_block3a136.PORTAADDR10
address_a[10] => ram_block3a137.PORTAADDR10
address_a[10] => ram_block3a138.PORTAADDR10
address_a[10] => ram_block3a139.PORTAADDR10
address_a[10] => ram_block3a140.PORTAADDR10
address_a[10] => ram_block3a141.PORTAADDR10
address_a[10] => ram_block3a142.PORTAADDR10
address_a[10] => ram_block3a143.PORTAADDR10
address_a[10] => ram_block3a144.PORTAADDR10
address_a[10] => ram_block3a145.PORTAADDR10
address_a[10] => ram_block3a146.PORTAADDR10
address_a[10] => ram_block3a147.PORTAADDR10
address_a[10] => ram_block3a148.PORTAADDR10
address_a[10] => ram_block3a149.PORTAADDR10
address_a[10] => ram_block3a150.PORTAADDR10
address_a[10] => ram_block3a151.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[11] => ram_block3a64.PORTAADDR11
address_a[11] => ram_block3a65.PORTAADDR11
address_a[11] => ram_block3a66.PORTAADDR11
address_a[11] => ram_block3a67.PORTAADDR11
address_a[11] => ram_block3a68.PORTAADDR11
address_a[11] => ram_block3a69.PORTAADDR11
address_a[11] => ram_block3a70.PORTAADDR11
address_a[11] => ram_block3a71.PORTAADDR11
address_a[11] => ram_block3a72.PORTAADDR11
address_a[11] => ram_block3a73.PORTAADDR11
address_a[11] => ram_block3a74.PORTAADDR11
address_a[11] => ram_block3a75.PORTAADDR11
address_a[11] => ram_block3a76.PORTAADDR11
address_a[11] => ram_block3a77.PORTAADDR11
address_a[11] => ram_block3a78.PORTAADDR11
address_a[11] => ram_block3a79.PORTAADDR11
address_a[11] => ram_block3a80.PORTAADDR11
address_a[11] => ram_block3a81.PORTAADDR11
address_a[11] => ram_block3a82.PORTAADDR11
address_a[11] => ram_block3a83.PORTAADDR11
address_a[11] => ram_block3a84.PORTAADDR11
address_a[11] => ram_block3a85.PORTAADDR11
address_a[11] => ram_block3a86.PORTAADDR11
address_a[11] => ram_block3a87.PORTAADDR11
address_a[11] => ram_block3a88.PORTAADDR11
address_a[11] => ram_block3a89.PORTAADDR11
address_a[11] => ram_block3a90.PORTAADDR11
address_a[11] => ram_block3a91.PORTAADDR11
address_a[11] => ram_block3a92.PORTAADDR11
address_a[11] => ram_block3a93.PORTAADDR11
address_a[11] => ram_block3a94.PORTAADDR11
address_a[11] => ram_block3a95.PORTAADDR11
address_a[11] => ram_block3a96.PORTAADDR11
address_a[11] => ram_block3a97.PORTAADDR11
address_a[11] => ram_block3a98.PORTAADDR11
address_a[11] => ram_block3a99.PORTAADDR11
address_a[11] => ram_block3a100.PORTAADDR11
address_a[11] => ram_block3a101.PORTAADDR11
address_a[11] => ram_block3a102.PORTAADDR11
address_a[11] => ram_block3a103.PORTAADDR11
address_a[11] => ram_block3a104.PORTAADDR11
address_a[11] => ram_block3a105.PORTAADDR11
address_a[11] => ram_block3a106.PORTAADDR11
address_a[11] => ram_block3a107.PORTAADDR11
address_a[11] => ram_block3a108.PORTAADDR11
address_a[11] => ram_block3a109.PORTAADDR11
address_a[11] => ram_block3a110.PORTAADDR11
address_a[11] => ram_block3a111.PORTAADDR11
address_a[11] => ram_block3a112.PORTAADDR11
address_a[11] => ram_block3a113.PORTAADDR11
address_a[11] => ram_block3a114.PORTAADDR11
address_a[11] => ram_block3a115.PORTAADDR11
address_a[11] => ram_block3a116.PORTAADDR11
address_a[11] => ram_block3a117.PORTAADDR11
address_a[11] => ram_block3a118.PORTAADDR11
address_a[11] => ram_block3a119.PORTAADDR11
address_a[11] => ram_block3a120.PORTAADDR11
address_a[11] => ram_block3a121.PORTAADDR11
address_a[11] => ram_block3a122.PORTAADDR11
address_a[11] => ram_block3a123.PORTAADDR11
address_a[11] => ram_block3a124.PORTAADDR11
address_a[11] => ram_block3a125.PORTAADDR11
address_a[11] => ram_block3a126.PORTAADDR11
address_a[11] => ram_block3a127.PORTAADDR11
address_a[11] => ram_block3a128.PORTAADDR11
address_a[11] => ram_block3a129.PORTAADDR11
address_a[11] => ram_block3a130.PORTAADDR11
address_a[11] => ram_block3a131.PORTAADDR11
address_a[11] => ram_block3a132.PORTAADDR11
address_a[11] => ram_block3a133.PORTAADDR11
address_a[11] => ram_block3a134.PORTAADDR11
address_a[11] => ram_block3a135.PORTAADDR11
address_a[11] => ram_block3a136.PORTAADDR11
address_a[11] => ram_block3a137.PORTAADDR11
address_a[11] => ram_block3a138.PORTAADDR11
address_a[11] => ram_block3a139.PORTAADDR11
address_a[11] => ram_block3a140.PORTAADDR11
address_a[11] => ram_block3a141.PORTAADDR11
address_a[11] => ram_block3a142.PORTAADDR11
address_a[11] => ram_block3a143.PORTAADDR11
address_a[11] => ram_block3a144.PORTAADDR11
address_a[11] => ram_block3a145.PORTAADDR11
address_a[11] => ram_block3a146.PORTAADDR11
address_a[11] => ram_block3a147.PORTAADDR11
address_a[11] => ram_block3a148.PORTAADDR11
address_a[11] => ram_block3a149.PORTAADDR11
address_a[11] => ram_block3a150.PORTAADDR11
address_a[11] => ram_block3a151.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[12] => ram_block3a64.PORTAADDR12
address_a[12] => ram_block3a65.PORTAADDR12
address_a[12] => ram_block3a66.PORTAADDR12
address_a[12] => ram_block3a67.PORTAADDR12
address_a[12] => ram_block3a68.PORTAADDR12
address_a[12] => ram_block3a69.PORTAADDR12
address_a[12] => ram_block3a70.PORTAADDR12
address_a[12] => ram_block3a71.PORTAADDR12
address_a[12] => ram_block3a72.PORTAADDR12
address_a[12] => ram_block3a73.PORTAADDR12
address_a[12] => ram_block3a74.PORTAADDR12
address_a[12] => ram_block3a75.PORTAADDR12
address_a[12] => ram_block3a76.PORTAADDR12
address_a[12] => ram_block3a77.PORTAADDR12
address_a[12] => ram_block3a78.PORTAADDR12
address_a[12] => ram_block3a79.PORTAADDR12
address_a[12] => ram_block3a80.PORTAADDR12
address_a[12] => ram_block3a81.PORTAADDR12
address_a[12] => ram_block3a82.PORTAADDR12
address_a[12] => ram_block3a83.PORTAADDR12
address_a[12] => ram_block3a84.PORTAADDR12
address_a[12] => ram_block3a85.PORTAADDR12
address_a[12] => ram_block3a86.PORTAADDR12
address_a[12] => ram_block3a87.PORTAADDR12
address_a[12] => ram_block3a88.PORTAADDR12
address_a[12] => ram_block3a89.PORTAADDR12
address_a[12] => ram_block3a90.PORTAADDR12
address_a[12] => ram_block3a91.PORTAADDR12
address_a[12] => ram_block3a92.PORTAADDR12
address_a[12] => ram_block3a93.PORTAADDR12
address_a[12] => ram_block3a94.PORTAADDR12
address_a[12] => ram_block3a95.PORTAADDR12
address_a[12] => ram_block3a96.PORTAADDR12
address_a[12] => ram_block3a97.PORTAADDR12
address_a[12] => ram_block3a98.PORTAADDR12
address_a[12] => ram_block3a99.PORTAADDR12
address_a[12] => ram_block3a100.PORTAADDR12
address_a[12] => ram_block3a101.PORTAADDR12
address_a[12] => ram_block3a102.PORTAADDR12
address_a[12] => ram_block3a103.PORTAADDR12
address_a[12] => ram_block3a104.PORTAADDR12
address_a[12] => ram_block3a105.PORTAADDR12
address_a[12] => ram_block3a106.PORTAADDR12
address_a[12] => ram_block3a107.PORTAADDR12
address_a[12] => ram_block3a108.PORTAADDR12
address_a[12] => ram_block3a109.PORTAADDR12
address_a[12] => ram_block3a110.PORTAADDR12
address_a[12] => ram_block3a111.PORTAADDR12
address_a[12] => ram_block3a112.PORTAADDR12
address_a[12] => ram_block3a113.PORTAADDR12
address_a[12] => ram_block3a114.PORTAADDR12
address_a[12] => ram_block3a115.PORTAADDR12
address_a[12] => ram_block3a116.PORTAADDR12
address_a[12] => ram_block3a117.PORTAADDR12
address_a[12] => ram_block3a118.PORTAADDR12
address_a[12] => ram_block3a119.PORTAADDR12
address_a[12] => ram_block3a120.PORTAADDR12
address_a[12] => ram_block3a121.PORTAADDR12
address_a[12] => ram_block3a122.PORTAADDR12
address_a[12] => ram_block3a123.PORTAADDR12
address_a[12] => ram_block3a124.PORTAADDR12
address_a[12] => ram_block3a125.PORTAADDR12
address_a[12] => ram_block3a126.PORTAADDR12
address_a[12] => ram_block3a127.PORTAADDR12
address_a[12] => ram_block3a128.PORTAADDR12
address_a[12] => ram_block3a129.PORTAADDR12
address_a[12] => ram_block3a130.PORTAADDR12
address_a[12] => ram_block3a131.PORTAADDR12
address_a[12] => ram_block3a132.PORTAADDR12
address_a[12] => ram_block3a133.PORTAADDR12
address_a[12] => ram_block3a134.PORTAADDR12
address_a[12] => ram_block3a135.PORTAADDR12
address_a[12] => ram_block3a136.PORTAADDR12
address_a[12] => ram_block3a137.PORTAADDR12
address_a[12] => ram_block3a138.PORTAADDR12
address_a[12] => ram_block3a139.PORTAADDR12
address_a[12] => ram_block3a140.PORTAADDR12
address_a[12] => ram_block3a141.PORTAADDR12
address_a[12] => ram_block3a142.PORTAADDR12
address_a[12] => ram_block3a143.PORTAADDR12
address_a[12] => ram_block3a144.PORTAADDR12
address_a[12] => ram_block3a145.PORTAADDR12
address_a[12] => ram_block3a146.PORTAADDR12
address_a[12] => ram_block3a147.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_hua:decode4.data[0]
address_a[13] => decode_aaa:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_hua:decode4.data[1]
address_a[14] => decode_aaa:rden_decode_a.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_hua:decode4.data[2]
address_a[15] => decode_aaa:rden_decode_a.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_hua:decode4.data[3]
address_a[16] => decode_aaa:rden_decode_a.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_hua:decode4.data[4]
address_a[17] => decode_aaa:rden_decode_a.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_hua:decode4.data[5]
address_a[18] => decode_aaa:rden_decode_a.data[5]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[0] => ram_block3a64.PORTBADDR
address_b[0] => ram_block3a65.PORTBADDR
address_b[0] => ram_block3a66.PORTBADDR
address_b[0] => ram_block3a67.PORTBADDR
address_b[0] => ram_block3a68.PORTBADDR
address_b[0] => ram_block3a69.PORTBADDR
address_b[0] => ram_block3a70.PORTBADDR
address_b[0] => ram_block3a71.PORTBADDR
address_b[0] => ram_block3a72.PORTBADDR
address_b[0] => ram_block3a73.PORTBADDR
address_b[0] => ram_block3a74.PORTBADDR
address_b[0] => ram_block3a75.PORTBADDR
address_b[0] => ram_block3a76.PORTBADDR
address_b[0] => ram_block3a77.PORTBADDR
address_b[0] => ram_block3a78.PORTBADDR
address_b[0] => ram_block3a79.PORTBADDR
address_b[0] => ram_block3a80.PORTBADDR
address_b[0] => ram_block3a81.PORTBADDR
address_b[0] => ram_block3a82.PORTBADDR
address_b[0] => ram_block3a83.PORTBADDR
address_b[0] => ram_block3a84.PORTBADDR
address_b[0] => ram_block3a85.PORTBADDR
address_b[0] => ram_block3a86.PORTBADDR
address_b[0] => ram_block3a87.PORTBADDR
address_b[0] => ram_block3a88.PORTBADDR
address_b[0] => ram_block3a89.PORTBADDR
address_b[0] => ram_block3a90.PORTBADDR
address_b[0] => ram_block3a91.PORTBADDR
address_b[0] => ram_block3a92.PORTBADDR
address_b[0] => ram_block3a93.PORTBADDR
address_b[0] => ram_block3a94.PORTBADDR
address_b[0] => ram_block3a95.PORTBADDR
address_b[0] => ram_block3a96.PORTBADDR
address_b[0] => ram_block3a97.PORTBADDR
address_b[0] => ram_block3a98.PORTBADDR
address_b[0] => ram_block3a99.PORTBADDR
address_b[0] => ram_block3a100.PORTBADDR
address_b[0] => ram_block3a101.PORTBADDR
address_b[0] => ram_block3a102.PORTBADDR
address_b[0] => ram_block3a103.PORTBADDR
address_b[0] => ram_block3a104.PORTBADDR
address_b[0] => ram_block3a105.PORTBADDR
address_b[0] => ram_block3a106.PORTBADDR
address_b[0] => ram_block3a107.PORTBADDR
address_b[0] => ram_block3a108.PORTBADDR
address_b[0] => ram_block3a109.PORTBADDR
address_b[0] => ram_block3a110.PORTBADDR
address_b[0] => ram_block3a111.PORTBADDR
address_b[0] => ram_block3a112.PORTBADDR
address_b[0] => ram_block3a113.PORTBADDR
address_b[0] => ram_block3a114.PORTBADDR
address_b[0] => ram_block3a115.PORTBADDR
address_b[0] => ram_block3a116.PORTBADDR
address_b[0] => ram_block3a117.PORTBADDR
address_b[0] => ram_block3a118.PORTBADDR
address_b[0] => ram_block3a119.PORTBADDR
address_b[0] => ram_block3a120.PORTBADDR
address_b[0] => ram_block3a121.PORTBADDR
address_b[0] => ram_block3a122.PORTBADDR
address_b[0] => ram_block3a123.PORTBADDR
address_b[0] => ram_block3a124.PORTBADDR
address_b[0] => ram_block3a125.PORTBADDR
address_b[0] => ram_block3a126.PORTBADDR
address_b[0] => ram_block3a127.PORTBADDR
address_b[0] => ram_block3a128.PORTBADDR
address_b[0] => ram_block3a129.PORTBADDR
address_b[0] => ram_block3a130.PORTBADDR
address_b[0] => ram_block3a131.PORTBADDR
address_b[0] => ram_block3a132.PORTBADDR
address_b[0] => ram_block3a133.PORTBADDR
address_b[0] => ram_block3a134.PORTBADDR
address_b[0] => ram_block3a135.PORTBADDR
address_b[0] => ram_block3a136.PORTBADDR
address_b[0] => ram_block3a137.PORTBADDR
address_b[0] => ram_block3a138.PORTBADDR
address_b[0] => ram_block3a139.PORTBADDR
address_b[0] => ram_block3a140.PORTBADDR
address_b[0] => ram_block3a141.PORTBADDR
address_b[0] => ram_block3a142.PORTBADDR
address_b[0] => ram_block3a143.PORTBADDR
address_b[0] => ram_block3a144.PORTBADDR
address_b[0] => ram_block3a145.PORTBADDR
address_b[0] => ram_block3a146.PORTBADDR
address_b[0] => ram_block3a147.PORTBADDR
address_b[0] => ram_block3a148.PORTBADDR
address_b[0] => ram_block3a149.PORTBADDR
address_b[0] => ram_block3a150.PORTBADDR
address_b[0] => ram_block3a151.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[1] => ram_block3a64.PORTBADDR1
address_b[1] => ram_block3a65.PORTBADDR1
address_b[1] => ram_block3a66.PORTBADDR1
address_b[1] => ram_block3a67.PORTBADDR1
address_b[1] => ram_block3a68.PORTBADDR1
address_b[1] => ram_block3a69.PORTBADDR1
address_b[1] => ram_block3a70.PORTBADDR1
address_b[1] => ram_block3a71.PORTBADDR1
address_b[1] => ram_block3a72.PORTBADDR1
address_b[1] => ram_block3a73.PORTBADDR1
address_b[1] => ram_block3a74.PORTBADDR1
address_b[1] => ram_block3a75.PORTBADDR1
address_b[1] => ram_block3a76.PORTBADDR1
address_b[1] => ram_block3a77.PORTBADDR1
address_b[1] => ram_block3a78.PORTBADDR1
address_b[1] => ram_block3a79.PORTBADDR1
address_b[1] => ram_block3a80.PORTBADDR1
address_b[1] => ram_block3a81.PORTBADDR1
address_b[1] => ram_block3a82.PORTBADDR1
address_b[1] => ram_block3a83.PORTBADDR1
address_b[1] => ram_block3a84.PORTBADDR1
address_b[1] => ram_block3a85.PORTBADDR1
address_b[1] => ram_block3a86.PORTBADDR1
address_b[1] => ram_block3a87.PORTBADDR1
address_b[1] => ram_block3a88.PORTBADDR1
address_b[1] => ram_block3a89.PORTBADDR1
address_b[1] => ram_block3a90.PORTBADDR1
address_b[1] => ram_block3a91.PORTBADDR1
address_b[1] => ram_block3a92.PORTBADDR1
address_b[1] => ram_block3a93.PORTBADDR1
address_b[1] => ram_block3a94.PORTBADDR1
address_b[1] => ram_block3a95.PORTBADDR1
address_b[1] => ram_block3a96.PORTBADDR1
address_b[1] => ram_block3a97.PORTBADDR1
address_b[1] => ram_block3a98.PORTBADDR1
address_b[1] => ram_block3a99.PORTBADDR1
address_b[1] => ram_block3a100.PORTBADDR1
address_b[1] => ram_block3a101.PORTBADDR1
address_b[1] => ram_block3a102.PORTBADDR1
address_b[1] => ram_block3a103.PORTBADDR1
address_b[1] => ram_block3a104.PORTBADDR1
address_b[1] => ram_block3a105.PORTBADDR1
address_b[1] => ram_block3a106.PORTBADDR1
address_b[1] => ram_block3a107.PORTBADDR1
address_b[1] => ram_block3a108.PORTBADDR1
address_b[1] => ram_block3a109.PORTBADDR1
address_b[1] => ram_block3a110.PORTBADDR1
address_b[1] => ram_block3a111.PORTBADDR1
address_b[1] => ram_block3a112.PORTBADDR1
address_b[1] => ram_block3a113.PORTBADDR1
address_b[1] => ram_block3a114.PORTBADDR1
address_b[1] => ram_block3a115.PORTBADDR1
address_b[1] => ram_block3a116.PORTBADDR1
address_b[1] => ram_block3a117.PORTBADDR1
address_b[1] => ram_block3a118.PORTBADDR1
address_b[1] => ram_block3a119.PORTBADDR1
address_b[1] => ram_block3a120.PORTBADDR1
address_b[1] => ram_block3a121.PORTBADDR1
address_b[1] => ram_block3a122.PORTBADDR1
address_b[1] => ram_block3a123.PORTBADDR1
address_b[1] => ram_block3a124.PORTBADDR1
address_b[1] => ram_block3a125.PORTBADDR1
address_b[1] => ram_block3a126.PORTBADDR1
address_b[1] => ram_block3a127.PORTBADDR1
address_b[1] => ram_block3a128.PORTBADDR1
address_b[1] => ram_block3a129.PORTBADDR1
address_b[1] => ram_block3a130.PORTBADDR1
address_b[1] => ram_block3a131.PORTBADDR1
address_b[1] => ram_block3a132.PORTBADDR1
address_b[1] => ram_block3a133.PORTBADDR1
address_b[1] => ram_block3a134.PORTBADDR1
address_b[1] => ram_block3a135.PORTBADDR1
address_b[1] => ram_block3a136.PORTBADDR1
address_b[1] => ram_block3a137.PORTBADDR1
address_b[1] => ram_block3a138.PORTBADDR1
address_b[1] => ram_block3a139.PORTBADDR1
address_b[1] => ram_block3a140.PORTBADDR1
address_b[1] => ram_block3a141.PORTBADDR1
address_b[1] => ram_block3a142.PORTBADDR1
address_b[1] => ram_block3a143.PORTBADDR1
address_b[1] => ram_block3a144.PORTBADDR1
address_b[1] => ram_block3a145.PORTBADDR1
address_b[1] => ram_block3a146.PORTBADDR1
address_b[1] => ram_block3a147.PORTBADDR1
address_b[1] => ram_block3a148.PORTBADDR1
address_b[1] => ram_block3a149.PORTBADDR1
address_b[1] => ram_block3a150.PORTBADDR1
address_b[1] => ram_block3a151.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[2] => ram_block3a64.PORTBADDR2
address_b[2] => ram_block3a65.PORTBADDR2
address_b[2] => ram_block3a66.PORTBADDR2
address_b[2] => ram_block3a67.PORTBADDR2
address_b[2] => ram_block3a68.PORTBADDR2
address_b[2] => ram_block3a69.PORTBADDR2
address_b[2] => ram_block3a70.PORTBADDR2
address_b[2] => ram_block3a71.PORTBADDR2
address_b[2] => ram_block3a72.PORTBADDR2
address_b[2] => ram_block3a73.PORTBADDR2
address_b[2] => ram_block3a74.PORTBADDR2
address_b[2] => ram_block3a75.PORTBADDR2
address_b[2] => ram_block3a76.PORTBADDR2
address_b[2] => ram_block3a77.PORTBADDR2
address_b[2] => ram_block3a78.PORTBADDR2
address_b[2] => ram_block3a79.PORTBADDR2
address_b[2] => ram_block3a80.PORTBADDR2
address_b[2] => ram_block3a81.PORTBADDR2
address_b[2] => ram_block3a82.PORTBADDR2
address_b[2] => ram_block3a83.PORTBADDR2
address_b[2] => ram_block3a84.PORTBADDR2
address_b[2] => ram_block3a85.PORTBADDR2
address_b[2] => ram_block3a86.PORTBADDR2
address_b[2] => ram_block3a87.PORTBADDR2
address_b[2] => ram_block3a88.PORTBADDR2
address_b[2] => ram_block3a89.PORTBADDR2
address_b[2] => ram_block3a90.PORTBADDR2
address_b[2] => ram_block3a91.PORTBADDR2
address_b[2] => ram_block3a92.PORTBADDR2
address_b[2] => ram_block3a93.PORTBADDR2
address_b[2] => ram_block3a94.PORTBADDR2
address_b[2] => ram_block3a95.PORTBADDR2
address_b[2] => ram_block3a96.PORTBADDR2
address_b[2] => ram_block3a97.PORTBADDR2
address_b[2] => ram_block3a98.PORTBADDR2
address_b[2] => ram_block3a99.PORTBADDR2
address_b[2] => ram_block3a100.PORTBADDR2
address_b[2] => ram_block3a101.PORTBADDR2
address_b[2] => ram_block3a102.PORTBADDR2
address_b[2] => ram_block3a103.PORTBADDR2
address_b[2] => ram_block3a104.PORTBADDR2
address_b[2] => ram_block3a105.PORTBADDR2
address_b[2] => ram_block3a106.PORTBADDR2
address_b[2] => ram_block3a107.PORTBADDR2
address_b[2] => ram_block3a108.PORTBADDR2
address_b[2] => ram_block3a109.PORTBADDR2
address_b[2] => ram_block3a110.PORTBADDR2
address_b[2] => ram_block3a111.PORTBADDR2
address_b[2] => ram_block3a112.PORTBADDR2
address_b[2] => ram_block3a113.PORTBADDR2
address_b[2] => ram_block3a114.PORTBADDR2
address_b[2] => ram_block3a115.PORTBADDR2
address_b[2] => ram_block3a116.PORTBADDR2
address_b[2] => ram_block3a117.PORTBADDR2
address_b[2] => ram_block3a118.PORTBADDR2
address_b[2] => ram_block3a119.PORTBADDR2
address_b[2] => ram_block3a120.PORTBADDR2
address_b[2] => ram_block3a121.PORTBADDR2
address_b[2] => ram_block3a122.PORTBADDR2
address_b[2] => ram_block3a123.PORTBADDR2
address_b[2] => ram_block3a124.PORTBADDR2
address_b[2] => ram_block3a125.PORTBADDR2
address_b[2] => ram_block3a126.PORTBADDR2
address_b[2] => ram_block3a127.PORTBADDR2
address_b[2] => ram_block3a128.PORTBADDR2
address_b[2] => ram_block3a129.PORTBADDR2
address_b[2] => ram_block3a130.PORTBADDR2
address_b[2] => ram_block3a131.PORTBADDR2
address_b[2] => ram_block3a132.PORTBADDR2
address_b[2] => ram_block3a133.PORTBADDR2
address_b[2] => ram_block3a134.PORTBADDR2
address_b[2] => ram_block3a135.PORTBADDR2
address_b[2] => ram_block3a136.PORTBADDR2
address_b[2] => ram_block3a137.PORTBADDR2
address_b[2] => ram_block3a138.PORTBADDR2
address_b[2] => ram_block3a139.PORTBADDR2
address_b[2] => ram_block3a140.PORTBADDR2
address_b[2] => ram_block3a141.PORTBADDR2
address_b[2] => ram_block3a142.PORTBADDR2
address_b[2] => ram_block3a143.PORTBADDR2
address_b[2] => ram_block3a144.PORTBADDR2
address_b[2] => ram_block3a145.PORTBADDR2
address_b[2] => ram_block3a146.PORTBADDR2
address_b[2] => ram_block3a147.PORTBADDR2
address_b[2] => ram_block3a148.PORTBADDR2
address_b[2] => ram_block3a149.PORTBADDR2
address_b[2] => ram_block3a150.PORTBADDR2
address_b[2] => ram_block3a151.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[3] => ram_block3a64.PORTBADDR3
address_b[3] => ram_block3a65.PORTBADDR3
address_b[3] => ram_block3a66.PORTBADDR3
address_b[3] => ram_block3a67.PORTBADDR3
address_b[3] => ram_block3a68.PORTBADDR3
address_b[3] => ram_block3a69.PORTBADDR3
address_b[3] => ram_block3a70.PORTBADDR3
address_b[3] => ram_block3a71.PORTBADDR3
address_b[3] => ram_block3a72.PORTBADDR3
address_b[3] => ram_block3a73.PORTBADDR3
address_b[3] => ram_block3a74.PORTBADDR3
address_b[3] => ram_block3a75.PORTBADDR3
address_b[3] => ram_block3a76.PORTBADDR3
address_b[3] => ram_block3a77.PORTBADDR3
address_b[3] => ram_block3a78.PORTBADDR3
address_b[3] => ram_block3a79.PORTBADDR3
address_b[3] => ram_block3a80.PORTBADDR3
address_b[3] => ram_block3a81.PORTBADDR3
address_b[3] => ram_block3a82.PORTBADDR3
address_b[3] => ram_block3a83.PORTBADDR3
address_b[3] => ram_block3a84.PORTBADDR3
address_b[3] => ram_block3a85.PORTBADDR3
address_b[3] => ram_block3a86.PORTBADDR3
address_b[3] => ram_block3a87.PORTBADDR3
address_b[3] => ram_block3a88.PORTBADDR3
address_b[3] => ram_block3a89.PORTBADDR3
address_b[3] => ram_block3a90.PORTBADDR3
address_b[3] => ram_block3a91.PORTBADDR3
address_b[3] => ram_block3a92.PORTBADDR3
address_b[3] => ram_block3a93.PORTBADDR3
address_b[3] => ram_block3a94.PORTBADDR3
address_b[3] => ram_block3a95.PORTBADDR3
address_b[3] => ram_block3a96.PORTBADDR3
address_b[3] => ram_block3a97.PORTBADDR3
address_b[3] => ram_block3a98.PORTBADDR3
address_b[3] => ram_block3a99.PORTBADDR3
address_b[3] => ram_block3a100.PORTBADDR3
address_b[3] => ram_block3a101.PORTBADDR3
address_b[3] => ram_block3a102.PORTBADDR3
address_b[3] => ram_block3a103.PORTBADDR3
address_b[3] => ram_block3a104.PORTBADDR3
address_b[3] => ram_block3a105.PORTBADDR3
address_b[3] => ram_block3a106.PORTBADDR3
address_b[3] => ram_block3a107.PORTBADDR3
address_b[3] => ram_block3a108.PORTBADDR3
address_b[3] => ram_block3a109.PORTBADDR3
address_b[3] => ram_block3a110.PORTBADDR3
address_b[3] => ram_block3a111.PORTBADDR3
address_b[3] => ram_block3a112.PORTBADDR3
address_b[3] => ram_block3a113.PORTBADDR3
address_b[3] => ram_block3a114.PORTBADDR3
address_b[3] => ram_block3a115.PORTBADDR3
address_b[3] => ram_block3a116.PORTBADDR3
address_b[3] => ram_block3a117.PORTBADDR3
address_b[3] => ram_block3a118.PORTBADDR3
address_b[3] => ram_block3a119.PORTBADDR3
address_b[3] => ram_block3a120.PORTBADDR3
address_b[3] => ram_block3a121.PORTBADDR3
address_b[3] => ram_block3a122.PORTBADDR3
address_b[3] => ram_block3a123.PORTBADDR3
address_b[3] => ram_block3a124.PORTBADDR3
address_b[3] => ram_block3a125.PORTBADDR3
address_b[3] => ram_block3a126.PORTBADDR3
address_b[3] => ram_block3a127.PORTBADDR3
address_b[3] => ram_block3a128.PORTBADDR3
address_b[3] => ram_block3a129.PORTBADDR3
address_b[3] => ram_block3a130.PORTBADDR3
address_b[3] => ram_block3a131.PORTBADDR3
address_b[3] => ram_block3a132.PORTBADDR3
address_b[3] => ram_block3a133.PORTBADDR3
address_b[3] => ram_block3a134.PORTBADDR3
address_b[3] => ram_block3a135.PORTBADDR3
address_b[3] => ram_block3a136.PORTBADDR3
address_b[3] => ram_block3a137.PORTBADDR3
address_b[3] => ram_block3a138.PORTBADDR3
address_b[3] => ram_block3a139.PORTBADDR3
address_b[3] => ram_block3a140.PORTBADDR3
address_b[3] => ram_block3a141.PORTBADDR3
address_b[3] => ram_block3a142.PORTBADDR3
address_b[3] => ram_block3a143.PORTBADDR3
address_b[3] => ram_block3a144.PORTBADDR3
address_b[3] => ram_block3a145.PORTBADDR3
address_b[3] => ram_block3a146.PORTBADDR3
address_b[3] => ram_block3a147.PORTBADDR3
address_b[3] => ram_block3a148.PORTBADDR3
address_b[3] => ram_block3a149.PORTBADDR3
address_b[3] => ram_block3a150.PORTBADDR3
address_b[3] => ram_block3a151.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[4] => ram_block3a64.PORTBADDR4
address_b[4] => ram_block3a65.PORTBADDR4
address_b[4] => ram_block3a66.PORTBADDR4
address_b[4] => ram_block3a67.PORTBADDR4
address_b[4] => ram_block3a68.PORTBADDR4
address_b[4] => ram_block3a69.PORTBADDR4
address_b[4] => ram_block3a70.PORTBADDR4
address_b[4] => ram_block3a71.PORTBADDR4
address_b[4] => ram_block3a72.PORTBADDR4
address_b[4] => ram_block3a73.PORTBADDR4
address_b[4] => ram_block3a74.PORTBADDR4
address_b[4] => ram_block3a75.PORTBADDR4
address_b[4] => ram_block3a76.PORTBADDR4
address_b[4] => ram_block3a77.PORTBADDR4
address_b[4] => ram_block3a78.PORTBADDR4
address_b[4] => ram_block3a79.PORTBADDR4
address_b[4] => ram_block3a80.PORTBADDR4
address_b[4] => ram_block3a81.PORTBADDR4
address_b[4] => ram_block3a82.PORTBADDR4
address_b[4] => ram_block3a83.PORTBADDR4
address_b[4] => ram_block3a84.PORTBADDR4
address_b[4] => ram_block3a85.PORTBADDR4
address_b[4] => ram_block3a86.PORTBADDR4
address_b[4] => ram_block3a87.PORTBADDR4
address_b[4] => ram_block3a88.PORTBADDR4
address_b[4] => ram_block3a89.PORTBADDR4
address_b[4] => ram_block3a90.PORTBADDR4
address_b[4] => ram_block3a91.PORTBADDR4
address_b[4] => ram_block3a92.PORTBADDR4
address_b[4] => ram_block3a93.PORTBADDR4
address_b[4] => ram_block3a94.PORTBADDR4
address_b[4] => ram_block3a95.PORTBADDR4
address_b[4] => ram_block3a96.PORTBADDR4
address_b[4] => ram_block3a97.PORTBADDR4
address_b[4] => ram_block3a98.PORTBADDR4
address_b[4] => ram_block3a99.PORTBADDR4
address_b[4] => ram_block3a100.PORTBADDR4
address_b[4] => ram_block3a101.PORTBADDR4
address_b[4] => ram_block3a102.PORTBADDR4
address_b[4] => ram_block3a103.PORTBADDR4
address_b[4] => ram_block3a104.PORTBADDR4
address_b[4] => ram_block3a105.PORTBADDR4
address_b[4] => ram_block3a106.PORTBADDR4
address_b[4] => ram_block3a107.PORTBADDR4
address_b[4] => ram_block3a108.PORTBADDR4
address_b[4] => ram_block3a109.PORTBADDR4
address_b[4] => ram_block3a110.PORTBADDR4
address_b[4] => ram_block3a111.PORTBADDR4
address_b[4] => ram_block3a112.PORTBADDR4
address_b[4] => ram_block3a113.PORTBADDR4
address_b[4] => ram_block3a114.PORTBADDR4
address_b[4] => ram_block3a115.PORTBADDR4
address_b[4] => ram_block3a116.PORTBADDR4
address_b[4] => ram_block3a117.PORTBADDR4
address_b[4] => ram_block3a118.PORTBADDR4
address_b[4] => ram_block3a119.PORTBADDR4
address_b[4] => ram_block3a120.PORTBADDR4
address_b[4] => ram_block3a121.PORTBADDR4
address_b[4] => ram_block3a122.PORTBADDR4
address_b[4] => ram_block3a123.PORTBADDR4
address_b[4] => ram_block3a124.PORTBADDR4
address_b[4] => ram_block3a125.PORTBADDR4
address_b[4] => ram_block3a126.PORTBADDR4
address_b[4] => ram_block3a127.PORTBADDR4
address_b[4] => ram_block3a128.PORTBADDR4
address_b[4] => ram_block3a129.PORTBADDR4
address_b[4] => ram_block3a130.PORTBADDR4
address_b[4] => ram_block3a131.PORTBADDR4
address_b[4] => ram_block3a132.PORTBADDR4
address_b[4] => ram_block3a133.PORTBADDR4
address_b[4] => ram_block3a134.PORTBADDR4
address_b[4] => ram_block3a135.PORTBADDR4
address_b[4] => ram_block3a136.PORTBADDR4
address_b[4] => ram_block3a137.PORTBADDR4
address_b[4] => ram_block3a138.PORTBADDR4
address_b[4] => ram_block3a139.PORTBADDR4
address_b[4] => ram_block3a140.PORTBADDR4
address_b[4] => ram_block3a141.PORTBADDR4
address_b[4] => ram_block3a142.PORTBADDR4
address_b[4] => ram_block3a143.PORTBADDR4
address_b[4] => ram_block3a144.PORTBADDR4
address_b[4] => ram_block3a145.PORTBADDR4
address_b[4] => ram_block3a146.PORTBADDR4
address_b[4] => ram_block3a147.PORTBADDR4
address_b[4] => ram_block3a148.PORTBADDR4
address_b[4] => ram_block3a149.PORTBADDR4
address_b[4] => ram_block3a150.PORTBADDR4
address_b[4] => ram_block3a151.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[5] => ram_block3a64.PORTBADDR5
address_b[5] => ram_block3a65.PORTBADDR5
address_b[5] => ram_block3a66.PORTBADDR5
address_b[5] => ram_block3a67.PORTBADDR5
address_b[5] => ram_block3a68.PORTBADDR5
address_b[5] => ram_block3a69.PORTBADDR5
address_b[5] => ram_block3a70.PORTBADDR5
address_b[5] => ram_block3a71.PORTBADDR5
address_b[5] => ram_block3a72.PORTBADDR5
address_b[5] => ram_block3a73.PORTBADDR5
address_b[5] => ram_block3a74.PORTBADDR5
address_b[5] => ram_block3a75.PORTBADDR5
address_b[5] => ram_block3a76.PORTBADDR5
address_b[5] => ram_block3a77.PORTBADDR5
address_b[5] => ram_block3a78.PORTBADDR5
address_b[5] => ram_block3a79.PORTBADDR5
address_b[5] => ram_block3a80.PORTBADDR5
address_b[5] => ram_block3a81.PORTBADDR5
address_b[5] => ram_block3a82.PORTBADDR5
address_b[5] => ram_block3a83.PORTBADDR5
address_b[5] => ram_block3a84.PORTBADDR5
address_b[5] => ram_block3a85.PORTBADDR5
address_b[5] => ram_block3a86.PORTBADDR5
address_b[5] => ram_block3a87.PORTBADDR5
address_b[5] => ram_block3a88.PORTBADDR5
address_b[5] => ram_block3a89.PORTBADDR5
address_b[5] => ram_block3a90.PORTBADDR5
address_b[5] => ram_block3a91.PORTBADDR5
address_b[5] => ram_block3a92.PORTBADDR5
address_b[5] => ram_block3a93.PORTBADDR5
address_b[5] => ram_block3a94.PORTBADDR5
address_b[5] => ram_block3a95.PORTBADDR5
address_b[5] => ram_block3a96.PORTBADDR5
address_b[5] => ram_block3a97.PORTBADDR5
address_b[5] => ram_block3a98.PORTBADDR5
address_b[5] => ram_block3a99.PORTBADDR5
address_b[5] => ram_block3a100.PORTBADDR5
address_b[5] => ram_block3a101.PORTBADDR5
address_b[5] => ram_block3a102.PORTBADDR5
address_b[5] => ram_block3a103.PORTBADDR5
address_b[5] => ram_block3a104.PORTBADDR5
address_b[5] => ram_block3a105.PORTBADDR5
address_b[5] => ram_block3a106.PORTBADDR5
address_b[5] => ram_block3a107.PORTBADDR5
address_b[5] => ram_block3a108.PORTBADDR5
address_b[5] => ram_block3a109.PORTBADDR5
address_b[5] => ram_block3a110.PORTBADDR5
address_b[5] => ram_block3a111.PORTBADDR5
address_b[5] => ram_block3a112.PORTBADDR5
address_b[5] => ram_block3a113.PORTBADDR5
address_b[5] => ram_block3a114.PORTBADDR5
address_b[5] => ram_block3a115.PORTBADDR5
address_b[5] => ram_block3a116.PORTBADDR5
address_b[5] => ram_block3a117.PORTBADDR5
address_b[5] => ram_block3a118.PORTBADDR5
address_b[5] => ram_block3a119.PORTBADDR5
address_b[5] => ram_block3a120.PORTBADDR5
address_b[5] => ram_block3a121.PORTBADDR5
address_b[5] => ram_block3a122.PORTBADDR5
address_b[5] => ram_block3a123.PORTBADDR5
address_b[5] => ram_block3a124.PORTBADDR5
address_b[5] => ram_block3a125.PORTBADDR5
address_b[5] => ram_block3a126.PORTBADDR5
address_b[5] => ram_block3a127.PORTBADDR5
address_b[5] => ram_block3a128.PORTBADDR5
address_b[5] => ram_block3a129.PORTBADDR5
address_b[5] => ram_block3a130.PORTBADDR5
address_b[5] => ram_block3a131.PORTBADDR5
address_b[5] => ram_block3a132.PORTBADDR5
address_b[5] => ram_block3a133.PORTBADDR5
address_b[5] => ram_block3a134.PORTBADDR5
address_b[5] => ram_block3a135.PORTBADDR5
address_b[5] => ram_block3a136.PORTBADDR5
address_b[5] => ram_block3a137.PORTBADDR5
address_b[5] => ram_block3a138.PORTBADDR5
address_b[5] => ram_block3a139.PORTBADDR5
address_b[5] => ram_block3a140.PORTBADDR5
address_b[5] => ram_block3a141.PORTBADDR5
address_b[5] => ram_block3a142.PORTBADDR5
address_b[5] => ram_block3a143.PORTBADDR5
address_b[5] => ram_block3a144.PORTBADDR5
address_b[5] => ram_block3a145.PORTBADDR5
address_b[5] => ram_block3a146.PORTBADDR5
address_b[5] => ram_block3a147.PORTBADDR5
address_b[5] => ram_block3a148.PORTBADDR5
address_b[5] => ram_block3a149.PORTBADDR5
address_b[5] => ram_block3a150.PORTBADDR5
address_b[5] => ram_block3a151.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[6] => ram_block3a64.PORTBADDR6
address_b[6] => ram_block3a65.PORTBADDR6
address_b[6] => ram_block3a66.PORTBADDR6
address_b[6] => ram_block3a67.PORTBADDR6
address_b[6] => ram_block3a68.PORTBADDR6
address_b[6] => ram_block3a69.PORTBADDR6
address_b[6] => ram_block3a70.PORTBADDR6
address_b[6] => ram_block3a71.PORTBADDR6
address_b[6] => ram_block3a72.PORTBADDR6
address_b[6] => ram_block3a73.PORTBADDR6
address_b[6] => ram_block3a74.PORTBADDR6
address_b[6] => ram_block3a75.PORTBADDR6
address_b[6] => ram_block3a76.PORTBADDR6
address_b[6] => ram_block3a77.PORTBADDR6
address_b[6] => ram_block3a78.PORTBADDR6
address_b[6] => ram_block3a79.PORTBADDR6
address_b[6] => ram_block3a80.PORTBADDR6
address_b[6] => ram_block3a81.PORTBADDR6
address_b[6] => ram_block3a82.PORTBADDR6
address_b[6] => ram_block3a83.PORTBADDR6
address_b[6] => ram_block3a84.PORTBADDR6
address_b[6] => ram_block3a85.PORTBADDR6
address_b[6] => ram_block3a86.PORTBADDR6
address_b[6] => ram_block3a87.PORTBADDR6
address_b[6] => ram_block3a88.PORTBADDR6
address_b[6] => ram_block3a89.PORTBADDR6
address_b[6] => ram_block3a90.PORTBADDR6
address_b[6] => ram_block3a91.PORTBADDR6
address_b[6] => ram_block3a92.PORTBADDR6
address_b[6] => ram_block3a93.PORTBADDR6
address_b[6] => ram_block3a94.PORTBADDR6
address_b[6] => ram_block3a95.PORTBADDR6
address_b[6] => ram_block3a96.PORTBADDR6
address_b[6] => ram_block3a97.PORTBADDR6
address_b[6] => ram_block3a98.PORTBADDR6
address_b[6] => ram_block3a99.PORTBADDR6
address_b[6] => ram_block3a100.PORTBADDR6
address_b[6] => ram_block3a101.PORTBADDR6
address_b[6] => ram_block3a102.PORTBADDR6
address_b[6] => ram_block3a103.PORTBADDR6
address_b[6] => ram_block3a104.PORTBADDR6
address_b[6] => ram_block3a105.PORTBADDR6
address_b[6] => ram_block3a106.PORTBADDR6
address_b[6] => ram_block3a107.PORTBADDR6
address_b[6] => ram_block3a108.PORTBADDR6
address_b[6] => ram_block3a109.PORTBADDR6
address_b[6] => ram_block3a110.PORTBADDR6
address_b[6] => ram_block3a111.PORTBADDR6
address_b[6] => ram_block3a112.PORTBADDR6
address_b[6] => ram_block3a113.PORTBADDR6
address_b[6] => ram_block3a114.PORTBADDR6
address_b[6] => ram_block3a115.PORTBADDR6
address_b[6] => ram_block3a116.PORTBADDR6
address_b[6] => ram_block3a117.PORTBADDR6
address_b[6] => ram_block3a118.PORTBADDR6
address_b[6] => ram_block3a119.PORTBADDR6
address_b[6] => ram_block3a120.PORTBADDR6
address_b[6] => ram_block3a121.PORTBADDR6
address_b[6] => ram_block3a122.PORTBADDR6
address_b[6] => ram_block3a123.PORTBADDR6
address_b[6] => ram_block3a124.PORTBADDR6
address_b[6] => ram_block3a125.PORTBADDR6
address_b[6] => ram_block3a126.PORTBADDR6
address_b[6] => ram_block3a127.PORTBADDR6
address_b[6] => ram_block3a128.PORTBADDR6
address_b[6] => ram_block3a129.PORTBADDR6
address_b[6] => ram_block3a130.PORTBADDR6
address_b[6] => ram_block3a131.PORTBADDR6
address_b[6] => ram_block3a132.PORTBADDR6
address_b[6] => ram_block3a133.PORTBADDR6
address_b[6] => ram_block3a134.PORTBADDR6
address_b[6] => ram_block3a135.PORTBADDR6
address_b[6] => ram_block3a136.PORTBADDR6
address_b[6] => ram_block3a137.PORTBADDR6
address_b[6] => ram_block3a138.PORTBADDR6
address_b[6] => ram_block3a139.PORTBADDR6
address_b[6] => ram_block3a140.PORTBADDR6
address_b[6] => ram_block3a141.PORTBADDR6
address_b[6] => ram_block3a142.PORTBADDR6
address_b[6] => ram_block3a143.PORTBADDR6
address_b[6] => ram_block3a144.PORTBADDR6
address_b[6] => ram_block3a145.PORTBADDR6
address_b[6] => ram_block3a146.PORTBADDR6
address_b[6] => ram_block3a147.PORTBADDR6
address_b[6] => ram_block3a148.PORTBADDR6
address_b[6] => ram_block3a149.PORTBADDR6
address_b[6] => ram_block3a150.PORTBADDR6
address_b[6] => ram_block3a151.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[7] => ram_block3a64.PORTBADDR7
address_b[7] => ram_block3a65.PORTBADDR7
address_b[7] => ram_block3a66.PORTBADDR7
address_b[7] => ram_block3a67.PORTBADDR7
address_b[7] => ram_block3a68.PORTBADDR7
address_b[7] => ram_block3a69.PORTBADDR7
address_b[7] => ram_block3a70.PORTBADDR7
address_b[7] => ram_block3a71.PORTBADDR7
address_b[7] => ram_block3a72.PORTBADDR7
address_b[7] => ram_block3a73.PORTBADDR7
address_b[7] => ram_block3a74.PORTBADDR7
address_b[7] => ram_block3a75.PORTBADDR7
address_b[7] => ram_block3a76.PORTBADDR7
address_b[7] => ram_block3a77.PORTBADDR7
address_b[7] => ram_block3a78.PORTBADDR7
address_b[7] => ram_block3a79.PORTBADDR7
address_b[7] => ram_block3a80.PORTBADDR7
address_b[7] => ram_block3a81.PORTBADDR7
address_b[7] => ram_block3a82.PORTBADDR7
address_b[7] => ram_block3a83.PORTBADDR7
address_b[7] => ram_block3a84.PORTBADDR7
address_b[7] => ram_block3a85.PORTBADDR7
address_b[7] => ram_block3a86.PORTBADDR7
address_b[7] => ram_block3a87.PORTBADDR7
address_b[7] => ram_block3a88.PORTBADDR7
address_b[7] => ram_block3a89.PORTBADDR7
address_b[7] => ram_block3a90.PORTBADDR7
address_b[7] => ram_block3a91.PORTBADDR7
address_b[7] => ram_block3a92.PORTBADDR7
address_b[7] => ram_block3a93.PORTBADDR7
address_b[7] => ram_block3a94.PORTBADDR7
address_b[7] => ram_block3a95.PORTBADDR7
address_b[7] => ram_block3a96.PORTBADDR7
address_b[7] => ram_block3a97.PORTBADDR7
address_b[7] => ram_block3a98.PORTBADDR7
address_b[7] => ram_block3a99.PORTBADDR7
address_b[7] => ram_block3a100.PORTBADDR7
address_b[7] => ram_block3a101.PORTBADDR7
address_b[7] => ram_block3a102.PORTBADDR7
address_b[7] => ram_block3a103.PORTBADDR7
address_b[7] => ram_block3a104.PORTBADDR7
address_b[7] => ram_block3a105.PORTBADDR7
address_b[7] => ram_block3a106.PORTBADDR7
address_b[7] => ram_block3a107.PORTBADDR7
address_b[7] => ram_block3a108.PORTBADDR7
address_b[7] => ram_block3a109.PORTBADDR7
address_b[7] => ram_block3a110.PORTBADDR7
address_b[7] => ram_block3a111.PORTBADDR7
address_b[7] => ram_block3a112.PORTBADDR7
address_b[7] => ram_block3a113.PORTBADDR7
address_b[7] => ram_block3a114.PORTBADDR7
address_b[7] => ram_block3a115.PORTBADDR7
address_b[7] => ram_block3a116.PORTBADDR7
address_b[7] => ram_block3a117.PORTBADDR7
address_b[7] => ram_block3a118.PORTBADDR7
address_b[7] => ram_block3a119.PORTBADDR7
address_b[7] => ram_block3a120.PORTBADDR7
address_b[7] => ram_block3a121.PORTBADDR7
address_b[7] => ram_block3a122.PORTBADDR7
address_b[7] => ram_block3a123.PORTBADDR7
address_b[7] => ram_block3a124.PORTBADDR7
address_b[7] => ram_block3a125.PORTBADDR7
address_b[7] => ram_block3a126.PORTBADDR7
address_b[7] => ram_block3a127.PORTBADDR7
address_b[7] => ram_block3a128.PORTBADDR7
address_b[7] => ram_block3a129.PORTBADDR7
address_b[7] => ram_block3a130.PORTBADDR7
address_b[7] => ram_block3a131.PORTBADDR7
address_b[7] => ram_block3a132.PORTBADDR7
address_b[7] => ram_block3a133.PORTBADDR7
address_b[7] => ram_block3a134.PORTBADDR7
address_b[7] => ram_block3a135.PORTBADDR7
address_b[7] => ram_block3a136.PORTBADDR7
address_b[7] => ram_block3a137.PORTBADDR7
address_b[7] => ram_block3a138.PORTBADDR7
address_b[7] => ram_block3a139.PORTBADDR7
address_b[7] => ram_block3a140.PORTBADDR7
address_b[7] => ram_block3a141.PORTBADDR7
address_b[7] => ram_block3a142.PORTBADDR7
address_b[7] => ram_block3a143.PORTBADDR7
address_b[7] => ram_block3a144.PORTBADDR7
address_b[7] => ram_block3a145.PORTBADDR7
address_b[7] => ram_block3a146.PORTBADDR7
address_b[7] => ram_block3a147.PORTBADDR7
address_b[7] => ram_block3a148.PORTBADDR7
address_b[7] => ram_block3a149.PORTBADDR7
address_b[7] => ram_block3a150.PORTBADDR7
address_b[7] => ram_block3a151.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[8] => ram_block3a64.PORTBADDR8
address_b[8] => ram_block3a65.PORTBADDR8
address_b[8] => ram_block3a66.PORTBADDR8
address_b[8] => ram_block3a67.PORTBADDR8
address_b[8] => ram_block3a68.PORTBADDR8
address_b[8] => ram_block3a69.PORTBADDR8
address_b[8] => ram_block3a70.PORTBADDR8
address_b[8] => ram_block3a71.PORTBADDR8
address_b[8] => ram_block3a72.PORTBADDR8
address_b[8] => ram_block3a73.PORTBADDR8
address_b[8] => ram_block3a74.PORTBADDR8
address_b[8] => ram_block3a75.PORTBADDR8
address_b[8] => ram_block3a76.PORTBADDR8
address_b[8] => ram_block3a77.PORTBADDR8
address_b[8] => ram_block3a78.PORTBADDR8
address_b[8] => ram_block3a79.PORTBADDR8
address_b[8] => ram_block3a80.PORTBADDR8
address_b[8] => ram_block3a81.PORTBADDR8
address_b[8] => ram_block3a82.PORTBADDR8
address_b[8] => ram_block3a83.PORTBADDR8
address_b[8] => ram_block3a84.PORTBADDR8
address_b[8] => ram_block3a85.PORTBADDR8
address_b[8] => ram_block3a86.PORTBADDR8
address_b[8] => ram_block3a87.PORTBADDR8
address_b[8] => ram_block3a88.PORTBADDR8
address_b[8] => ram_block3a89.PORTBADDR8
address_b[8] => ram_block3a90.PORTBADDR8
address_b[8] => ram_block3a91.PORTBADDR8
address_b[8] => ram_block3a92.PORTBADDR8
address_b[8] => ram_block3a93.PORTBADDR8
address_b[8] => ram_block3a94.PORTBADDR8
address_b[8] => ram_block3a95.PORTBADDR8
address_b[8] => ram_block3a96.PORTBADDR8
address_b[8] => ram_block3a97.PORTBADDR8
address_b[8] => ram_block3a98.PORTBADDR8
address_b[8] => ram_block3a99.PORTBADDR8
address_b[8] => ram_block3a100.PORTBADDR8
address_b[8] => ram_block3a101.PORTBADDR8
address_b[8] => ram_block3a102.PORTBADDR8
address_b[8] => ram_block3a103.PORTBADDR8
address_b[8] => ram_block3a104.PORTBADDR8
address_b[8] => ram_block3a105.PORTBADDR8
address_b[8] => ram_block3a106.PORTBADDR8
address_b[8] => ram_block3a107.PORTBADDR8
address_b[8] => ram_block3a108.PORTBADDR8
address_b[8] => ram_block3a109.PORTBADDR8
address_b[8] => ram_block3a110.PORTBADDR8
address_b[8] => ram_block3a111.PORTBADDR8
address_b[8] => ram_block3a112.PORTBADDR8
address_b[8] => ram_block3a113.PORTBADDR8
address_b[8] => ram_block3a114.PORTBADDR8
address_b[8] => ram_block3a115.PORTBADDR8
address_b[8] => ram_block3a116.PORTBADDR8
address_b[8] => ram_block3a117.PORTBADDR8
address_b[8] => ram_block3a118.PORTBADDR8
address_b[8] => ram_block3a119.PORTBADDR8
address_b[8] => ram_block3a120.PORTBADDR8
address_b[8] => ram_block3a121.PORTBADDR8
address_b[8] => ram_block3a122.PORTBADDR8
address_b[8] => ram_block3a123.PORTBADDR8
address_b[8] => ram_block3a124.PORTBADDR8
address_b[8] => ram_block3a125.PORTBADDR8
address_b[8] => ram_block3a126.PORTBADDR8
address_b[8] => ram_block3a127.PORTBADDR8
address_b[8] => ram_block3a128.PORTBADDR8
address_b[8] => ram_block3a129.PORTBADDR8
address_b[8] => ram_block3a130.PORTBADDR8
address_b[8] => ram_block3a131.PORTBADDR8
address_b[8] => ram_block3a132.PORTBADDR8
address_b[8] => ram_block3a133.PORTBADDR8
address_b[8] => ram_block3a134.PORTBADDR8
address_b[8] => ram_block3a135.PORTBADDR8
address_b[8] => ram_block3a136.PORTBADDR8
address_b[8] => ram_block3a137.PORTBADDR8
address_b[8] => ram_block3a138.PORTBADDR8
address_b[8] => ram_block3a139.PORTBADDR8
address_b[8] => ram_block3a140.PORTBADDR8
address_b[8] => ram_block3a141.PORTBADDR8
address_b[8] => ram_block3a142.PORTBADDR8
address_b[8] => ram_block3a143.PORTBADDR8
address_b[8] => ram_block3a144.PORTBADDR8
address_b[8] => ram_block3a145.PORTBADDR8
address_b[8] => ram_block3a146.PORTBADDR8
address_b[8] => ram_block3a147.PORTBADDR8
address_b[8] => ram_block3a148.PORTBADDR8
address_b[8] => ram_block3a149.PORTBADDR8
address_b[8] => ram_block3a150.PORTBADDR8
address_b[8] => ram_block3a151.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[9] => ram_block3a64.PORTBADDR9
address_b[9] => ram_block3a65.PORTBADDR9
address_b[9] => ram_block3a66.PORTBADDR9
address_b[9] => ram_block3a67.PORTBADDR9
address_b[9] => ram_block3a68.PORTBADDR9
address_b[9] => ram_block3a69.PORTBADDR9
address_b[9] => ram_block3a70.PORTBADDR9
address_b[9] => ram_block3a71.PORTBADDR9
address_b[9] => ram_block3a72.PORTBADDR9
address_b[9] => ram_block3a73.PORTBADDR9
address_b[9] => ram_block3a74.PORTBADDR9
address_b[9] => ram_block3a75.PORTBADDR9
address_b[9] => ram_block3a76.PORTBADDR9
address_b[9] => ram_block3a77.PORTBADDR9
address_b[9] => ram_block3a78.PORTBADDR9
address_b[9] => ram_block3a79.PORTBADDR9
address_b[9] => ram_block3a80.PORTBADDR9
address_b[9] => ram_block3a81.PORTBADDR9
address_b[9] => ram_block3a82.PORTBADDR9
address_b[9] => ram_block3a83.PORTBADDR9
address_b[9] => ram_block3a84.PORTBADDR9
address_b[9] => ram_block3a85.PORTBADDR9
address_b[9] => ram_block3a86.PORTBADDR9
address_b[9] => ram_block3a87.PORTBADDR9
address_b[9] => ram_block3a88.PORTBADDR9
address_b[9] => ram_block3a89.PORTBADDR9
address_b[9] => ram_block3a90.PORTBADDR9
address_b[9] => ram_block3a91.PORTBADDR9
address_b[9] => ram_block3a92.PORTBADDR9
address_b[9] => ram_block3a93.PORTBADDR9
address_b[9] => ram_block3a94.PORTBADDR9
address_b[9] => ram_block3a95.PORTBADDR9
address_b[9] => ram_block3a96.PORTBADDR9
address_b[9] => ram_block3a97.PORTBADDR9
address_b[9] => ram_block3a98.PORTBADDR9
address_b[9] => ram_block3a99.PORTBADDR9
address_b[9] => ram_block3a100.PORTBADDR9
address_b[9] => ram_block3a101.PORTBADDR9
address_b[9] => ram_block3a102.PORTBADDR9
address_b[9] => ram_block3a103.PORTBADDR9
address_b[9] => ram_block3a104.PORTBADDR9
address_b[9] => ram_block3a105.PORTBADDR9
address_b[9] => ram_block3a106.PORTBADDR9
address_b[9] => ram_block3a107.PORTBADDR9
address_b[9] => ram_block3a108.PORTBADDR9
address_b[9] => ram_block3a109.PORTBADDR9
address_b[9] => ram_block3a110.PORTBADDR9
address_b[9] => ram_block3a111.PORTBADDR9
address_b[9] => ram_block3a112.PORTBADDR9
address_b[9] => ram_block3a113.PORTBADDR9
address_b[9] => ram_block3a114.PORTBADDR9
address_b[9] => ram_block3a115.PORTBADDR9
address_b[9] => ram_block3a116.PORTBADDR9
address_b[9] => ram_block3a117.PORTBADDR9
address_b[9] => ram_block3a118.PORTBADDR9
address_b[9] => ram_block3a119.PORTBADDR9
address_b[9] => ram_block3a120.PORTBADDR9
address_b[9] => ram_block3a121.PORTBADDR9
address_b[9] => ram_block3a122.PORTBADDR9
address_b[9] => ram_block3a123.PORTBADDR9
address_b[9] => ram_block3a124.PORTBADDR9
address_b[9] => ram_block3a125.PORTBADDR9
address_b[9] => ram_block3a126.PORTBADDR9
address_b[9] => ram_block3a127.PORTBADDR9
address_b[9] => ram_block3a128.PORTBADDR9
address_b[9] => ram_block3a129.PORTBADDR9
address_b[9] => ram_block3a130.PORTBADDR9
address_b[9] => ram_block3a131.PORTBADDR9
address_b[9] => ram_block3a132.PORTBADDR9
address_b[9] => ram_block3a133.PORTBADDR9
address_b[9] => ram_block3a134.PORTBADDR9
address_b[9] => ram_block3a135.PORTBADDR9
address_b[9] => ram_block3a136.PORTBADDR9
address_b[9] => ram_block3a137.PORTBADDR9
address_b[9] => ram_block3a138.PORTBADDR9
address_b[9] => ram_block3a139.PORTBADDR9
address_b[9] => ram_block3a140.PORTBADDR9
address_b[9] => ram_block3a141.PORTBADDR9
address_b[9] => ram_block3a142.PORTBADDR9
address_b[9] => ram_block3a143.PORTBADDR9
address_b[9] => ram_block3a144.PORTBADDR9
address_b[9] => ram_block3a145.PORTBADDR9
address_b[9] => ram_block3a146.PORTBADDR9
address_b[9] => ram_block3a147.PORTBADDR9
address_b[9] => ram_block3a148.PORTBADDR9
address_b[9] => ram_block3a149.PORTBADDR9
address_b[9] => ram_block3a150.PORTBADDR9
address_b[9] => ram_block3a151.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[10] => ram_block3a64.PORTBADDR10
address_b[10] => ram_block3a65.PORTBADDR10
address_b[10] => ram_block3a66.PORTBADDR10
address_b[10] => ram_block3a67.PORTBADDR10
address_b[10] => ram_block3a68.PORTBADDR10
address_b[10] => ram_block3a69.PORTBADDR10
address_b[10] => ram_block3a70.PORTBADDR10
address_b[10] => ram_block3a71.PORTBADDR10
address_b[10] => ram_block3a72.PORTBADDR10
address_b[10] => ram_block3a73.PORTBADDR10
address_b[10] => ram_block3a74.PORTBADDR10
address_b[10] => ram_block3a75.PORTBADDR10
address_b[10] => ram_block3a76.PORTBADDR10
address_b[10] => ram_block3a77.PORTBADDR10
address_b[10] => ram_block3a78.PORTBADDR10
address_b[10] => ram_block3a79.PORTBADDR10
address_b[10] => ram_block3a80.PORTBADDR10
address_b[10] => ram_block3a81.PORTBADDR10
address_b[10] => ram_block3a82.PORTBADDR10
address_b[10] => ram_block3a83.PORTBADDR10
address_b[10] => ram_block3a84.PORTBADDR10
address_b[10] => ram_block3a85.PORTBADDR10
address_b[10] => ram_block3a86.PORTBADDR10
address_b[10] => ram_block3a87.PORTBADDR10
address_b[10] => ram_block3a88.PORTBADDR10
address_b[10] => ram_block3a89.PORTBADDR10
address_b[10] => ram_block3a90.PORTBADDR10
address_b[10] => ram_block3a91.PORTBADDR10
address_b[10] => ram_block3a92.PORTBADDR10
address_b[10] => ram_block3a93.PORTBADDR10
address_b[10] => ram_block3a94.PORTBADDR10
address_b[10] => ram_block3a95.PORTBADDR10
address_b[10] => ram_block3a96.PORTBADDR10
address_b[10] => ram_block3a97.PORTBADDR10
address_b[10] => ram_block3a98.PORTBADDR10
address_b[10] => ram_block3a99.PORTBADDR10
address_b[10] => ram_block3a100.PORTBADDR10
address_b[10] => ram_block3a101.PORTBADDR10
address_b[10] => ram_block3a102.PORTBADDR10
address_b[10] => ram_block3a103.PORTBADDR10
address_b[10] => ram_block3a104.PORTBADDR10
address_b[10] => ram_block3a105.PORTBADDR10
address_b[10] => ram_block3a106.PORTBADDR10
address_b[10] => ram_block3a107.PORTBADDR10
address_b[10] => ram_block3a108.PORTBADDR10
address_b[10] => ram_block3a109.PORTBADDR10
address_b[10] => ram_block3a110.PORTBADDR10
address_b[10] => ram_block3a111.PORTBADDR10
address_b[10] => ram_block3a112.PORTBADDR10
address_b[10] => ram_block3a113.PORTBADDR10
address_b[10] => ram_block3a114.PORTBADDR10
address_b[10] => ram_block3a115.PORTBADDR10
address_b[10] => ram_block3a116.PORTBADDR10
address_b[10] => ram_block3a117.PORTBADDR10
address_b[10] => ram_block3a118.PORTBADDR10
address_b[10] => ram_block3a119.PORTBADDR10
address_b[10] => ram_block3a120.PORTBADDR10
address_b[10] => ram_block3a121.PORTBADDR10
address_b[10] => ram_block3a122.PORTBADDR10
address_b[10] => ram_block3a123.PORTBADDR10
address_b[10] => ram_block3a124.PORTBADDR10
address_b[10] => ram_block3a125.PORTBADDR10
address_b[10] => ram_block3a126.PORTBADDR10
address_b[10] => ram_block3a127.PORTBADDR10
address_b[10] => ram_block3a128.PORTBADDR10
address_b[10] => ram_block3a129.PORTBADDR10
address_b[10] => ram_block3a130.PORTBADDR10
address_b[10] => ram_block3a131.PORTBADDR10
address_b[10] => ram_block3a132.PORTBADDR10
address_b[10] => ram_block3a133.PORTBADDR10
address_b[10] => ram_block3a134.PORTBADDR10
address_b[10] => ram_block3a135.PORTBADDR10
address_b[10] => ram_block3a136.PORTBADDR10
address_b[10] => ram_block3a137.PORTBADDR10
address_b[10] => ram_block3a138.PORTBADDR10
address_b[10] => ram_block3a139.PORTBADDR10
address_b[10] => ram_block3a140.PORTBADDR10
address_b[10] => ram_block3a141.PORTBADDR10
address_b[10] => ram_block3a142.PORTBADDR10
address_b[10] => ram_block3a143.PORTBADDR10
address_b[10] => ram_block3a144.PORTBADDR10
address_b[10] => ram_block3a145.PORTBADDR10
address_b[10] => ram_block3a146.PORTBADDR10
address_b[10] => ram_block3a147.PORTBADDR10
address_b[10] => ram_block3a148.PORTBADDR10
address_b[10] => ram_block3a149.PORTBADDR10
address_b[10] => ram_block3a150.PORTBADDR10
address_b[10] => ram_block3a151.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[11] => ram_block3a64.PORTBADDR11
address_b[11] => ram_block3a65.PORTBADDR11
address_b[11] => ram_block3a66.PORTBADDR11
address_b[11] => ram_block3a67.PORTBADDR11
address_b[11] => ram_block3a68.PORTBADDR11
address_b[11] => ram_block3a69.PORTBADDR11
address_b[11] => ram_block3a70.PORTBADDR11
address_b[11] => ram_block3a71.PORTBADDR11
address_b[11] => ram_block3a72.PORTBADDR11
address_b[11] => ram_block3a73.PORTBADDR11
address_b[11] => ram_block3a74.PORTBADDR11
address_b[11] => ram_block3a75.PORTBADDR11
address_b[11] => ram_block3a76.PORTBADDR11
address_b[11] => ram_block3a77.PORTBADDR11
address_b[11] => ram_block3a78.PORTBADDR11
address_b[11] => ram_block3a79.PORTBADDR11
address_b[11] => ram_block3a80.PORTBADDR11
address_b[11] => ram_block3a81.PORTBADDR11
address_b[11] => ram_block3a82.PORTBADDR11
address_b[11] => ram_block3a83.PORTBADDR11
address_b[11] => ram_block3a84.PORTBADDR11
address_b[11] => ram_block3a85.PORTBADDR11
address_b[11] => ram_block3a86.PORTBADDR11
address_b[11] => ram_block3a87.PORTBADDR11
address_b[11] => ram_block3a88.PORTBADDR11
address_b[11] => ram_block3a89.PORTBADDR11
address_b[11] => ram_block3a90.PORTBADDR11
address_b[11] => ram_block3a91.PORTBADDR11
address_b[11] => ram_block3a92.PORTBADDR11
address_b[11] => ram_block3a93.PORTBADDR11
address_b[11] => ram_block3a94.PORTBADDR11
address_b[11] => ram_block3a95.PORTBADDR11
address_b[11] => ram_block3a96.PORTBADDR11
address_b[11] => ram_block3a97.PORTBADDR11
address_b[11] => ram_block3a98.PORTBADDR11
address_b[11] => ram_block3a99.PORTBADDR11
address_b[11] => ram_block3a100.PORTBADDR11
address_b[11] => ram_block3a101.PORTBADDR11
address_b[11] => ram_block3a102.PORTBADDR11
address_b[11] => ram_block3a103.PORTBADDR11
address_b[11] => ram_block3a104.PORTBADDR11
address_b[11] => ram_block3a105.PORTBADDR11
address_b[11] => ram_block3a106.PORTBADDR11
address_b[11] => ram_block3a107.PORTBADDR11
address_b[11] => ram_block3a108.PORTBADDR11
address_b[11] => ram_block3a109.PORTBADDR11
address_b[11] => ram_block3a110.PORTBADDR11
address_b[11] => ram_block3a111.PORTBADDR11
address_b[11] => ram_block3a112.PORTBADDR11
address_b[11] => ram_block3a113.PORTBADDR11
address_b[11] => ram_block3a114.PORTBADDR11
address_b[11] => ram_block3a115.PORTBADDR11
address_b[11] => ram_block3a116.PORTBADDR11
address_b[11] => ram_block3a117.PORTBADDR11
address_b[11] => ram_block3a118.PORTBADDR11
address_b[11] => ram_block3a119.PORTBADDR11
address_b[11] => ram_block3a120.PORTBADDR11
address_b[11] => ram_block3a121.PORTBADDR11
address_b[11] => ram_block3a122.PORTBADDR11
address_b[11] => ram_block3a123.PORTBADDR11
address_b[11] => ram_block3a124.PORTBADDR11
address_b[11] => ram_block3a125.PORTBADDR11
address_b[11] => ram_block3a126.PORTBADDR11
address_b[11] => ram_block3a127.PORTBADDR11
address_b[11] => ram_block3a128.PORTBADDR11
address_b[11] => ram_block3a129.PORTBADDR11
address_b[11] => ram_block3a130.PORTBADDR11
address_b[11] => ram_block3a131.PORTBADDR11
address_b[11] => ram_block3a132.PORTBADDR11
address_b[11] => ram_block3a133.PORTBADDR11
address_b[11] => ram_block3a134.PORTBADDR11
address_b[11] => ram_block3a135.PORTBADDR11
address_b[11] => ram_block3a136.PORTBADDR11
address_b[11] => ram_block3a137.PORTBADDR11
address_b[11] => ram_block3a138.PORTBADDR11
address_b[11] => ram_block3a139.PORTBADDR11
address_b[11] => ram_block3a140.PORTBADDR11
address_b[11] => ram_block3a141.PORTBADDR11
address_b[11] => ram_block3a142.PORTBADDR11
address_b[11] => ram_block3a143.PORTBADDR11
address_b[11] => ram_block3a144.PORTBADDR11
address_b[11] => ram_block3a145.PORTBADDR11
address_b[11] => ram_block3a146.PORTBADDR11
address_b[11] => ram_block3a147.PORTBADDR11
address_b[11] => ram_block3a148.PORTBADDR11
address_b[11] => ram_block3a149.PORTBADDR11
address_b[11] => ram_block3a150.PORTBADDR11
address_b[11] => ram_block3a151.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[12] => ram_block3a64.PORTBADDR12
address_b[12] => ram_block3a65.PORTBADDR12
address_b[12] => ram_block3a66.PORTBADDR12
address_b[12] => ram_block3a67.PORTBADDR12
address_b[12] => ram_block3a68.PORTBADDR12
address_b[12] => ram_block3a69.PORTBADDR12
address_b[12] => ram_block3a70.PORTBADDR12
address_b[12] => ram_block3a71.PORTBADDR12
address_b[12] => ram_block3a72.PORTBADDR12
address_b[12] => ram_block3a73.PORTBADDR12
address_b[12] => ram_block3a74.PORTBADDR12
address_b[12] => ram_block3a75.PORTBADDR12
address_b[12] => ram_block3a76.PORTBADDR12
address_b[12] => ram_block3a77.PORTBADDR12
address_b[12] => ram_block3a78.PORTBADDR12
address_b[12] => ram_block3a79.PORTBADDR12
address_b[12] => ram_block3a80.PORTBADDR12
address_b[12] => ram_block3a81.PORTBADDR12
address_b[12] => ram_block3a82.PORTBADDR12
address_b[12] => ram_block3a83.PORTBADDR12
address_b[12] => ram_block3a84.PORTBADDR12
address_b[12] => ram_block3a85.PORTBADDR12
address_b[12] => ram_block3a86.PORTBADDR12
address_b[12] => ram_block3a87.PORTBADDR12
address_b[12] => ram_block3a88.PORTBADDR12
address_b[12] => ram_block3a89.PORTBADDR12
address_b[12] => ram_block3a90.PORTBADDR12
address_b[12] => ram_block3a91.PORTBADDR12
address_b[12] => ram_block3a92.PORTBADDR12
address_b[12] => ram_block3a93.PORTBADDR12
address_b[12] => ram_block3a94.PORTBADDR12
address_b[12] => ram_block3a95.PORTBADDR12
address_b[12] => ram_block3a96.PORTBADDR12
address_b[12] => ram_block3a97.PORTBADDR12
address_b[12] => ram_block3a98.PORTBADDR12
address_b[12] => ram_block3a99.PORTBADDR12
address_b[12] => ram_block3a100.PORTBADDR12
address_b[12] => ram_block3a101.PORTBADDR12
address_b[12] => ram_block3a102.PORTBADDR12
address_b[12] => ram_block3a103.PORTBADDR12
address_b[12] => ram_block3a104.PORTBADDR12
address_b[12] => ram_block3a105.PORTBADDR12
address_b[12] => ram_block3a106.PORTBADDR12
address_b[12] => ram_block3a107.PORTBADDR12
address_b[12] => ram_block3a108.PORTBADDR12
address_b[12] => ram_block3a109.PORTBADDR12
address_b[12] => ram_block3a110.PORTBADDR12
address_b[12] => ram_block3a111.PORTBADDR12
address_b[12] => ram_block3a112.PORTBADDR12
address_b[12] => ram_block3a113.PORTBADDR12
address_b[12] => ram_block3a114.PORTBADDR12
address_b[12] => ram_block3a115.PORTBADDR12
address_b[12] => ram_block3a116.PORTBADDR12
address_b[12] => ram_block3a117.PORTBADDR12
address_b[12] => ram_block3a118.PORTBADDR12
address_b[12] => ram_block3a119.PORTBADDR12
address_b[12] => ram_block3a120.PORTBADDR12
address_b[12] => ram_block3a121.PORTBADDR12
address_b[12] => ram_block3a122.PORTBADDR12
address_b[12] => ram_block3a123.PORTBADDR12
address_b[12] => ram_block3a124.PORTBADDR12
address_b[12] => ram_block3a125.PORTBADDR12
address_b[12] => ram_block3a126.PORTBADDR12
address_b[12] => ram_block3a127.PORTBADDR12
address_b[12] => ram_block3a128.PORTBADDR12
address_b[12] => ram_block3a129.PORTBADDR12
address_b[12] => ram_block3a130.PORTBADDR12
address_b[12] => ram_block3a131.PORTBADDR12
address_b[12] => ram_block3a132.PORTBADDR12
address_b[12] => ram_block3a133.PORTBADDR12
address_b[12] => ram_block3a134.PORTBADDR12
address_b[12] => ram_block3a135.PORTBADDR12
address_b[12] => ram_block3a136.PORTBADDR12
address_b[12] => ram_block3a137.PORTBADDR12
address_b[12] => ram_block3a138.PORTBADDR12
address_b[12] => ram_block3a139.PORTBADDR12
address_b[12] => ram_block3a140.PORTBADDR12
address_b[12] => ram_block3a141.PORTBADDR12
address_b[12] => ram_block3a142.PORTBADDR12
address_b[12] => ram_block3a143.PORTBADDR12
address_b[12] => ram_block3a144.PORTBADDR12
address_b[12] => ram_block3a145.PORTBADDR12
address_b[12] => ram_block3a146.PORTBADDR12
address_b[12] => ram_block3a147.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_hua:decode5.data[0]
address_b[13] => decode_aaa:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_hua:decode5.data[1]
address_b[14] => decode_aaa:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_hua:decode5.data[2]
address_b[15] => decode_aaa:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_hua:decode5.data[3]
address_b[16] => decode_aaa:rden_decode_b.data[3]
address_b[17] => address_reg_b[4].DATAIN
address_b[17] => decode_hua:decode5.data[4]
address_b[17] => decode_aaa:rden_decode_b.data[4]
address_b[18] => address_reg_b[5].DATAIN
address_b[18] => decode_hua:decode5.data[5]
address_b[18] => decode_aaa:rden_decode_b.data[5]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => ram_block3a64.CLK0
clock0 => ram_block3a65.CLK0
clock0 => ram_block3a66.CLK0
clock0 => ram_block3a67.CLK0
clock0 => ram_block3a68.CLK0
clock0 => ram_block3a69.CLK0
clock0 => ram_block3a70.CLK0
clock0 => ram_block3a71.CLK0
clock0 => ram_block3a72.CLK0
clock0 => ram_block3a73.CLK0
clock0 => ram_block3a74.CLK0
clock0 => ram_block3a75.CLK0
clock0 => ram_block3a76.CLK0
clock0 => ram_block3a77.CLK0
clock0 => ram_block3a78.CLK0
clock0 => ram_block3a79.CLK0
clock0 => ram_block3a80.CLK0
clock0 => ram_block3a81.CLK0
clock0 => ram_block3a82.CLK0
clock0 => ram_block3a83.CLK0
clock0 => ram_block3a84.CLK0
clock0 => ram_block3a85.CLK0
clock0 => ram_block3a86.CLK0
clock0 => ram_block3a87.CLK0
clock0 => ram_block3a88.CLK0
clock0 => ram_block3a89.CLK0
clock0 => ram_block3a90.CLK0
clock0 => ram_block3a91.CLK0
clock0 => ram_block3a92.CLK0
clock0 => ram_block3a93.CLK0
clock0 => ram_block3a94.CLK0
clock0 => ram_block3a95.CLK0
clock0 => ram_block3a96.CLK0
clock0 => ram_block3a97.CLK0
clock0 => ram_block3a98.CLK0
clock0 => ram_block3a99.CLK0
clock0 => ram_block3a100.CLK0
clock0 => ram_block3a101.CLK0
clock0 => ram_block3a102.CLK0
clock0 => ram_block3a103.CLK0
clock0 => ram_block3a104.CLK0
clock0 => ram_block3a105.CLK0
clock0 => ram_block3a106.CLK0
clock0 => ram_block3a107.CLK0
clock0 => ram_block3a108.CLK0
clock0 => ram_block3a109.CLK0
clock0 => ram_block3a110.CLK0
clock0 => ram_block3a111.CLK0
clock0 => ram_block3a112.CLK0
clock0 => ram_block3a113.CLK0
clock0 => ram_block3a114.CLK0
clock0 => ram_block3a115.CLK0
clock0 => ram_block3a116.CLK0
clock0 => ram_block3a117.CLK0
clock0 => ram_block3a118.CLK0
clock0 => ram_block3a119.CLK0
clock0 => ram_block3a120.CLK0
clock0 => ram_block3a121.CLK0
clock0 => ram_block3a122.CLK0
clock0 => ram_block3a123.CLK0
clock0 => ram_block3a124.CLK0
clock0 => ram_block3a125.CLK0
clock0 => ram_block3a126.CLK0
clock0 => ram_block3a127.CLK0
clock0 => ram_block3a128.CLK0
clock0 => ram_block3a129.CLK0
clock0 => ram_block3a130.CLK0
clock0 => ram_block3a131.CLK0
clock0 => ram_block3a132.CLK0
clock0 => ram_block3a133.CLK0
clock0 => ram_block3a134.CLK0
clock0 => ram_block3a135.CLK0
clock0 => ram_block3a136.CLK0
clock0 => ram_block3a137.CLK0
clock0 => ram_block3a138.CLK0
clock0 => ram_block3a139.CLK0
clock0 => ram_block3a140.CLK0
clock0 => ram_block3a141.CLK0
clock0 => ram_block3a142.CLK0
clock0 => ram_block3a143.CLK0
clock0 => ram_block3a144.CLK0
clock0 => ram_block3a145.CLK0
clock0 => ram_block3a146.CLK0
clock0 => ram_block3a147.CLK0
clock0 => ram_block3a148.CLK0
clock0 => ram_block3a149.CLK0
clock0 => ram_block3a150.CLK0
clock0 => ram_block3a151.CLK0
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[5].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => ram_block3a64.CLK1
clock1 => ram_block3a65.CLK1
clock1 => ram_block3a66.CLK1
clock1 => ram_block3a67.CLK1
clock1 => ram_block3a68.CLK1
clock1 => ram_block3a69.CLK1
clock1 => ram_block3a70.CLK1
clock1 => ram_block3a71.CLK1
clock1 => ram_block3a72.CLK1
clock1 => ram_block3a73.CLK1
clock1 => ram_block3a74.CLK1
clock1 => ram_block3a75.CLK1
clock1 => ram_block3a76.CLK1
clock1 => ram_block3a77.CLK1
clock1 => ram_block3a78.CLK1
clock1 => ram_block3a79.CLK1
clock1 => ram_block3a80.CLK1
clock1 => ram_block3a81.CLK1
clock1 => ram_block3a82.CLK1
clock1 => ram_block3a83.CLK1
clock1 => ram_block3a84.CLK1
clock1 => ram_block3a85.CLK1
clock1 => ram_block3a86.CLK1
clock1 => ram_block3a87.CLK1
clock1 => ram_block3a88.CLK1
clock1 => ram_block3a89.CLK1
clock1 => ram_block3a90.CLK1
clock1 => ram_block3a91.CLK1
clock1 => ram_block3a92.CLK1
clock1 => ram_block3a93.CLK1
clock1 => ram_block3a94.CLK1
clock1 => ram_block3a95.CLK1
clock1 => ram_block3a96.CLK1
clock1 => ram_block3a97.CLK1
clock1 => ram_block3a98.CLK1
clock1 => ram_block3a99.CLK1
clock1 => ram_block3a100.CLK1
clock1 => ram_block3a101.CLK1
clock1 => ram_block3a102.CLK1
clock1 => ram_block3a103.CLK1
clock1 => ram_block3a104.CLK1
clock1 => ram_block3a105.CLK1
clock1 => ram_block3a106.CLK1
clock1 => ram_block3a107.CLK1
clock1 => ram_block3a108.CLK1
clock1 => ram_block3a109.CLK1
clock1 => ram_block3a110.CLK1
clock1 => ram_block3a111.CLK1
clock1 => ram_block3a112.CLK1
clock1 => ram_block3a113.CLK1
clock1 => ram_block3a114.CLK1
clock1 => ram_block3a115.CLK1
clock1 => ram_block3a116.CLK1
clock1 => ram_block3a117.CLK1
clock1 => ram_block3a118.CLK1
clock1 => ram_block3a119.CLK1
clock1 => ram_block3a120.CLK1
clock1 => ram_block3a121.CLK1
clock1 => ram_block3a122.CLK1
clock1 => ram_block3a123.CLK1
clock1 => ram_block3a124.CLK1
clock1 => ram_block3a125.CLK1
clock1 => ram_block3a126.CLK1
clock1 => ram_block3a127.CLK1
clock1 => ram_block3a128.CLK1
clock1 => ram_block3a129.CLK1
clock1 => ram_block3a130.CLK1
clock1 => ram_block3a131.CLK1
clock1 => ram_block3a132.CLK1
clock1 => ram_block3a133.CLK1
clock1 => ram_block3a134.CLK1
clock1 => ram_block3a135.CLK1
clock1 => ram_block3a136.CLK1
clock1 => ram_block3a137.CLK1
clock1 => ram_block3a138.CLK1
clock1 => ram_block3a139.CLK1
clock1 => ram_block3a140.CLK1
clock1 => ram_block3a141.CLK1
clock1 => ram_block3a142.CLK1
clock1 => ram_block3a143.CLK1
clock1 => ram_block3a144.CLK1
clock1 => ram_block3a145.CLK1
clock1 => ram_block3a146.CLK1
clock1 => ram_block3a147.CLK1
clock1 => ram_block3a148.CLK1
clock1 => ram_block3a149.CLK1
clock1 => ram_block3a150.CLK1
clock1 => ram_block3a151.CLK1
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a4.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[0] => ram_block3a12.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a20.PORTBDATAIN
data_b[0] => ram_block3a24.PORTBDATAIN
data_b[0] => ram_block3a28.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a36.PORTBDATAIN
data_b[0] => ram_block3a40.PORTBDATAIN
data_b[0] => ram_block3a44.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[0] => ram_block3a52.PORTBDATAIN
data_b[0] => ram_block3a56.PORTBDATAIN
data_b[0] => ram_block3a60.PORTBDATAIN
data_b[0] => ram_block3a64.PORTBDATAIN
data_b[0] => ram_block3a68.PORTBDATAIN
data_b[0] => ram_block3a72.PORTBDATAIN
data_b[0] => ram_block3a76.PORTBDATAIN
data_b[0] => ram_block3a80.PORTBDATAIN
data_b[0] => ram_block3a84.PORTBDATAIN
data_b[0] => ram_block3a88.PORTBDATAIN
data_b[0] => ram_block3a92.PORTBDATAIN
data_b[0] => ram_block3a96.PORTBDATAIN
data_b[0] => ram_block3a100.PORTBDATAIN
data_b[0] => ram_block3a104.PORTBDATAIN
data_b[0] => ram_block3a108.PORTBDATAIN
data_b[0] => ram_block3a112.PORTBDATAIN
data_b[0] => ram_block3a116.PORTBDATAIN
data_b[0] => ram_block3a120.PORTBDATAIN
data_b[0] => ram_block3a124.PORTBDATAIN
data_b[0] => ram_block3a128.PORTBDATAIN
data_b[0] => ram_block3a132.PORTBDATAIN
data_b[0] => ram_block3a136.PORTBDATAIN
data_b[0] => ram_block3a140.PORTBDATAIN
data_b[0] => ram_block3a144.PORTBDATAIN
data_b[0] => ram_block3a148.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a5.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[1] => ram_block3a13.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a21.PORTBDATAIN
data_b[1] => ram_block3a25.PORTBDATAIN
data_b[1] => ram_block3a29.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a37.PORTBDATAIN
data_b[1] => ram_block3a41.PORTBDATAIN
data_b[1] => ram_block3a45.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[1] => ram_block3a53.PORTBDATAIN
data_b[1] => ram_block3a57.PORTBDATAIN
data_b[1] => ram_block3a61.PORTBDATAIN
data_b[1] => ram_block3a65.PORTBDATAIN
data_b[1] => ram_block3a69.PORTBDATAIN
data_b[1] => ram_block3a73.PORTBDATAIN
data_b[1] => ram_block3a77.PORTBDATAIN
data_b[1] => ram_block3a81.PORTBDATAIN
data_b[1] => ram_block3a85.PORTBDATAIN
data_b[1] => ram_block3a89.PORTBDATAIN
data_b[1] => ram_block3a93.PORTBDATAIN
data_b[1] => ram_block3a97.PORTBDATAIN
data_b[1] => ram_block3a101.PORTBDATAIN
data_b[1] => ram_block3a105.PORTBDATAIN
data_b[1] => ram_block3a109.PORTBDATAIN
data_b[1] => ram_block3a113.PORTBDATAIN
data_b[1] => ram_block3a117.PORTBDATAIN
data_b[1] => ram_block3a121.PORTBDATAIN
data_b[1] => ram_block3a125.PORTBDATAIN
data_b[1] => ram_block3a129.PORTBDATAIN
data_b[1] => ram_block3a133.PORTBDATAIN
data_b[1] => ram_block3a137.PORTBDATAIN
data_b[1] => ram_block3a141.PORTBDATAIN
data_b[1] => ram_block3a145.PORTBDATAIN
data_b[1] => ram_block3a149.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a6.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[2] => ram_block3a14.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a22.PORTBDATAIN
data_b[2] => ram_block3a26.PORTBDATAIN
data_b[2] => ram_block3a30.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a38.PORTBDATAIN
data_b[2] => ram_block3a42.PORTBDATAIN
data_b[2] => ram_block3a46.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[2] => ram_block3a54.PORTBDATAIN
data_b[2] => ram_block3a58.PORTBDATAIN
data_b[2] => ram_block3a62.PORTBDATAIN
data_b[2] => ram_block3a66.PORTBDATAIN
data_b[2] => ram_block3a70.PORTBDATAIN
data_b[2] => ram_block3a74.PORTBDATAIN
data_b[2] => ram_block3a78.PORTBDATAIN
data_b[2] => ram_block3a82.PORTBDATAIN
data_b[2] => ram_block3a86.PORTBDATAIN
data_b[2] => ram_block3a90.PORTBDATAIN
data_b[2] => ram_block3a94.PORTBDATAIN
data_b[2] => ram_block3a98.PORTBDATAIN
data_b[2] => ram_block3a102.PORTBDATAIN
data_b[2] => ram_block3a106.PORTBDATAIN
data_b[2] => ram_block3a110.PORTBDATAIN
data_b[2] => ram_block3a114.PORTBDATAIN
data_b[2] => ram_block3a118.PORTBDATAIN
data_b[2] => ram_block3a122.PORTBDATAIN
data_b[2] => ram_block3a126.PORTBDATAIN
data_b[2] => ram_block3a130.PORTBDATAIN
data_b[2] => ram_block3a134.PORTBDATAIN
data_b[2] => ram_block3a138.PORTBDATAIN
data_b[2] => ram_block3a142.PORTBDATAIN
data_b[2] => ram_block3a146.PORTBDATAIN
data_b[2] => ram_block3a150.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a7.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[3] => ram_block3a15.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a23.PORTBDATAIN
data_b[3] => ram_block3a27.PORTBDATAIN
data_b[3] => ram_block3a31.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a39.PORTBDATAIN
data_b[3] => ram_block3a43.PORTBDATAIN
data_b[3] => ram_block3a47.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[3] => ram_block3a55.PORTBDATAIN
data_b[3] => ram_block3a59.PORTBDATAIN
data_b[3] => ram_block3a63.PORTBDATAIN
data_b[3] => ram_block3a67.PORTBDATAIN
data_b[3] => ram_block3a71.PORTBDATAIN
data_b[3] => ram_block3a75.PORTBDATAIN
data_b[3] => ram_block3a79.PORTBDATAIN
data_b[3] => ram_block3a83.PORTBDATAIN
data_b[3] => ram_block3a87.PORTBDATAIN
data_b[3] => ram_block3a91.PORTBDATAIN
data_b[3] => ram_block3a95.PORTBDATAIN
data_b[3] => ram_block3a99.PORTBDATAIN
data_b[3] => ram_block3a103.PORTBDATAIN
data_b[3] => ram_block3a107.PORTBDATAIN
data_b[3] => ram_block3a111.PORTBDATAIN
data_b[3] => ram_block3a115.PORTBDATAIN
data_b[3] => ram_block3a119.PORTBDATAIN
data_b[3] => ram_block3a123.PORTBDATAIN
data_b[3] => ram_block3a127.PORTBDATAIN
data_b[3] => ram_block3a131.PORTBDATAIN
data_b[3] => ram_block3a135.PORTBDATAIN
data_b[3] => ram_block3a139.PORTBDATAIN
data_b[3] => ram_block3a143.PORTBDATAIN
data_b[3] => ram_block3a147.PORTBDATAIN
data_b[3] => ram_block3a151.PORTBDATAIN
q_a[0] <= mux_tob:mux6.result[0]
q_a[1] <= mux_tob:mux6.result[1]
q_a[2] <= mux_tob:mux6.result[2]
q_a[3] <= mux_tob:mux6.result[3]
q_b[0] <= mux_tob:mux7.result[0]
q_b[1] <= mux_tob:mux7.result[1]
q_b[2] <= mux_tob:mux7.result[2]
q_b[3] <= mux_tob:mux7.result[3]
wren_b => decode_hua:decode5.enable


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|altsyncram_hcf2:altsyncram1|decode_hua:decode4
data[0] => w_anode2170w[1].IN0
data[0] => w_anode2187w[1].IN1
data[0] => w_anode2197w[1].IN0
data[0] => w_anode2207w[1].IN1
data[0] => w_anode2217w[1].IN0
data[0] => w_anode2227w[1].IN1
data[0] => w_anode2237w[1].IN0
data[0] => w_anode2247w[1].IN1
data[0] => w_anode2270w[1].IN0
data[0] => w_anode2281w[1].IN1
data[0] => w_anode2291w[1].IN0
data[0] => w_anode2301w[1].IN1
data[0] => w_anode2311w[1].IN0
data[0] => w_anode2321w[1].IN1
data[0] => w_anode2331w[1].IN0
data[0] => w_anode2341w[1].IN1
data[0] => w_anode2363w[1].IN0
data[0] => w_anode2374w[1].IN1
data[0] => w_anode2384w[1].IN0
data[0] => w_anode2394w[1].IN1
data[0] => w_anode2404w[1].IN0
data[0] => w_anode2414w[1].IN1
data[0] => w_anode2424w[1].IN0
data[0] => w_anode2434w[1].IN1
data[0] => w_anode2456w[1].IN0
data[0] => w_anode2467w[1].IN1
data[0] => w_anode2477w[1].IN0
data[0] => w_anode2487w[1].IN1
data[0] => w_anode2497w[1].IN0
data[0] => w_anode2507w[1].IN1
data[0] => w_anode2517w[1].IN0
data[0] => w_anode2527w[1].IN1
data[0] => w_anode2549w[1].IN0
data[0] => w_anode2560w[1].IN1
data[0] => w_anode2570w[1].IN0
data[0] => w_anode2580w[1].IN1
data[0] => w_anode2590w[1].IN0
data[0] => w_anode2600w[1].IN1
data[0] => w_anode2610w[1].IN0
data[0] => w_anode2620w[1].IN1
data[0] => w_anode2642w[1].IN0
data[0] => w_anode2653w[1].IN1
data[0] => w_anode2663w[1].IN0
data[0] => w_anode2673w[1].IN1
data[0] => w_anode2683w[1].IN0
data[0] => w_anode2693w[1].IN1
data[0] => w_anode2703w[1].IN0
data[0] => w_anode2713w[1].IN1
data[0] => w_anode2735w[1].IN0
data[0] => w_anode2746w[1].IN1
data[0] => w_anode2756w[1].IN0
data[0] => w_anode2766w[1].IN1
data[0] => w_anode2776w[1].IN0
data[0] => w_anode2786w[1].IN1
data[0] => w_anode2796w[1].IN0
data[0] => w_anode2806w[1].IN1
data[0] => w_anode2828w[1].IN0
data[0] => w_anode2839w[1].IN1
data[0] => w_anode2849w[1].IN0
data[0] => w_anode2859w[1].IN1
data[0] => w_anode2869w[1].IN0
data[0] => w_anode2879w[1].IN1
data[0] => w_anode2889w[1].IN0
data[0] => w_anode2899w[1].IN1
data[1] => w_anode2170w[2].IN0
data[1] => w_anode2187w[2].IN0
data[1] => w_anode2197w[2].IN1
data[1] => w_anode2207w[2].IN1
data[1] => w_anode2217w[2].IN0
data[1] => w_anode2227w[2].IN0
data[1] => w_anode2237w[2].IN1
data[1] => w_anode2247w[2].IN1
data[1] => w_anode2270w[2].IN0
data[1] => w_anode2281w[2].IN0
data[1] => w_anode2291w[2].IN1
data[1] => w_anode2301w[2].IN1
data[1] => w_anode2311w[2].IN0
data[1] => w_anode2321w[2].IN0
data[1] => w_anode2331w[2].IN1
data[1] => w_anode2341w[2].IN1
data[1] => w_anode2363w[2].IN0
data[1] => w_anode2374w[2].IN0
data[1] => w_anode2384w[2].IN1
data[1] => w_anode2394w[2].IN1
data[1] => w_anode2404w[2].IN0
data[1] => w_anode2414w[2].IN0
data[1] => w_anode2424w[2].IN1
data[1] => w_anode2434w[2].IN1
data[1] => w_anode2456w[2].IN0
data[1] => w_anode2467w[2].IN0
data[1] => w_anode2477w[2].IN1
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN0
data[1] => w_anode2507w[2].IN0
data[1] => w_anode2517w[2].IN1
data[1] => w_anode2527w[2].IN1
data[1] => w_anode2549w[2].IN0
data[1] => w_anode2560w[2].IN0
data[1] => w_anode2570w[2].IN1
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN0
data[1] => w_anode2600w[2].IN0
data[1] => w_anode2610w[2].IN1
data[1] => w_anode2620w[2].IN1
data[1] => w_anode2642w[2].IN0
data[1] => w_anode2653w[2].IN0
data[1] => w_anode2663w[2].IN1
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN0
data[1] => w_anode2693w[2].IN0
data[1] => w_anode2703w[2].IN1
data[1] => w_anode2713w[2].IN1
data[1] => w_anode2735w[2].IN0
data[1] => w_anode2746w[2].IN0
data[1] => w_anode2756w[2].IN1
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN0
data[1] => w_anode2786w[2].IN0
data[1] => w_anode2796w[2].IN1
data[1] => w_anode2806w[2].IN1
data[1] => w_anode2828w[2].IN0
data[1] => w_anode2839w[2].IN0
data[1] => w_anode2849w[2].IN1
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN0
data[1] => w_anode2879w[2].IN0
data[1] => w_anode2889w[2].IN1
data[1] => w_anode2899w[2].IN1
data[2] => w_anode2170w[3].IN0
data[2] => w_anode2187w[3].IN0
data[2] => w_anode2197w[3].IN0
data[2] => w_anode2207w[3].IN0
data[2] => w_anode2217w[3].IN1
data[2] => w_anode2227w[3].IN1
data[2] => w_anode2237w[3].IN1
data[2] => w_anode2247w[3].IN1
data[2] => w_anode2270w[3].IN0
data[2] => w_anode2281w[3].IN0
data[2] => w_anode2291w[3].IN0
data[2] => w_anode2301w[3].IN0
data[2] => w_anode2311w[3].IN1
data[2] => w_anode2321w[3].IN1
data[2] => w_anode2331w[3].IN1
data[2] => w_anode2341w[3].IN1
data[2] => w_anode2363w[3].IN0
data[2] => w_anode2374w[3].IN0
data[2] => w_anode2384w[3].IN0
data[2] => w_anode2394w[3].IN0
data[2] => w_anode2404w[3].IN1
data[2] => w_anode2414w[3].IN1
data[2] => w_anode2424w[3].IN1
data[2] => w_anode2434w[3].IN1
data[2] => w_anode2456w[3].IN0
data[2] => w_anode2467w[3].IN0
data[2] => w_anode2477w[3].IN0
data[2] => w_anode2487w[3].IN0
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2507w[3].IN1
data[2] => w_anode2517w[3].IN1
data[2] => w_anode2527w[3].IN1
data[2] => w_anode2549w[3].IN0
data[2] => w_anode2560w[3].IN0
data[2] => w_anode2570w[3].IN0
data[2] => w_anode2580w[3].IN0
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2600w[3].IN1
data[2] => w_anode2610w[3].IN1
data[2] => w_anode2620w[3].IN1
data[2] => w_anode2642w[3].IN0
data[2] => w_anode2653w[3].IN0
data[2] => w_anode2663w[3].IN0
data[2] => w_anode2673w[3].IN0
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2693w[3].IN1
data[2] => w_anode2703w[3].IN1
data[2] => w_anode2713w[3].IN1
data[2] => w_anode2735w[3].IN0
data[2] => w_anode2746w[3].IN0
data[2] => w_anode2756w[3].IN0
data[2] => w_anode2766w[3].IN0
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2786w[3].IN1
data[2] => w_anode2796w[3].IN1
data[2] => w_anode2806w[3].IN1
data[2] => w_anode2828w[3].IN0
data[2] => w_anode2839w[3].IN0
data[2] => w_anode2849w[3].IN0
data[2] => w_anode2859w[3].IN0
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2879w[3].IN1
data[2] => w_anode2889w[3].IN1
data[2] => w_anode2899w[3].IN1
data[3] => w_anode2153w[1].IN0
data[3] => w_anode2259w[1].IN1
data[3] => w_anode2352w[1].IN0
data[3] => w_anode2445w[1].IN1
data[3] => w_anode2538w[1].IN0
data[3] => w_anode2631w[1].IN1
data[3] => w_anode2724w[1].IN0
data[3] => w_anode2817w[1].IN1
data[4] => w_anode2153w[2].IN0
data[4] => w_anode2259w[2].IN0
data[4] => w_anode2352w[2].IN1
data[4] => w_anode2445w[2].IN1
data[4] => w_anode2538w[2].IN0
data[4] => w_anode2631w[2].IN0
data[4] => w_anode2724w[2].IN1
data[4] => w_anode2817w[2].IN1
data[5] => w_anode2153w[3].IN0
data[5] => w_anode2259w[3].IN0
data[5] => w_anode2352w[3].IN0
data[5] => w_anode2445w[3].IN0
data[5] => w_anode2538w[3].IN1
data[5] => w_anode2631w[3].IN1
data[5] => w_anode2724w[3].IN1
data[5] => w_anode2817w[3].IN1
enable => w_anode2153w[1].IN0
enable => w_anode2259w[1].IN0
enable => w_anode2352w[1].IN0
enable => w_anode2445w[1].IN0
enable => w_anode2538w[1].IN0
enable => w_anode2631w[1].IN0
enable => w_anode2724w[1].IN0
enable => w_anode2817w[1].IN0
eq[0] <= w_anode2170w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2217w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2247w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2281w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2291w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2301w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode2331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode2341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode2374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode2384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode2394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode2404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode2414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode2424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode2434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode2456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode2507w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode2517w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode2527w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode2549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode2600w[3].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|altsyncram_hcf2:altsyncram1|decode_hua:decode5
data[0] => w_anode2170w[1].IN0
data[0] => w_anode2187w[1].IN1
data[0] => w_anode2197w[1].IN0
data[0] => w_anode2207w[1].IN1
data[0] => w_anode2217w[1].IN0
data[0] => w_anode2227w[1].IN1
data[0] => w_anode2237w[1].IN0
data[0] => w_anode2247w[1].IN1
data[0] => w_anode2270w[1].IN0
data[0] => w_anode2281w[1].IN1
data[0] => w_anode2291w[1].IN0
data[0] => w_anode2301w[1].IN1
data[0] => w_anode2311w[1].IN0
data[0] => w_anode2321w[1].IN1
data[0] => w_anode2331w[1].IN0
data[0] => w_anode2341w[1].IN1
data[0] => w_anode2363w[1].IN0
data[0] => w_anode2374w[1].IN1
data[0] => w_anode2384w[1].IN0
data[0] => w_anode2394w[1].IN1
data[0] => w_anode2404w[1].IN0
data[0] => w_anode2414w[1].IN1
data[0] => w_anode2424w[1].IN0
data[0] => w_anode2434w[1].IN1
data[0] => w_anode2456w[1].IN0
data[0] => w_anode2467w[1].IN1
data[0] => w_anode2477w[1].IN0
data[0] => w_anode2487w[1].IN1
data[0] => w_anode2497w[1].IN0
data[0] => w_anode2507w[1].IN1
data[0] => w_anode2517w[1].IN0
data[0] => w_anode2527w[1].IN1
data[0] => w_anode2549w[1].IN0
data[0] => w_anode2560w[1].IN1
data[0] => w_anode2570w[1].IN0
data[0] => w_anode2580w[1].IN1
data[0] => w_anode2590w[1].IN0
data[0] => w_anode2600w[1].IN1
data[0] => w_anode2610w[1].IN0
data[0] => w_anode2620w[1].IN1
data[0] => w_anode2642w[1].IN0
data[0] => w_anode2653w[1].IN1
data[0] => w_anode2663w[1].IN0
data[0] => w_anode2673w[1].IN1
data[0] => w_anode2683w[1].IN0
data[0] => w_anode2693w[1].IN1
data[0] => w_anode2703w[1].IN0
data[0] => w_anode2713w[1].IN1
data[0] => w_anode2735w[1].IN0
data[0] => w_anode2746w[1].IN1
data[0] => w_anode2756w[1].IN0
data[0] => w_anode2766w[1].IN1
data[0] => w_anode2776w[1].IN0
data[0] => w_anode2786w[1].IN1
data[0] => w_anode2796w[1].IN0
data[0] => w_anode2806w[1].IN1
data[0] => w_anode2828w[1].IN0
data[0] => w_anode2839w[1].IN1
data[0] => w_anode2849w[1].IN0
data[0] => w_anode2859w[1].IN1
data[0] => w_anode2869w[1].IN0
data[0] => w_anode2879w[1].IN1
data[0] => w_anode2889w[1].IN0
data[0] => w_anode2899w[1].IN1
data[1] => w_anode2170w[2].IN0
data[1] => w_anode2187w[2].IN0
data[1] => w_anode2197w[2].IN1
data[1] => w_anode2207w[2].IN1
data[1] => w_anode2217w[2].IN0
data[1] => w_anode2227w[2].IN0
data[1] => w_anode2237w[2].IN1
data[1] => w_anode2247w[2].IN1
data[1] => w_anode2270w[2].IN0
data[1] => w_anode2281w[2].IN0
data[1] => w_anode2291w[2].IN1
data[1] => w_anode2301w[2].IN1
data[1] => w_anode2311w[2].IN0
data[1] => w_anode2321w[2].IN0
data[1] => w_anode2331w[2].IN1
data[1] => w_anode2341w[2].IN1
data[1] => w_anode2363w[2].IN0
data[1] => w_anode2374w[2].IN0
data[1] => w_anode2384w[2].IN1
data[1] => w_anode2394w[2].IN1
data[1] => w_anode2404w[2].IN0
data[1] => w_anode2414w[2].IN0
data[1] => w_anode2424w[2].IN1
data[1] => w_anode2434w[2].IN1
data[1] => w_anode2456w[2].IN0
data[1] => w_anode2467w[2].IN0
data[1] => w_anode2477w[2].IN1
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN0
data[1] => w_anode2507w[2].IN0
data[1] => w_anode2517w[2].IN1
data[1] => w_anode2527w[2].IN1
data[1] => w_anode2549w[2].IN0
data[1] => w_anode2560w[2].IN0
data[1] => w_anode2570w[2].IN1
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN0
data[1] => w_anode2600w[2].IN0
data[1] => w_anode2610w[2].IN1
data[1] => w_anode2620w[2].IN1
data[1] => w_anode2642w[2].IN0
data[1] => w_anode2653w[2].IN0
data[1] => w_anode2663w[2].IN1
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN0
data[1] => w_anode2693w[2].IN0
data[1] => w_anode2703w[2].IN1
data[1] => w_anode2713w[2].IN1
data[1] => w_anode2735w[2].IN0
data[1] => w_anode2746w[2].IN0
data[1] => w_anode2756w[2].IN1
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN0
data[1] => w_anode2786w[2].IN0
data[1] => w_anode2796w[2].IN1
data[1] => w_anode2806w[2].IN1
data[1] => w_anode2828w[2].IN0
data[1] => w_anode2839w[2].IN0
data[1] => w_anode2849w[2].IN1
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN0
data[1] => w_anode2879w[2].IN0
data[1] => w_anode2889w[2].IN1
data[1] => w_anode2899w[2].IN1
data[2] => w_anode2170w[3].IN0
data[2] => w_anode2187w[3].IN0
data[2] => w_anode2197w[3].IN0
data[2] => w_anode2207w[3].IN0
data[2] => w_anode2217w[3].IN1
data[2] => w_anode2227w[3].IN1
data[2] => w_anode2237w[3].IN1
data[2] => w_anode2247w[3].IN1
data[2] => w_anode2270w[3].IN0
data[2] => w_anode2281w[3].IN0
data[2] => w_anode2291w[3].IN0
data[2] => w_anode2301w[3].IN0
data[2] => w_anode2311w[3].IN1
data[2] => w_anode2321w[3].IN1
data[2] => w_anode2331w[3].IN1
data[2] => w_anode2341w[3].IN1
data[2] => w_anode2363w[3].IN0
data[2] => w_anode2374w[3].IN0
data[2] => w_anode2384w[3].IN0
data[2] => w_anode2394w[3].IN0
data[2] => w_anode2404w[3].IN1
data[2] => w_anode2414w[3].IN1
data[2] => w_anode2424w[3].IN1
data[2] => w_anode2434w[3].IN1
data[2] => w_anode2456w[3].IN0
data[2] => w_anode2467w[3].IN0
data[2] => w_anode2477w[3].IN0
data[2] => w_anode2487w[3].IN0
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2507w[3].IN1
data[2] => w_anode2517w[3].IN1
data[2] => w_anode2527w[3].IN1
data[2] => w_anode2549w[3].IN0
data[2] => w_anode2560w[3].IN0
data[2] => w_anode2570w[3].IN0
data[2] => w_anode2580w[3].IN0
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2600w[3].IN1
data[2] => w_anode2610w[3].IN1
data[2] => w_anode2620w[3].IN1
data[2] => w_anode2642w[3].IN0
data[2] => w_anode2653w[3].IN0
data[2] => w_anode2663w[3].IN0
data[2] => w_anode2673w[3].IN0
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2693w[3].IN1
data[2] => w_anode2703w[3].IN1
data[2] => w_anode2713w[3].IN1
data[2] => w_anode2735w[3].IN0
data[2] => w_anode2746w[3].IN0
data[2] => w_anode2756w[3].IN0
data[2] => w_anode2766w[3].IN0
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2786w[3].IN1
data[2] => w_anode2796w[3].IN1
data[2] => w_anode2806w[3].IN1
data[2] => w_anode2828w[3].IN0
data[2] => w_anode2839w[3].IN0
data[2] => w_anode2849w[3].IN0
data[2] => w_anode2859w[3].IN0
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2879w[3].IN1
data[2] => w_anode2889w[3].IN1
data[2] => w_anode2899w[3].IN1
data[3] => w_anode2153w[1].IN0
data[3] => w_anode2259w[1].IN1
data[3] => w_anode2352w[1].IN0
data[3] => w_anode2445w[1].IN1
data[3] => w_anode2538w[1].IN0
data[3] => w_anode2631w[1].IN1
data[3] => w_anode2724w[1].IN0
data[3] => w_anode2817w[1].IN1
data[4] => w_anode2153w[2].IN0
data[4] => w_anode2259w[2].IN0
data[4] => w_anode2352w[2].IN1
data[4] => w_anode2445w[2].IN1
data[4] => w_anode2538w[2].IN0
data[4] => w_anode2631w[2].IN0
data[4] => w_anode2724w[2].IN1
data[4] => w_anode2817w[2].IN1
data[5] => w_anode2153w[3].IN0
data[5] => w_anode2259w[3].IN0
data[5] => w_anode2352w[3].IN0
data[5] => w_anode2445w[3].IN0
data[5] => w_anode2538w[3].IN1
data[5] => w_anode2631w[3].IN1
data[5] => w_anode2724w[3].IN1
data[5] => w_anode2817w[3].IN1
enable => w_anode2153w[1].IN0
enable => w_anode2259w[1].IN0
enable => w_anode2352w[1].IN0
enable => w_anode2445w[1].IN0
enable => w_anode2538w[1].IN0
enable => w_anode2631w[1].IN0
enable => w_anode2724w[1].IN0
enable => w_anode2817w[1].IN0
eq[0] <= w_anode2170w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2217w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2247w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2281w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2291w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2301w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode2331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode2341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode2374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode2384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode2394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode2404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode2414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode2424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode2434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode2456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode2507w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode2517w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode2527w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode2549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode2600w[3].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|altsyncram_hcf2:altsyncram1|decode_aaa:rden_decode_a
data[0] => w_anode2931w[1].IN0
data[0] => w_anode2948w[1].IN1
data[0] => w_anode2958w[1].IN0
data[0] => w_anode2968w[1].IN1
data[0] => w_anode2978w[1].IN0
data[0] => w_anode2988w[1].IN1
data[0] => w_anode2998w[1].IN0
data[0] => w_anode3008w[1].IN1
data[0] => w_anode3032w[1].IN0
data[0] => w_anode3043w[1].IN1
data[0] => w_anode3053w[1].IN0
data[0] => w_anode3063w[1].IN1
data[0] => w_anode3073w[1].IN0
data[0] => w_anode3083w[1].IN1
data[0] => w_anode3093w[1].IN0
data[0] => w_anode3103w[1].IN1
data[0] => w_anode3126w[1].IN0
data[0] => w_anode3137w[1].IN1
data[0] => w_anode3147w[1].IN0
data[0] => w_anode3157w[1].IN1
data[0] => w_anode3167w[1].IN0
data[0] => w_anode3177w[1].IN1
data[0] => w_anode3187w[1].IN0
data[0] => w_anode3197w[1].IN1
data[0] => w_anode3220w[1].IN0
data[0] => w_anode3231w[1].IN1
data[0] => w_anode3241w[1].IN0
data[0] => w_anode3251w[1].IN1
data[0] => w_anode3261w[1].IN0
data[0] => w_anode3271w[1].IN1
data[0] => w_anode3281w[1].IN0
data[0] => w_anode3291w[1].IN1
data[0] => w_anode3314w[1].IN0
data[0] => w_anode3325w[1].IN1
data[0] => w_anode3335w[1].IN0
data[0] => w_anode3345w[1].IN1
data[0] => w_anode3355w[1].IN0
data[0] => w_anode3365w[1].IN1
data[0] => w_anode3375w[1].IN0
data[0] => w_anode3385w[1].IN1
data[0] => w_anode3408w[1].IN0
data[0] => w_anode3419w[1].IN1
data[0] => w_anode3429w[1].IN0
data[0] => w_anode3439w[1].IN1
data[0] => w_anode3449w[1].IN0
data[0] => w_anode3459w[1].IN1
data[0] => w_anode3469w[1].IN0
data[0] => w_anode3479w[1].IN1
data[0] => w_anode3502w[1].IN0
data[0] => w_anode3513w[1].IN1
data[0] => w_anode3523w[1].IN0
data[0] => w_anode3533w[1].IN1
data[0] => w_anode3543w[1].IN0
data[0] => w_anode3553w[1].IN1
data[0] => w_anode3563w[1].IN0
data[0] => w_anode3573w[1].IN1
data[0] => w_anode3596w[1].IN0
data[0] => w_anode3607w[1].IN1
data[0] => w_anode3617w[1].IN0
data[0] => w_anode3627w[1].IN1
data[0] => w_anode3637w[1].IN0
data[0] => w_anode3647w[1].IN1
data[0] => w_anode3657w[1].IN0
data[0] => w_anode3667w[1].IN1
data[1] => w_anode2931w[2].IN0
data[1] => w_anode2948w[2].IN0
data[1] => w_anode2958w[2].IN1
data[1] => w_anode2968w[2].IN1
data[1] => w_anode2978w[2].IN0
data[1] => w_anode2988w[2].IN0
data[1] => w_anode2998w[2].IN1
data[1] => w_anode3008w[2].IN1
data[1] => w_anode3032w[2].IN0
data[1] => w_anode3043w[2].IN0
data[1] => w_anode3053w[2].IN1
data[1] => w_anode3063w[2].IN1
data[1] => w_anode3073w[2].IN0
data[1] => w_anode3083w[2].IN0
data[1] => w_anode3093w[2].IN1
data[1] => w_anode3103w[2].IN1
data[1] => w_anode3126w[2].IN0
data[1] => w_anode3137w[2].IN0
data[1] => w_anode3147w[2].IN1
data[1] => w_anode3157w[2].IN1
data[1] => w_anode3167w[2].IN0
data[1] => w_anode3177w[2].IN0
data[1] => w_anode3187w[2].IN1
data[1] => w_anode3197w[2].IN1
data[1] => w_anode3220w[2].IN0
data[1] => w_anode3231w[2].IN0
data[1] => w_anode3241w[2].IN1
data[1] => w_anode3251w[2].IN1
data[1] => w_anode3261w[2].IN0
data[1] => w_anode3271w[2].IN0
data[1] => w_anode3281w[2].IN1
data[1] => w_anode3291w[2].IN1
data[1] => w_anode3314w[2].IN0
data[1] => w_anode3325w[2].IN0
data[1] => w_anode3335w[2].IN1
data[1] => w_anode3345w[2].IN1
data[1] => w_anode3355w[2].IN0
data[1] => w_anode3365w[2].IN0
data[1] => w_anode3375w[2].IN1
data[1] => w_anode3385w[2].IN1
data[1] => w_anode3408w[2].IN0
data[1] => w_anode3419w[2].IN0
data[1] => w_anode3429w[2].IN1
data[1] => w_anode3439w[2].IN1
data[1] => w_anode3449w[2].IN0
data[1] => w_anode3459w[2].IN0
data[1] => w_anode3469w[2].IN1
data[1] => w_anode3479w[2].IN1
data[1] => w_anode3502w[2].IN0
data[1] => w_anode3513w[2].IN0
data[1] => w_anode3523w[2].IN1
data[1] => w_anode3533w[2].IN1
data[1] => w_anode3543w[2].IN0
data[1] => w_anode3553w[2].IN0
data[1] => w_anode3563w[2].IN1
data[1] => w_anode3573w[2].IN1
data[1] => w_anode3596w[2].IN0
data[1] => w_anode3607w[2].IN0
data[1] => w_anode3617w[2].IN1
data[1] => w_anode3627w[2].IN1
data[1] => w_anode3637w[2].IN0
data[1] => w_anode3647w[2].IN0
data[1] => w_anode3657w[2].IN1
data[1] => w_anode3667w[2].IN1
data[2] => w_anode2931w[3].IN0
data[2] => w_anode2948w[3].IN0
data[2] => w_anode2958w[3].IN0
data[2] => w_anode2968w[3].IN0
data[2] => w_anode2978w[3].IN1
data[2] => w_anode2988w[3].IN1
data[2] => w_anode2998w[3].IN1
data[2] => w_anode3008w[3].IN1
data[2] => w_anode3032w[3].IN0
data[2] => w_anode3043w[3].IN0
data[2] => w_anode3053w[3].IN0
data[2] => w_anode3063w[3].IN0
data[2] => w_anode3073w[3].IN1
data[2] => w_anode3083w[3].IN1
data[2] => w_anode3093w[3].IN1
data[2] => w_anode3103w[3].IN1
data[2] => w_anode3126w[3].IN0
data[2] => w_anode3137w[3].IN0
data[2] => w_anode3147w[3].IN0
data[2] => w_anode3157w[3].IN0
data[2] => w_anode3167w[3].IN1
data[2] => w_anode3177w[3].IN1
data[2] => w_anode3187w[3].IN1
data[2] => w_anode3197w[3].IN1
data[2] => w_anode3220w[3].IN0
data[2] => w_anode3231w[3].IN0
data[2] => w_anode3241w[3].IN0
data[2] => w_anode3251w[3].IN0
data[2] => w_anode3261w[3].IN1
data[2] => w_anode3271w[3].IN1
data[2] => w_anode3281w[3].IN1
data[2] => w_anode3291w[3].IN1
data[2] => w_anode3314w[3].IN0
data[2] => w_anode3325w[3].IN0
data[2] => w_anode3335w[3].IN0
data[2] => w_anode3345w[3].IN0
data[2] => w_anode3355w[3].IN1
data[2] => w_anode3365w[3].IN1
data[2] => w_anode3375w[3].IN1
data[2] => w_anode3385w[3].IN1
data[2] => w_anode3408w[3].IN0
data[2] => w_anode3419w[3].IN0
data[2] => w_anode3429w[3].IN0
data[2] => w_anode3439w[3].IN0
data[2] => w_anode3449w[3].IN1
data[2] => w_anode3459w[3].IN1
data[2] => w_anode3469w[3].IN1
data[2] => w_anode3479w[3].IN1
data[2] => w_anode3502w[3].IN0
data[2] => w_anode3513w[3].IN0
data[2] => w_anode3523w[3].IN0
data[2] => w_anode3533w[3].IN0
data[2] => w_anode3543w[3].IN1
data[2] => w_anode3553w[3].IN1
data[2] => w_anode3563w[3].IN1
data[2] => w_anode3573w[3].IN1
data[2] => w_anode3596w[3].IN0
data[2] => w_anode3607w[3].IN0
data[2] => w_anode3617w[3].IN0
data[2] => w_anode3627w[3].IN0
data[2] => w_anode3637w[3].IN1
data[2] => w_anode3647w[3].IN1
data[2] => w_anode3657w[3].IN1
data[2] => w_anode3667w[3].IN1
data[3] => w_anode2913w[1].IN0
data[3] => w_anode3020w[1].IN1
data[3] => w_anode3114w[1].IN0
data[3] => w_anode3208w[1].IN1
data[3] => w_anode3302w[1].IN0
data[3] => w_anode3396w[1].IN1
data[3] => w_anode3490w[1].IN0
data[3] => w_anode3584w[1].IN1
data[4] => w_anode2913w[2].IN0
data[4] => w_anode3020w[2].IN0
data[4] => w_anode3114w[2].IN1
data[4] => w_anode3208w[2].IN1
data[4] => w_anode3302w[2].IN0
data[4] => w_anode3396w[2].IN0
data[4] => w_anode3490w[2].IN1
data[4] => w_anode3584w[2].IN1
data[5] => w_anode2913w[3].IN0
data[5] => w_anode3020w[3].IN0
data[5] => w_anode3114w[3].IN0
data[5] => w_anode3208w[3].IN0
data[5] => w_anode3302w[3].IN1
data[5] => w_anode3396w[3].IN1
data[5] => w_anode3490w[3].IN1
data[5] => w_anode3584w[3].IN1
eq[0] <= w_anode2931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2948w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2958w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2968w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2978w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2988w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2998w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode3008w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode3032w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode3043w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode3053w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode3063w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode3073w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode3083w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode3093w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode3103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode3126w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode3137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode3147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode3157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode3167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode3177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode3187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode3197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode3220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode3231w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode3241w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode3251w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode3261w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode3271w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode3281w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode3291w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode3314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode3325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode3335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode3345w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode3355w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode3365w[3].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|altsyncram_hcf2:altsyncram1|decode_aaa:rden_decode_b
data[0] => w_anode2931w[1].IN0
data[0] => w_anode2948w[1].IN1
data[0] => w_anode2958w[1].IN0
data[0] => w_anode2968w[1].IN1
data[0] => w_anode2978w[1].IN0
data[0] => w_anode2988w[1].IN1
data[0] => w_anode2998w[1].IN0
data[0] => w_anode3008w[1].IN1
data[0] => w_anode3032w[1].IN0
data[0] => w_anode3043w[1].IN1
data[0] => w_anode3053w[1].IN0
data[0] => w_anode3063w[1].IN1
data[0] => w_anode3073w[1].IN0
data[0] => w_anode3083w[1].IN1
data[0] => w_anode3093w[1].IN0
data[0] => w_anode3103w[1].IN1
data[0] => w_anode3126w[1].IN0
data[0] => w_anode3137w[1].IN1
data[0] => w_anode3147w[1].IN0
data[0] => w_anode3157w[1].IN1
data[0] => w_anode3167w[1].IN0
data[0] => w_anode3177w[1].IN1
data[0] => w_anode3187w[1].IN0
data[0] => w_anode3197w[1].IN1
data[0] => w_anode3220w[1].IN0
data[0] => w_anode3231w[1].IN1
data[0] => w_anode3241w[1].IN0
data[0] => w_anode3251w[1].IN1
data[0] => w_anode3261w[1].IN0
data[0] => w_anode3271w[1].IN1
data[0] => w_anode3281w[1].IN0
data[0] => w_anode3291w[1].IN1
data[0] => w_anode3314w[1].IN0
data[0] => w_anode3325w[1].IN1
data[0] => w_anode3335w[1].IN0
data[0] => w_anode3345w[1].IN1
data[0] => w_anode3355w[1].IN0
data[0] => w_anode3365w[1].IN1
data[0] => w_anode3375w[1].IN0
data[0] => w_anode3385w[1].IN1
data[0] => w_anode3408w[1].IN0
data[0] => w_anode3419w[1].IN1
data[0] => w_anode3429w[1].IN0
data[0] => w_anode3439w[1].IN1
data[0] => w_anode3449w[1].IN0
data[0] => w_anode3459w[1].IN1
data[0] => w_anode3469w[1].IN0
data[0] => w_anode3479w[1].IN1
data[0] => w_anode3502w[1].IN0
data[0] => w_anode3513w[1].IN1
data[0] => w_anode3523w[1].IN0
data[0] => w_anode3533w[1].IN1
data[0] => w_anode3543w[1].IN0
data[0] => w_anode3553w[1].IN1
data[0] => w_anode3563w[1].IN0
data[0] => w_anode3573w[1].IN1
data[0] => w_anode3596w[1].IN0
data[0] => w_anode3607w[1].IN1
data[0] => w_anode3617w[1].IN0
data[0] => w_anode3627w[1].IN1
data[0] => w_anode3637w[1].IN0
data[0] => w_anode3647w[1].IN1
data[0] => w_anode3657w[1].IN0
data[0] => w_anode3667w[1].IN1
data[1] => w_anode2931w[2].IN0
data[1] => w_anode2948w[2].IN0
data[1] => w_anode2958w[2].IN1
data[1] => w_anode2968w[2].IN1
data[1] => w_anode2978w[2].IN0
data[1] => w_anode2988w[2].IN0
data[1] => w_anode2998w[2].IN1
data[1] => w_anode3008w[2].IN1
data[1] => w_anode3032w[2].IN0
data[1] => w_anode3043w[2].IN0
data[1] => w_anode3053w[2].IN1
data[1] => w_anode3063w[2].IN1
data[1] => w_anode3073w[2].IN0
data[1] => w_anode3083w[2].IN0
data[1] => w_anode3093w[2].IN1
data[1] => w_anode3103w[2].IN1
data[1] => w_anode3126w[2].IN0
data[1] => w_anode3137w[2].IN0
data[1] => w_anode3147w[2].IN1
data[1] => w_anode3157w[2].IN1
data[1] => w_anode3167w[2].IN0
data[1] => w_anode3177w[2].IN0
data[1] => w_anode3187w[2].IN1
data[1] => w_anode3197w[2].IN1
data[1] => w_anode3220w[2].IN0
data[1] => w_anode3231w[2].IN0
data[1] => w_anode3241w[2].IN1
data[1] => w_anode3251w[2].IN1
data[1] => w_anode3261w[2].IN0
data[1] => w_anode3271w[2].IN0
data[1] => w_anode3281w[2].IN1
data[1] => w_anode3291w[2].IN1
data[1] => w_anode3314w[2].IN0
data[1] => w_anode3325w[2].IN0
data[1] => w_anode3335w[2].IN1
data[1] => w_anode3345w[2].IN1
data[1] => w_anode3355w[2].IN0
data[1] => w_anode3365w[2].IN0
data[1] => w_anode3375w[2].IN1
data[1] => w_anode3385w[2].IN1
data[1] => w_anode3408w[2].IN0
data[1] => w_anode3419w[2].IN0
data[1] => w_anode3429w[2].IN1
data[1] => w_anode3439w[2].IN1
data[1] => w_anode3449w[2].IN0
data[1] => w_anode3459w[2].IN0
data[1] => w_anode3469w[2].IN1
data[1] => w_anode3479w[2].IN1
data[1] => w_anode3502w[2].IN0
data[1] => w_anode3513w[2].IN0
data[1] => w_anode3523w[2].IN1
data[1] => w_anode3533w[2].IN1
data[1] => w_anode3543w[2].IN0
data[1] => w_anode3553w[2].IN0
data[1] => w_anode3563w[2].IN1
data[1] => w_anode3573w[2].IN1
data[1] => w_anode3596w[2].IN0
data[1] => w_anode3607w[2].IN0
data[1] => w_anode3617w[2].IN1
data[1] => w_anode3627w[2].IN1
data[1] => w_anode3637w[2].IN0
data[1] => w_anode3647w[2].IN0
data[1] => w_anode3657w[2].IN1
data[1] => w_anode3667w[2].IN1
data[2] => w_anode2931w[3].IN0
data[2] => w_anode2948w[3].IN0
data[2] => w_anode2958w[3].IN0
data[2] => w_anode2968w[3].IN0
data[2] => w_anode2978w[3].IN1
data[2] => w_anode2988w[3].IN1
data[2] => w_anode2998w[3].IN1
data[2] => w_anode3008w[3].IN1
data[2] => w_anode3032w[3].IN0
data[2] => w_anode3043w[3].IN0
data[2] => w_anode3053w[3].IN0
data[2] => w_anode3063w[3].IN0
data[2] => w_anode3073w[3].IN1
data[2] => w_anode3083w[3].IN1
data[2] => w_anode3093w[3].IN1
data[2] => w_anode3103w[3].IN1
data[2] => w_anode3126w[3].IN0
data[2] => w_anode3137w[3].IN0
data[2] => w_anode3147w[3].IN0
data[2] => w_anode3157w[3].IN0
data[2] => w_anode3167w[3].IN1
data[2] => w_anode3177w[3].IN1
data[2] => w_anode3187w[3].IN1
data[2] => w_anode3197w[3].IN1
data[2] => w_anode3220w[3].IN0
data[2] => w_anode3231w[3].IN0
data[2] => w_anode3241w[3].IN0
data[2] => w_anode3251w[3].IN0
data[2] => w_anode3261w[3].IN1
data[2] => w_anode3271w[3].IN1
data[2] => w_anode3281w[3].IN1
data[2] => w_anode3291w[3].IN1
data[2] => w_anode3314w[3].IN0
data[2] => w_anode3325w[3].IN0
data[2] => w_anode3335w[3].IN0
data[2] => w_anode3345w[3].IN0
data[2] => w_anode3355w[3].IN1
data[2] => w_anode3365w[3].IN1
data[2] => w_anode3375w[3].IN1
data[2] => w_anode3385w[3].IN1
data[2] => w_anode3408w[3].IN0
data[2] => w_anode3419w[3].IN0
data[2] => w_anode3429w[3].IN0
data[2] => w_anode3439w[3].IN0
data[2] => w_anode3449w[3].IN1
data[2] => w_anode3459w[3].IN1
data[2] => w_anode3469w[3].IN1
data[2] => w_anode3479w[3].IN1
data[2] => w_anode3502w[3].IN0
data[2] => w_anode3513w[3].IN0
data[2] => w_anode3523w[3].IN0
data[2] => w_anode3533w[3].IN0
data[2] => w_anode3543w[3].IN1
data[2] => w_anode3553w[3].IN1
data[2] => w_anode3563w[3].IN1
data[2] => w_anode3573w[3].IN1
data[2] => w_anode3596w[3].IN0
data[2] => w_anode3607w[3].IN0
data[2] => w_anode3617w[3].IN0
data[2] => w_anode3627w[3].IN0
data[2] => w_anode3637w[3].IN1
data[2] => w_anode3647w[3].IN1
data[2] => w_anode3657w[3].IN1
data[2] => w_anode3667w[3].IN1
data[3] => w_anode2913w[1].IN0
data[3] => w_anode3020w[1].IN1
data[3] => w_anode3114w[1].IN0
data[3] => w_anode3208w[1].IN1
data[3] => w_anode3302w[1].IN0
data[3] => w_anode3396w[1].IN1
data[3] => w_anode3490w[1].IN0
data[3] => w_anode3584w[1].IN1
data[4] => w_anode2913w[2].IN0
data[4] => w_anode3020w[2].IN0
data[4] => w_anode3114w[2].IN1
data[4] => w_anode3208w[2].IN1
data[4] => w_anode3302w[2].IN0
data[4] => w_anode3396w[2].IN0
data[4] => w_anode3490w[2].IN1
data[4] => w_anode3584w[2].IN1
data[5] => w_anode2913w[3].IN0
data[5] => w_anode3020w[3].IN0
data[5] => w_anode3114w[3].IN0
data[5] => w_anode3208w[3].IN0
data[5] => w_anode3302w[3].IN1
data[5] => w_anode3396w[3].IN1
data[5] => w_anode3490w[3].IN1
data[5] => w_anode3584w[3].IN1
eq[0] <= w_anode2931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2948w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2958w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2968w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2978w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2988w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2998w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode3008w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode3032w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode3043w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode3053w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode3063w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode3073w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode3083w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode3093w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode3103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode3126w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode3137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode3147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode3157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode3167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode3177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode3187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode3197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode3220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode3231w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode3241w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode3251w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode3261w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode3271w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode3281w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode3291w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode3314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode3325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode3335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode3345w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode3355w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode3365w[3].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|altsyncram_hcf2:altsyncram1|mux_tob:mux6
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN1
data[120] => _.IN1
data[121] => _.IN1
data[121] => _.IN1
data[122] => _.IN1
data[122] => _.IN1
data[123] => _.IN1
data[123] => _.IN1
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|altsyncram_hcf2:altsyncram1|mux_tob:mux7
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN1
data[120] => _.IN1
data[121] => _.IN1
data[121] => _.IN1
data[122] => _.IN1
data[122] => _.IN1
data[123] => _.IN1
data[123] => _.IN1
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[138] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[139] => _.IN1
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= ram_rom_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
address[16] <= ram_rom_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
address[17] <= ram_rom_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
address[18] <= ram_rom_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => ram_rom_addr_reg[13].CLK
raw_tck => ram_rom_addr_reg[14].CLK
raw_tck => ram_rom_addr_reg[15].CLK
raw_tck => ram_rom_addr_reg[16].CLK
raw_tck => ram_rom_addr_reg[17].CLK
raw_tck => ram_rom_addr_reg[18].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[0] => ram_rom_addr_reg[13].ACLR
ir_in[0] => ram_rom_addr_reg[14].ACLR
ir_in[0] => ram_rom_addr_reg[15].ACLR
ir_in[0] => ram_rom_addr_reg[16].ACLR
ir_in[0] => ram_rom_addr_reg[17].ACLR
ir_in[0] => ram_rom_addr_reg[18].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|pooltableROM:pt|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|oneballROM:oneball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|oneballROM:oneball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_bkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_bkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_bkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_bkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_bkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_bkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_bkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bkc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|oneballROM:oneball|altsyncram:altsyncram_component|altsyncram_bkc1:auto_generated
address_a[0] => altsyncram_uce2:altsyncram1.address_a[0]
address_a[1] => altsyncram_uce2:altsyncram1.address_a[1]
address_a[2] => altsyncram_uce2:altsyncram1.address_a[2]
address_a[3] => altsyncram_uce2:altsyncram1.address_a[3]
address_a[4] => altsyncram_uce2:altsyncram1.address_a[4]
address_a[5] => altsyncram_uce2:altsyncram1.address_a[5]
address_a[6] => altsyncram_uce2:altsyncram1.address_a[6]
address_a[7] => altsyncram_uce2:altsyncram1.address_a[7]
clock0 => altsyncram_uce2:altsyncram1.clock0
q_a[0] <= altsyncram_uce2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_uce2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_uce2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_uce2:altsyncram1.q_a[3]


|NSPool|oneballROM:oneball|altsyncram:altsyncram_component|altsyncram_bkc1:auto_generated|altsyncram_uce2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|oneballROM:oneball|altsyncram:altsyncram_component|altsyncram_bkc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|oneballROM:oneball|altsyncram:altsyncram_component|altsyncram_bkc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|twoballROM:twoball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|twoballROM:twoball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ltc1:auto_generated.address_a[0]
address_a[1] => altsyncram_ltc1:auto_generated.address_a[1]
address_a[2] => altsyncram_ltc1:auto_generated.address_a[2]
address_a[3] => altsyncram_ltc1:auto_generated.address_a[3]
address_a[4] => altsyncram_ltc1:auto_generated.address_a[4]
address_a[5] => altsyncram_ltc1:auto_generated.address_a[5]
address_a[6] => altsyncram_ltc1:auto_generated.address_a[6]
address_a[7] => altsyncram_ltc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ltc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ltc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ltc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ltc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ltc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|twoballROM:twoball|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated
address_a[0] => altsyncram_vce2:altsyncram1.address_a[0]
address_a[1] => altsyncram_vce2:altsyncram1.address_a[1]
address_a[2] => altsyncram_vce2:altsyncram1.address_a[2]
address_a[3] => altsyncram_vce2:altsyncram1.address_a[3]
address_a[4] => altsyncram_vce2:altsyncram1.address_a[4]
address_a[5] => altsyncram_vce2:altsyncram1.address_a[5]
address_a[6] => altsyncram_vce2:altsyncram1.address_a[6]
address_a[7] => altsyncram_vce2:altsyncram1.address_a[7]
clock0 => altsyncram_vce2:altsyncram1.clock0
q_a[0] <= altsyncram_vce2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_vce2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_vce2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_vce2:altsyncram1.q_a[3]


|NSPool|twoballROM:twoball|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|altsyncram_vce2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|twoballROM:twoball|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|twoballROM:twoball|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|threeballROM:threeball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|threeballROM:threeball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_fkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_fkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_fkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_fkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_fkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_fkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_fkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fkc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|threeballROM:threeball|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated
address_a[0] => altsyncram_0de2:altsyncram1.address_a[0]
address_a[1] => altsyncram_0de2:altsyncram1.address_a[1]
address_a[2] => altsyncram_0de2:altsyncram1.address_a[2]
address_a[3] => altsyncram_0de2:altsyncram1.address_a[3]
address_a[4] => altsyncram_0de2:altsyncram1.address_a[4]
address_a[5] => altsyncram_0de2:altsyncram1.address_a[5]
address_a[6] => altsyncram_0de2:altsyncram1.address_a[6]
address_a[7] => altsyncram_0de2:altsyncram1.address_a[7]
clock0 => altsyncram_0de2:altsyncram1.clock0
q_a[0] <= altsyncram_0de2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_0de2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_0de2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_0de2:altsyncram1.q_a[3]


|NSPool|threeballROM:threeball|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|altsyncram_0de2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|threeballROM:threeball|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|threeballROM:threeball|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|fourballROM:fourball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|fourballROM:fourball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_hkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_hkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_hkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_hkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_hkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_hkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_hkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hkc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|fourballROM:fourball|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated
address_a[0] => altsyncram_1de2:altsyncram1.address_a[0]
address_a[1] => altsyncram_1de2:altsyncram1.address_a[1]
address_a[2] => altsyncram_1de2:altsyncram1.address_a[2]
address_a[3] => altsyncram_1de2:altsyncram1.address_a[3]
address_a[4] => altsyncram_1de2:altsyncram1.address_a[4]
address_a[5] => altsyncram_1de2:altsyncram1.address_a[5]
address_a[6] => altsyncram_1de2:altsyncram1.address_a[6]
address_a[7] => altsyncram_1de2:altsyncram1.address_a[7]
clock0 => altsyncram_1de2:altsyncram1.clock0
q_a[0] <= altsyncram_1de2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_1de2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_1de2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_1de2:altsyncram1.q_a[3]


|NSPool|fourballROM:fourball|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|altsyncram_1de2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|fourballROM:fourball|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|fourballROM:fourball|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|fiveballROM:fiveball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|fiveballROM:fiveball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_jkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_jkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_jkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_jkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_jkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_jkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_jkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jkc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|fiveballROM:fiveball|altsyncram:altsyncram_component|altsyncram_jkc1:auto_generated
address_a[0] => altsyncram_2de2:altsyncram1.address_a[0]
address_a[1] => altsyncram_2de2:altsyncram1.address_a[1]
address_a[2] => altsyncram_2de2:altsyncram1.address_a[2]
address_a[3] => altsyncram_2de2:altsyncram1.address_a[3]
address_a[4] => altsyncram_2de2:altsyncram1.address_a[4]
address_a[5] => altsyncram_2de2:altsyncram1.address_a[5]
address_a[6] => altsyncram_2de2:altsyncram1.address_a[6]
address_a[7] => altsyncram_2de2:altsyncram1.address_a[7]
clock0 => altsyncram_2de2:altsyncram1.clock0
q_a[0] <= altsyncram_2de2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_2de2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_2de2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_2de2:altsyncram1.q_a[3]


|NSPool|fiveballROM:fiveball|altsyncram:altsyncram_component|altsyncram_jkc1:auto_generated|altsyncram_2de2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|fiveballROM:fiveball|altsyncram:altsyncram_component|altsyncram_jkc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|fiveballROM:fiveball|altsyncram:altsyncram_component|altsyncram_jkc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|sixballROM:sixball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|sixballROM:sixball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_lkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_lkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_lkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_lkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_lkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_lkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_lkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lkc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|sixballROM:sixball|altsyncram:altsyncram_component|altsyncram_lkc1:auto_generated
address_a[0] => altsyncram_3de2:altsyncram1.address_a[0]
address_a[1] => altsyncram_3de2:altsyncram1.address_a[1]
address_a[2] => altsyncram_3de2:altsyncram1.address_a[2]
address_a[3] => altsyncram_3de2:altsyncram1.address_a[3]
address_a[4] => altsyncram_3de2:altsyncram1.address_a[4]
address_a[5] => altsyncram_3de2:altsyncram1.address_a[5]
address_a[6] => altsyncram_3de2:altsyncram1.address_a[6]
address_a[7] => altsyncram_3de2:altsyncram1.address_a[7]
clock0 => altsyncram_3de2:altsyncram1.clock0
q_a[0] <= altsyncram_3de2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3de2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3de2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3de2:altsyncram1.q_a[3]


|NSPool|sixballROM:sixball|altsyncram:altsyncram_component|altsyncram_lkc1:auto_generated|altsyncram_3de2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|sixballROM:sixball|altsyncram:altsyncram_component|altsyncram_lkc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|sixballROM:sixball|altsyncram:altsyncram_component|altsyncram_lkc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|sevenballROM:sevenball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|sevenballROM:sevenball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_nkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_nkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_nkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_nkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_nkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_nkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_nkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nkc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|sevenballROM:sevenball|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated
address_a[0] => altsyncram_4de2:altsyncram1.address_a[0]
address_a[1] => altsyncram_4de2:altsyncram1.address_a[1]
address_a[2] => altsyncram_4de2:altsyncram1.address_a[2]
address_a[3] => altsyncram_4de2:altsyncram1.address_a[3]
address_a[4] => altsyncram_4de2:altsyncram1.address_a[4]
address_a[5] => altsyncram_4de2:altsyncram1.address_a[5]
address_a[6] => altsyncram_4de2:altsyncram1.address_a[6]
address_a[7] => altsyncram_4de2:altsyncram1.address_a[7]
clock0 => altsyncram_4de2:altsyncram1.clock0
q_a[0] <= altsyncram_4de2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_4de2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_4de2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_4de2:altsyncram1.q_a[3]


|NSPool|sevenballROM:sevenball|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|altsyncram_4de2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|sevenballROM:sevenball|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|sevenballROM:sevenball|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|eightballROM:eightball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|eightballROM:eightball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_pkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_pkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_pkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_pkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_pkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_pkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_pkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pkc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|eightballROM:eightball|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated
address_a[0] => altsyncram_5de2:altsyncram1.address_a[0]
address_a[1] => altsyncram_5de2:altsyncram1.address_a[1]
address_a[2] => altsyncram_5de2:altsyncram1.address_a[2]
address_a[3] => altsyncram_5de2:altsyncram1.address_a[3]
address_a[4] => altsyncram_5de2:altsyncram1.address_a[4]
address_a[5] => altsyncram_5de2:altsyncram1.address_a[5]
address_a[6] => altsyncram_5de2:altsyncram1.address_a[6]
address_a[7] => altsyncram_5de2:altsyncram1.address_a[7]
clock0 => altsyncram_5de2:altsyncram1.clock0
q_a[0] <= altsyncram_5de2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_5de2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_5de2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_5de2:altsyncram1.q_a[3]


|NSPool|eightballROM:eightball|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|altsyncram_5de2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|eightballROM:eightball|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|eightballROM:eightball|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|nineballROM:nineball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|nineballROM:nineball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_rkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_rkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_rkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_rkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_rkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_rkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_rkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rkc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|nineballROM:nineball|altsyncram:altsyncram_component|altsyncram_rkc1:auto_generated
address_a[0] => altsyncram_6de2:altsyncram1.address_a[0]
address_a[1] => altsyncram_6de2:altsyncram1.address_a[1]
address_a[2] => altsyncram_6de2:altsyncram1.address_a[2]
address_a[3] => altsyncram_6de2:altsyncram1.address_a[3]
address_a[4] => altsyncram_6de2:altsyncram1.address_a[4]
address_a[5] => altsyncram_6de2:altsyncram1.address_a[5]
address_a[6] => altsyncram_6de2:altsyncram1.address_a[6]
address_a[7] => altsyncram_6de2:altsyncram1.address_a[7]
clock0 => altsyncram_6de2:altsyncram1.clock0
q_a[0] <= altsyncram_6de2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_6de2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_6de2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_6de2:altsyncram1.q_a[3]


|NSPool|nineballROM:nineball|altsyncram:altsyncram_component|altsyncram_rkc1:auto_generated|altsyncram_6de2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|nineballROM:nineball|altsyncram:altsyncram_component|altsyncram_rkc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|nineballROM:nineball|altsyncram:altsyncram_component|altsyncram_rkc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|tenballROM:tenball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|tenballROM:tenball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_bnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_bnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_bnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_bnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_bnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_bnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_bnc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bnc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bnc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bnc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|tenballROM:tenball|altsyncram:altsyncram_component|altsyncram_bnc1:auto_generated
address_a[0] => altsyncram_eee2:altsyncram1.address_a[0]
address_a[1] => altsyncram_eee2:altsyncram1.address_a[1]
address_a[2] => altsyncram_eee2:altsyncram1.address_a[2]
address_a[3] => altsyncram_eee2:altsyncram1.address_a[3]
address_a[4] => altsyncram_eee2:altsyncram1.address_a[4]
address_a[5] => altsyncram_eee2:altsyncram1.address_a[5]
address_a[6] => altsyncram_eee2:altsyncram1.address_a[6]
address_a[7] => altsyncram_eee2:altsyncram1.address_a[7]
clock0 => altsyncram_eee2:altsyncram1.clock0
q_a[0] <= altsyncram_eee2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_eee2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_eee2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_eee2:altsyncram1.q_a[3]


|NSPool|tenballROM:tenball|altsyncram:altsyncram_component|altsyncram_bnc1:auto_generated|altsyncram_eee2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|tenballROM:tenball|altsyncram:altsyncram_component|altsyncram_bnc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|tenballROM:tenball|altsyncram:altsyncram_component|altsyncram_bnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|elevenballROM:elevenball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|elevenballROM:elevenball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_dnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_dnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_dnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_dnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_dnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_dnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_dnc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dnc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dnc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dnc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|elevenballROM:elevenball|altsyncram:altsyncram_component|altsyncram_dnc1:auto_generated
address_a[0] => altsyncram_fee2:altsyncram1.address_a[0]
address_a[1] => altsyncram_fee2:altsyncram1.address_a[1]
address_a[2] => altsyncram_fee2:altsyncram1.address_a[2]
address_a[3] => altsyncram_fee2:altsyncram1.address_a[3]
address_a[4] => altsyncram_fee2:altsyncram1.address_a[4]
address_a[5] => altsyncram_fee2:altsyncram1.address_a[5]
address_a[6] => altsyncram_fee2:altsyncram1.address_a[6]
address_a[7] => altsyncram_fee2:altsyncram1.address_a[7]
clock0 => altsyncram_fee2:altsyncram1.clock0
q_a[0] <= altsyncram_fee2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fee2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fee2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fee2:altsyncram1.q_a[3]


|NSPool|elevenballROM:elevenball|altsyncram:altsyncram_component|altsyncram_dnc1:auto_generated|altsyncram_fee2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|elevenballROM:elevenball|altsyncram:altsyncram_component|altsyncram_dnc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|elevenballROM:elevenball|altsyncram:altsyncram_component|altsyncram_dnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|twelveballROM:twelveball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|twelveballROM:twelveball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_fnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_fnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_fnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_fnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_fnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_fnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_fnc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fnc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fnc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fnc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|twelveballROM:twelveball|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated
address_a[0] => altsyncram_gee2:altsyncram1.address_a[0]
address_a[1] => altsyncram_gee2:altsyncram1.address_a[1]
address_a[2] => altsyncram_gee2:altsyncram1.address_a[2]
address_a[3] => altsyncram_gee2:altsyncram1.address_a[3]
address_a[4] => altsyncram_gee2:altsyncram1.address_a[4]
address_a[5] => altsyncram_gee2:altsyncram1.address_a[5]
address_a[6] => altsyncram_gee2:altsyncram1.address_a[6]
address_a[7] => altsyncram_gee2:altsyncram1.address_a[7]
clock0 => altsyncram_gee2:altsyncram1.clock0
q_a[0] <= altsyncram_gee2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_gee2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_gee2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_gee2:altsyncram1.q_a[3]


|NSPool|twelveballROM:twelveball|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|altsyncram_gee2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|twelveballROM:twelveball|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|twelveballROM:twelveball|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|thirteenballROM:thirteenball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|thirteenballROM:thirteenball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_hnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_hnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_hnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_hnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_hnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_hnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_hnc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hnc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hnc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hnc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|thirteenballROM:thirteenball|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated
address_a[0] => altsyncram_hee2:altsyncram1.address_a[0]
address_a[1] => altsyncram_hee2:altsyncram1.address_a[1]
address_a[2] => altsyncram_hee2:altsyncram1.address_a[2]
address_a[3] => altsyncram_hee2:altsyncram1.address_a[3]
address_a[4] => altsyncram_hee2:altsyncram1.address_a[4]
address_a[5] => altsyncram_hee2:altsyncram1.address_a[5]
address_a[6] => altsyncram_hee2:altsyncram1.address_a[6]
address_a[7] => altsyncram_hee2:altsyncram1.address_a[7]
clock0 => altsyncram_hee2:altsyncram1.clock0
q_a[0] <= altsyncram_hee2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_hee2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_hee2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_hee2:altsyncram1.q_a[3]


|NSPool|thirteenballROM:thirteenball|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated|altsyncram_hee2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|thirteenballROM:thirteenball|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|thirteenballROM:thirteenball|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|fourteenballROM:fourteenball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|fourteenballROM:fourteenball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_jnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_jnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_jnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_jnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_jnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_jnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_jnc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jnc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jnc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jnc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|fourteenballROM:fourteenball|altsyncram:altsyncram_component|altsyncram_jnc1:auto_generated
address_a[0] => altsyncram_iee2:altsyncram1.address_a[0]
address_a[1] => altsyncram_iee2:altsyncram1.address_a[1]
address_a[2] => altsyncram_iee2:altsyncram1.address_a[2]
address_a[3] => altsyncram_iee2:altsyncram1.address_a[3]
address_a[4] => altsyncram_iee2:altsyncram1.address_a[4]
address_a[5] => altsyncram_iee2:altsyncram1.address_a[5]
address_a[6] => altsyncram_iee2:altsyncram1.address_a[6]
address_a[7] => altsyncram_iee2:altsyncram1.address_a[7]
clock0 => altsyncram_iee2:altsyncram1.clock0
q_a[0] <= altsyncram_iee2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_iee2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_iee2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_iee2:altsyncram1.q_a[3]


|NSPool|fourteenballROM:fourteenball|altsyncram:altsyncram_component|altsyncram_jnc1:auto_generated|altsyncram_iee2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|fourteenballROM:fourteenball|altsyncram:altsyncram_component|altsyncram_jnc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|fourteenballROM:fourteenball|altsyncram:altsyncram_component|altsyncram_jnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|fifteenballROM:fifteenball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|fifteenballROM:fifteenball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_lnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_lnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_lnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_lnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_lnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_lnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_lnc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lnc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lnc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lnc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|fifteenballROM:fifteenball|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated
address_a[0] => altsyncram_jee2:altsyncram1.address_a[0]
address_a[1] => altsyncram_jee2:altsyncram1.address_a[1]
address_a[2] => altsyncram_jee2:altsyncram1.address_a[2]
address_a[3] => altsyncram_jee2:altsyncram1.address_a[3]
address_a[4] => altsyncram_jee2:altsyncram1.address_a[4]
address_a[5] => altsyncram_jee2:altsyncram1.address_a[5]
address_a[6] => altsyncram_jee2:altsyncram1.address_a[6]
address_a[7] => altsyncram_jee2:altsyncram1.address_a[7]
clock0 => altsyncram_jee2:altsyncram1.clock0
q_a[0] <= altsyncram_jee2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_jee2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_jee2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_jee2:altsyncram1.q_a[3]


|NSPool|fifteenballROM:fifteenball|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|altsyncram_jee2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|fifteenballROM:fifteenball|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|fifteenballROM:fifteenball|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|cueballROM:cueball
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|cueballROM:cueball|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_35d1:auto_generated.address_a[0]
address_a[1] => altsyncram_35d1:auto_generated.address_a[1]
address_a[2] => altsyncram_35d1:auto_generated.address_a[2]
address_a[3] => altsyncram_35d1:auto_generated.address_a[3]
address_a[4] => altsyncram_35d1:auto_generated.address_a[4]
address_a[5] => altsyncram_35d1:auto_generated.address_a[5]
address_a[6] => altsyncram_35d1:auto_generated.address_a[6]
address_a[7] => altsyncram_35d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_35d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_35d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_35d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_35d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_35d1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|cueballROM:cueball|altsyncram:altsyncram_component|altsyncram_35d1:auto_generated
address_a[0] => altsyncram_ale2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ale2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ale2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ale2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ale2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ale2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ale2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ale2:altsyncram1.address_a[7]
clock0 => altsyncram_ale2:altsyncram1.clock0
q_a[0] <= altsyncram_ale2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ale2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ale2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ale2:altsyncram1.q_a[3]


|NSPool|cueballROM:cueball|altsyncram:altsyncram_component|altsyncram_35d1:auto_generated|altsyncram_ale2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|cueballROM:cueball|altsyncram:altsyncram_component|altsyncram_35d1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|cueballROM:cueball|altsyncram:altsyncram_component|altsyncram_35d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue0:mpoolcue0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|poolcue0:mpoolcue0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_52d1:auto_generated.address_a[0]
address_a[1] => altsyncram_52d1:auto_generated.address_a[1]
address_a[2] => altsyncram_52d1:auto_generated.address_a[2]
address_a[3] => altsyncram_52d1:auto_generated.address_a[3]
address_a[4] => altsyncram_52d1:auto_generated.address_a[4]
address_a[5] => altsyncram_52d1:auto_generated.address_a[5]
address_a[6] => altsyncram_52d1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_52d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_52d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_52d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_52d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_52d1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|poolcue0:mpoolcue0|altsyncram:altsyncram_component|altsyncram_52d1:auto_generated
address_a[0] => altsyncram_hne2:altsyncram1.address_a[0]
address_a[1] => altsyncram_hne2:altsyncram1.address_a[1]
address_a[2] => altsyncram_hne2:altsyncram1.address_a[2]
address_a[3] => altsyncram_hne2:altsyncram1.address_a[3]
address_a[4] => altsyncram_hne2:altsyncram1.address_a[4]
address_a[5] => altsyncram_hne2:altsyncram1.address_a[5]
address_a[6] => altsyncram_hne2:altsyncram1.address_a[6]
clock0 => altsyncram_hne2:altsyncram1.clock0
q_a[0] <= altsyncram_hne2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_hne2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_hne2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_hne2:altsyncram1.q_a[3]


|NSPool|poolcue0:mpoolcue0|altsyncram:altsyncram_component|altsyncram_52d1:auto_generated|altsyncram_hne2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|poolcue0:mpoolcue0|altsyncram:altsyncram_component|altsyncram_52d1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue0:mpoolcue0|altsyncram:altsyncram_component|altsyncram_52d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue45:mpoolcue45
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|poolcue45:mpoolcue45|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_87d1:auto_generated.address_a[0]
address_a[1] => altsyncram_87d1:auto_generated.address_a[1]
address_a[2] => altsyncram_87d1:auto_generated.address_a[2]
address_a[3] => altsyncram_87d1:auto_generated.address_a[3]
address_a[4] => altsyncram_87d1:auto_generated.address_a[4]
address_a[5] => altsyncram_87d1:auto_generated.address_a[5]
address_a[6] => altsyncram_87d1:auto_generated.address_a[6]
address_a[7] => altsyncram_87d1:auto_generated.address_a[7]
address_a[8] => altsyncram_87d1:auto_generated.address_a[8]
address_a[9] => altsyncram_87d1:auto_generated.address_a[9]
address_a[10] => altsyncram_87d1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_87d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_87d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_87d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_87d1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|poolcue45:mpoolcue45|altsyncram:altsyncram_component|altsyncram_87d1:auto_generated
address_a[0] => altsyncram_qte2:altsyncram1.address_a[0]
address_a[1] => altsyncram_qte2:altsyncram1.address_a[1]
address_a[2] => altsyncram_qte2:altsyncram1.address_a[2]
address_a[3] => altsyncram_qte2:altsyncram1.address_a[3]
address_a[4] => altsyncram_qte2:altsyncram1.address_a[4]
address_a[5] => altsyncram_qte2:altsyncram1.address_a[5]
address_a[6] => altsyncram_qte2:altsyncram1.address_a[6]
address_a[7] => altsyncram_qte2:altsyncram1.address_a[7]
address_a[8] => altsyncram_qte2:altsyncram1.address_a[8]
address_a[9] => altsyncram_qte2:altsyncram1.address_a[9]
address_a[10] => altsyncram_qte2:altsyncram1.address_a[10]
clock0 => altsyncram_qte2:altsyncram1.clock0
q_a[0] <= altsyncram_qte2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qte2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qte2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qte2:altsyncram1.q_a[3]


|NSPool|poolcue45:mpoolcue45|altsyncram:altsyncram_component|altsyncram_87d1:auto_generated|altsyncram_qte2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|poolcue45:mpoolcue45|altsyncram:altsyncram_component|altsyncram_87d1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue45:mpoolcue45|altsyncram:altsyncram_component|altsyncram_87d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue90:mpoolcue90
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|poolcue90:mpoolcue90|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a4d1:auto_generated.address_a[0]
address_a[1] => altsyncram_a4d1:auto_generated.address_a[1]
address_a[2] => altsyncram_a4d1:auto_generated.address_a[2]
address_a[3] => altsyncram_a4d1:auto_generated.address_a[3]
address_a[4] => altsyncram_a4d1:auto_generated.address_a[4]
address_a[5] => altsyncram_a4d1:auto_generated.address_a[5]
address_a[6] => altsyncram_a4d1:auto_generated.address_a[6]
address_a[7] => altsyncram_a4d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a4d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a4d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_a4d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_a4d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_a4d1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|poolcue90:mpoolcue90|altsyncram:altsyncram_component|altsyncram_a4d1:auto_generated
address_a[0] => altsyncram_une2:altsyncram1.address_a[0]
address_a[1] => altsyncram_une2:altsyncram1.address_a[1]
address_a[2] => altsyncram_une2:altsyncram1.address_a[2]
address_a[3] => altsyncram_une2:altsyncram1.address_a[3]
address_a[4] => altsyncram_une2:altsyncram1.address_a[4]
address_a[5] => altsyncram_une2:altsyncram1.address_a[5]
address_a[6] => altsyncram_une2:altsyncram1.address_a[6]
address_a[7] => altsyncram_une2:altsyncram1.address_a[7]
clock0 => altsyncram_une2:altsyncram1.clock0
q_a[0] <= altsyncram_une2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_une2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_une2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_une2:altsyncram1.q_a[3]


|NSPool|poolcue90:mpoolcue90|altsyncram:altsyncram_component|altsyncram_a4d1:auto_generated|altsyncram_une2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|poolcue90:mpoolcue90|altsyncram:altsyncram_component|altsyncram_a4d1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue90:mpoolcue90|altsyncram:altsyncram_component|altsyncram_a4d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue135:mpoolcue135
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|poolcue135:mpoolcue135|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8ad1:auto_generated.address_a[0]
address_a[1] => altsyncram_8ad1:auto_generated.address_a[1]
address_a[2] => altsyncram_8ad1:auto_generated.address_a[2]
address_a[3] => altsyncram_8ad1:auto_generated.address_a[3]
address_a[4] => altsyncram_8ad1:auto_generated.address_a[4]
address_a[5] => altsyncram_8ad1:auto_generated.address_a[5]
address_a[6] => altsyncram_8ad1:auto_generated.address_a[6]
address_a[7] => altsyncram_8ad1:auto_generated.address_a[7]
address_a[8] => altsyncram_8ad1:auto_generated.address_a[8]
address_a[9] => altsyncram_8ad1:auto_generated.address_a[9]
address_a[10] => altsyncram_8ad1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8ad1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8ad1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8ad1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8ad1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8ad1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|poolcue135:mpoolcue135|altsyncram:altsyncram_component|altsyncram_8ad1:auto_generated
address_a[0] => altsyncram_ave2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ave2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ave2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ave2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ave2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ave2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ave2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ave2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ave2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ave2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ave2:altsyncram1.address_a[10]
clock0 => altsyncram_ave2:altsyncram1.clock0
q_a[0] <= altsyncram_ave2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ave2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ave2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ave2:altsyncram1.q_a[3]


|NSPool|poolcue135:mpoolcue135|altsyncram:altsyncram_component|altsyncram_8ad1:auto_generated|altsyncram_ave2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|poolcue135:mpoolcue135|altsyncram:altsyncram_component|altsyncram_8ad1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue135:mpoolcue135|altsyncram:altsyncram_component|altsyncram_8ad1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue180:mpoolcue180
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|poolcue180:mpoolcue180|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n8d1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8d1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8d1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8d1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8d1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8d1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8d1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n8d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n8d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n8d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n8d1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|poolcue180:mpoolcue180|altsyncram:altsyncram_component|altsyncram_n8d1:auto_generated
address_a[0] => altsyncram_qqe2:altsyncram1.address_a[0]
address_a[1] => altsyncram_qqe2:altsyncram1.address_a[1]
address_a[2] => altsyncram_qqe2:altsyncram1.address_a[2]
address_a[3] => altsyncram_qqe2:altsyncram1.address_a[3]
address_a[4] => altsyncram_qqe2:altsyncram1.address_a[4]
address_a[5] => altsyncram_qqe2:altsyncram1.address_a[5]
address_a[6] => altsyncram_qqe2:altsyncram1.address_a[6]
clock0 => altsyncram_qqe2:altsyncram1.clock0
q_a[0] <= altsyncram_qqe2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qqe2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qqe2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qqe2:altsyncram1.q_a[3]


|NSPool|poolcue180:mpoolcue180|altsyncram:altsyncram_component|altsyncram_n8d1:auto_generated|altsyncram_qqe2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|poolcue180:mpoolcue180|altsyncram:altsyncram_component|altsyncram_n8d1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue180:mpoolcue180|altsyncram:altsyncram_component|altsyncram_n8d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue225:mpoolcue225
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|poolcue225:mpoolcue225|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9ad1:auto_generated.address_a[0]
address_a[1] => altsyncram_9ad1:auto_generated.address_a[1]
address_a[2] => altsyncram_9ad1:auto_generated.address_a[2]
address_a[3] => altsyncram_9ad1:auto_generated.address_a[3]
address_a[4] => altsyncram_9ad1:auto_generated.address_a[4]
address_a[5] => altsyncram_9ad1:auto_generated.address_a[5]
address_a[6] => altsyncram_9ad1:auto_generated.address_a[6]
address_a[7] => altsyncram_9ad1:auto_generated.address_a[7]
address_a[8] => altsyncram_9ad1:auto_generated.address_a[8]
address_a[9] => altsyncram_9ad1:auto_generated.address_a[9]
address_a[10] => altsyncram_9ad1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9ad1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9ad1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9ad1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9ad1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9ad1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|poolcue225:mpoolcue225|altsyncram:altsyncram_component|altsyncram_9ad1:auto_generated
address_a[0] => altsyncram_bve2:altsyncram1.address_a[0]
address_a[1] => altsyncram_bve2:altsyncram1.address_a[1]
address_a[2] => altsyncram_bve2:altsyncram1.address_a[2]
address_a[3] => altsyncram_bve2:altsyncram1.address_a[3]
address_a[4] => altsyncram_bve2:altsyncram1.address_a[4]
address_a[5] => altsyncram_bve2:altsyncram1.address_a[5]
address_a[6] => altsyncram_bve2:altsyncram1.address_a[6]
address_a[7] => altsyncram_bve2:altsyncram1.address_a[7]
address_a[8] => altsyncram_bve2:altsyncram1.address_a[8]
address_a[9] => altsyncram_bve2:altsyncram1.address_a[9]
address_a[10] => altsyncram_bve2:altsyncram1.address_a[10]
clock0 => altsyncram_bve2:altsyncram1.clock0
q_a[0] <= altsyncram_bve2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_bve2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_bve2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_bve2:altsyncram1.q_a[3]


|NSPool|poolcue225:mpoolcue225|altsyncram:altsyncram_component|altsyncram_9ad1:auto_generated|altsyncram_bve2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|poolcue225:mpoolcue225|altsyncram:altsyncram_component|altsyncram_9ad1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue225:mpoolcue225|altsyncram:altsyncram_component|altsyncram_9ad1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue270:mpoolcue270
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|poolcue270:mpoolcue270|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b7d1:auto_generated.address_a[0]
address_a[1] => altsyncram_b7d1:auto_generated.address_a[1]
address_a[2] => altsyncram_b7d1:auto_generated.address_a[2]
address_a[3] => altsyncram_b7d1:auto_generated.address_a[3]
address_a[4] => altsyncram_b7d1:auto_generated.address_a[4]
address_a[5] => altsyncram_b7d1:auto_generated.address_a[5]
address_a[6] => altsyncram_b7d1:auto_generated.address_a[6]
address_a[7] => altsyncram_b7d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b7d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b7d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b7d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b7d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b7d1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|poolcue270:mpoolcue270|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated
address_a[0] => altsyncram_fpe2:altsyncram1.address_a[0]
address_a[1] => altsyncram_fpe2:altsyncram1.address_a[1]
address_a[2] => altsyncram_fpe2:altsyncram1.address_a[2]
address_a[3] => altsyncram_fpe2:altsyncram1.address_a[3]
address_a[4] => altsyncram_fpe2:altsyncram1.address_a[4]
address_a[5] => altsyncram_fpe2:altsyncram1.address_a[5]
address_a[6] => altsyncram_fpe2:altsyncram1.address_a[6]
address_a[7] => altsyncram_fpe2:altsyncram1.address_a[7]
clock0 => altsyncram_fpe2:altsyncram1.clock0
q_a[0] <= altsyncram_fpe2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fpe2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fpe2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fpe2:altsyncram1.q_a[3]


|NSPool|poolcue270:mpoolcue270|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated|altsyncram_fpe2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|poolcue270:mpoolcue270|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue270:mpoolcue270|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue315:mpoolcue315
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|NSPool|poolcue315:mpoolcue315|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aad1:auto_generated.address_a[0]
address_a[1] => altsyncram_aad1:auto_generated.address_a[1]
address_a[2] => altsyncram_aad1:auto_generated.address_a[2]
address_a[3] => altsyncram_aad1:auto_generated.address_a[3]
address_a[4] => altsyncram_aad1:auto_generated.address_a[4]
address_a[5] => altsyncram_aad1:auto_generated.address_a[5]
address_a[6] => altsyncram_aad1:auto_generated.address_a[6]
address_a[7] => altsyncram_aad1:auto_generated.address_a[7]
address_a[8] => altsyncram_aad1:auto_generated.address_a[8]
address_a[9] => altsyncram_aad1:auto_generated.address_a[9]
address_a[10] => altsyncram_aad1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aad1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aad1:auto_generated.q_a[0]
q_a[1] <= altsyncram_aad1:auto_generated.q_a[1]
q_a[2] <= altsyncram_aad1:auto_generated.q_a[2]
q_a[3] <= altsyncram_aad1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NSPool|poolcue315:mpoolcue315|altsyncram:altsyncram_component|altsyncram_aad1:auto_generated
address_a[0] => altsyncram_cve2:altsyncram1.address_a[0]
address_a[1] => altsyncram_cve2:altsyncram1.address_a[1]
address_a[2] => altsyncram_cve2:altsyncram1.address_a[2]
address_a[3] => altsyncram_cve2:altsyncram1.address_a[3]
address_a[4] => altsyncram_cve2:altsyncram1.address_a[4]
address_a[5] => altsyncram_cve2:altsyncram1.address_a[5]
address_a[6] => altsyncram_cve2:altsyncram1.address_a[6]
address_a[7] => altsyncram_cve2:altsyncram1.address_a[7]
address_a[8] => altsyncram_cve2:altsyncram1.address_a[8]
address_a[9] => altsyncram_cve2:altsyncram1.address_a[9]
address_a[10] => altsyncram_cve2:altsyncram1.address_a[10]
clock0 => altsyncram_cve2:altsyncram1.clock0
q_a[0] <= altsyncram_cve2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_cve2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_cve2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_cve2:altsyncram1.q_a[3]


|NSPool|poolcue315:mpoolcue315|altsyncram:altsyncram_component|altsyncram_aad1:auto_generated|altsyncram_cve2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|NSPool|poolcue315:mpoolcue315|altsyncram:altsyncram_component|altsyncram_aad1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|poolcue315:mpoolcue315|altsyncram:altsyncram_component|altsyncram_aad1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|NSPool|palette:pal
code[0] => Equal0.IN3
code[0] => Equal1.IN0
code[0] => Equal2.IN3
code[0] => Equal3.IN1
code[0] => Equal4.IN3
code[0] => Equal5.IN1
code[0] => Equal6.IN3
code[0] => Equal7.IN2
code[0] => Equal8.IN3
code[0] => Equal9.IN1
code[0] => Equal10.IN3
code[0] => Equal11.IN2
code[0] => Equal12.IN3
code[0] => Equal13.IN2
code[1] => Equal0.IN2
code[1] => Equal1.IN3
code[1] => Equal2.IN0
code[1] => Equal3.IN0
code[1] => Equal4.IN2
code[1] => Equal5.IN3
code[1] => Equal6.IN1
code[1] => Equal7.IN1
code[1] => Equal8.IN2
code[1] => Equal9.IN3
code[1] => Equal10.IN1
code[1] => Equal11.IN1
code[1] => Equal12.IN2
code[1] => Equal13.IN3
code[2] => Equal0.IN1
code[2] => Equal1.IN2
code[2] => Equal2.IN2
code[2] => Equal3.IN3
code[2] => Equal4.IN0
code[2] => Equal5.IN0
code[2] => Equal6.IN0
code[2] => Equal7.IN0
code[2] => Equal8.IN1
code[2] => Equal9.IN2
code[2] => Equal10.IN2
code[2] => Equal11.IN3
code[2] => Equal12.IN1
code[2] => Equal13.IN1
code[3] => Equal0.IN0
code[3] => Equal1.IN1
code[3] => Equal2.IN1
code[3] => Equal3.IN2
code[3] => Equal4.IN1
code[3] => Equal5.IN2
code[3] => Equal6.IN2
code[3] => Equal7.IN3
code[3] => Equal8.IN0
code[3] => Equal9.IN0
code[3] => Equal10.IN0
code[3] => Equal11.IN0
code[3] => Equal12.IN0
code[3] => Equal13.IN0
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|spriteChooser:choose
select[0] => Equal0.IN4
select[0] => Equal2.IN1
select[0] => Equal4.IN4
select[0] => Equal6.IN2
select[0] => Equal8.IN4
select[0] => Equal10.IN2
select[0] => Equal12.IN4
select[0] => Equal14.IN3
select[0] => Equal16.IN4
select[0] => Equal18.IN0
select[0] => Equal20.IN4
select[0] => Equal22.IN1
select[0] => Equal24.IN4
select[0] => Equal26.IN1
select[0] => Equal28.IN4
select[0] => Equal30.IN2
select[0] => Equal32.IN4
select[0] => Equal34.IN1
select[0] => Equal36.IN4
select[0] => Equal38.IN2
select[0] => Equal40.IN4
select[0] => Equal42.IN2
select[0] => Equal44.IN4
select[0] => Equal46.IN3
select[0] => Equal48.IN4
select[1] => Equal0.IN3
select[1] => Equal2.IN4
select[1] => Equal4.IN1
select[1] => Equal6.IN1
select[1] => Equal8.IN3
select[1] => Equal10.IN4
select[1] => Equal12.IN2
select[1] => Equal14.IN2
select[1] => Equal16.IN3
select[1] => Equal18.IN4
select[1] => Equal20.IN0
select[1] => Equal22.IN0
select[1] => Equal24.IN3
select[1] => Equal26.IN4
select[1] => Equal28.IN1
select[1] => Equal30.IN1
select[1] => Equal32.IN3
select[1] => Equal34.IN4
select[1] => Equal36.IN1
select[1] => Equal38.IN1
select[1] => Equal40.IN3
select[1] => Equal42.IN4
select[1] => Equal44.IN2
select[1] => Equal46.IN2
select[1] => Equal48.IN3
select[2] => Equal0.IN2
select[2] => Equal2.IN3
select[2] => Equal4.IN3
select[2] => Equal6.IN4
select[2] => Equal8.IN1
select[2] => Equal10.IN1
select[2] => Equal12.IN1
select[2] => Equal14.IN1
select[2] => Equal16.IN2
select[2] => Equal18.IN3
select[2] => Equal20.IN3
select[2] => Equal22.IN4
select[2] => Equal24.IN0
select[2] => Equal26.IN0
select[2] => Equal28.IN0
select[2] => Equal30.IN0
select[2] => Equal32.IN2
select[2] => Equal34.IN3
select[2] => Equal36.IN3
select[2] => Equal38.IN4
select[2] => Equal40.IN1
select[2] => Equal42.IN1
select[2] => Equal44.IN1
select[2] => Equal46.IN1
select[2] => Equal48.IN2
select[3] => Equal0.IN1
select[3] => Equal2.IN2
select[3] => Equal4.IN2
select[3] => Equal6.IN3
select[3] => Equal8.IN2
select[3] => Equal10.IN3
select[3] => Equal12.IN3
select[3] => Equal14.IN4
select[3] => Equal16.IN1
select[3] => Equal18.IN2
select[3] => Equal20.IN2
select[3] => Equal22.IN3
select[3] => Equal24.IN2
select[3] => Equal26.IN3
select[3] => Equal28.IN3
select[3] => Equal30.IN4
select[3] => Equal32.IN0
select[3] => Equal34.IN0
select[3] => Equal36.IN0
select[3] => Equal38.IN0
select[3] => Equal40.IN0
select[3] => Equal42.IN0
select[3] => Equal44.IN0
select[3] => Equal46.IN0
select[3] => Equal48.IN1
select[4] => Equal0.IN0
select[4] => Equal2.IN0
select[4] => Equal4.IN0
select[4] => Equal6.IN0
select[4] => Equal8.IN0
select[4] => Equal10.IN0
select[4] => Equal12.IN0
select[4] => Equal14.IN0
select[4] => Equal16.IN0
select[4] => Equal18.IN1
select[4] => Equal20.IN1
select[4] => Equal22.IN2
select[4] => Equal24.IN1
select[4] => Equal26.IN2
select[4] => Equal28.IN2
select[4] => Equal30.IN3
select[4] => Equal32.IN1
select[4] => Equal34.IN2
select[4] => Equal36.IN2
select[4] => Equal38.IN3
select[4] => Equal40.IN2
select[4] => Equal42.IN3
select[4] => Equal44.IN3
select[4] => Equal46.IN4
select[4] => Equal48.IN0
collision[0] => always0.IN1
collision[1] => always0.IN1
collision[2] => always0.IN1
collision[3] => always0.IN1
collision[4] => always0.IN1
collision[5] => always0.IN1
collision[6] => always0.IN1
collision[7] => always0.IN1
collision[8] => always0.IN1
collision[9] => always0.IN1
collision[10] => always0.IN1
collision[11] => always0.IN1
collision[12] => always0.IN1
collision[13] => always0.IN1
collision[14] => always0.IN1
collision[15] => always0.IN1
collision[16] => ~NO_FANOUT~
codept[0] => code.DATAA
codept[1] => code.DATAA
codept[2] => code.DATAA
codept[3] => code.DATAA
code1b[0] => code.DATAB
code1b[0] => code.DATAB
code1b[0] => Equal19.IN3
code1b[1] => code.DATAB
code1b[1] => code.DATAB
code1b[1] => Equal19.IN2
code1b[2] => code.DATAB
code1b[2] => code.DATAB
code1b[2] => Equal19.IN1
code1b[3] => code.DATAB
code1b[3] => code.DATAB
code1b[3] => Equal19.IN0
code2b[0] => code.DATAB
code2b[0] => code.DATAB
code2b[0] => Equal21.IN3
code2b[1] => code.DATAB
code2b[1] => code.DATAB
code2b[1] => Equal21.IN2
code2b[2] => code.DATAB
code2b[2] => code.DATAB
code2b[2] => Equal21.IN1
code2b[3] => code.DATAB
code2b[3] => code.DATAB
code2b[3] => Equal21.IN0
code3b[0] => code.DATAB
code3b[0] => code.DATAB
code3b[0] => Equal23.IN3
code3b[1] => code.DATAB
code3b[1] => code.DATAB
code3b[1] => Equal23.IN2
code3b[2] => code.DATAB
code3b[2] => code.DATAB
code3b[2] => Equal23.IN1
code3b[3] => code.DATAB
code3b[3] => code.DATAB
code3b[3] => Equal23.IN0
code4b[0] => code.DATAB
code4b[0] => code.DATAB
code4b[0] => Equal25.IN3
code4b[1] => code.DATAB
code4b[1] => code.DATAB
code4b[1] => Equal25.IN2
code4b[2] => code.DATAB
code4b[2] => code.DATAB
code4b[2] => Equal25.IN1
code4b[3] => code.DATAB
code4b[3] => code.DATAB
code4b[3] => Equal25.IN0
code5b[0] => code.DATAB
code5b[0] => code.DATAB
code5b[0] => Equal27.IN3
code5b[1] => code.DATAB
code5b[1] => code.DATAB
code5b[1] => Equal27.IN2
code5b[2] => code.DATAB
code5b[2] => code.DATAB
code5b[2] => Equal27.IN1
code5b[3] => code.DATAB
code5b[3] => code.DATAB
code5b[3] => Equal27.IN0
code6b[0] => code.DATAB
code6b[0] => code.DATAB
code6b[0] => Equal29.IN3
code6b[1] => code.DATAB
code6b[1] => code.DATAB
code6b[1] => Equal29.IN2
code6b[2] => code.DATAB
code6b[2] => code.DATAB
code6b[2] => Equal29.IN1
code6b[3] => code.DATAB
code6b[3] => code.DATAB
code6b[3] => Equal29.IN0
code7b[0] => code.DATAB
code7b[0] => code.DATAB
code7b[0] => Equal31.IN3
code7b[1] => code.DATAB
code7b[1] => code.DATAB
code7b[1] => Equal31.IN2
code7b[2] => code.DATAB
code7b[2] => code.DATAB
code7b[2] => Equal31.IN1
code7b[3] => code.DATAB
code7b[3] => code.DATAB
code7b[3] => Equal31.IN0
code8b[0] => code.DATAB
code8b[0] => code.DATAB
code8b[0] => Equal33.IN3
code8b[1] => code.DATAB
code8b[1] => code.DATAB
code8b[1] => Equal33.IN2
code8b[2] => code.DATAB
code8b[2] => code.DATAB
code8b[2] => Equal33.IN1
code8b[3] => code.DATAB
code8b[3] => code.DATAB
code8b[3] => Equal33.IN0
code9b[0] => code.DATAB
code9b[0] => code.DATAB
code9b[0] => Equal35.IN3
code9b[1] => code.DATAB
code9b[1] => code.DATAB
code9b[1] => Equal35.IN2
code9b[2] => code.DATAB
code9b[2] => code.DATAB
code9b[2] => Equal35.IN1
code9b[3] => code.DATAB
code9b[3] => code.DATAB
code9b[3] => Equal35.IN0
code10b[0] => code.DATAB
code10b[0] => code.DATAB
code10b[0] => Equal37.IN3
code10b[1] => code.DATAB
code10b[1] => code.DATAB
code10b[1] => Equal37.IN2
code10b[2] => code.DATAB
code10b[2] => code.DATAB
code10b[2] => Equal37.IN1
code10b[3] => code.DATAB
code10b[3] => code.DATAB
code10b[3] => Equal37.IN0
code11b[0] => code.DATAB
code11b[0] => code.DATAB
code11b[0] => Equal39.IN3
code11b[1] => code.DATAB
code11b[1] => code.DATAB
code11b[1] => Equal39.IN2
code11b[2] => code.DATAB
code11b[2] => code.DATAB
code11b[2] => Equal39.IN1
code11b[3] => code.DATAB
code11b[3] => code.DATAB
code11b[3] => Equal39.IN0
code12b[0] => code.DATAB
code12b[0] => code.DATAB
code12b[0] => Equal41.IN3
code12b[1] => code.DATAB
code12b[1] => code.DATAB
code12b[1] => Equal41.IN2
code12b[2] => code.DATAB
code12b[2] => code.DATAB
code12b[2] => Equal41.IN1
code12b[3] => code.DATAB
code12b[3] => code.DATAB
code12b[3] => Equal41.IN0
code13b[0] => code.DATAB
code13b[0] => code.DATAB
code13b[0] => Equal43.IN3
code13b[1] => code.DATAB
code13b[1] => code.DATAB
code13b[1] => Equal43.IN2
code13b[2] => code.DATAB
code13b[2] => code.DATAB
code13b[2] => Equal43.IN1
code13b[3] => code.DATAB
code13b[3] => code.DATAB
code13b[3] => Equal43.IN0
code14b[0] => code.DATAB
code14b[0] => code.DATAB
code14b[0] => Equal45.IN3
code14b[1] => code.DATAB
code14b[1] => code.DATAB
code14b[1] => Equal45.IN2
code14b[2] => code.DATAB
code14b[2] => code.DATAB
code14b[2] => Equal45.IN1
code14b[3] => code.DATAB
code14b[3] => code.DATAB
code14b[3] => Equal45.IN0
code15b[0] => code.DATAB
code15b[0] => code.DATAB
code15b[0] => Equal47.IN3
code15b[1] => code.DATAB
code15b[1] => code.DATAB
code15b[1] => Equal47.IN2
code15b[2] => code.DATAB
code15b[2] => code.DATAB
code15b[2] => Equal47.IN1
code15b[3] => code.DATAB
code15b[3] => code.DATAB
code15b[3] => Equal47.IN0
codecue[0] => code.DATAB
codecue[0] => code.DATAB
codecue[0] => Equal1.IN3
codecue[0] => Equal49.IN3
codecue[1] => code.DATAB
codecue[1] => code.DATAB
codecue[1] => Equal1.IN2
codecue[1] => Equal49.IN2
codecue[2] => code.DATAB
codecue[2] => code.DATAB
codecue[2] => Equal1.IN1
codecue[2] => Equal49.IN1
codecue[3] => code.DATAB
codecue[3] => code.DATAB
codecue[3] => Equal1.IN0
codecue[3] => Equal49.IN0
codep1cue[0] => code.DATAB
codep1cue[0] => Equal3.IN3
codep1cue[1] => code.DATAB
codep1cue[1] => Equal3.IN2
codep1cue[2] => code.DATAB
codep1cue[2] => Equal3.IN1
codep1cue[3] => code.DATAB
codep1cue[3] => Equal3.IN0
codep1cue45[0] => code.DATAB
codep1cue45[0] => Equal5.IN3
codep1cue45[1] => code.DATAB
codep1cue45[1] => Equal5.IN2
codep1cue45[2] => code.DATAB
codep1cue45[2] => Equal5.IN1
codep1cue45[3] => code.DATAB
codep1cue45[3] => Equal5.IN0
codep1cue90[0] => code.DATAB
codep1cue90[0] => Equal7.IN3
codep1cue90[1] => code.DATAB
codep1cue90[1] => Equal7.IN2
codep1cue90[2] => code.DATAB
codep1cue90[2] => Equal7.IN1
codep1cue90[3] => code.DATAB
codep1cue90[3] => Equal7.IN0
codep1cue135[0] => code.DATAB
codep1cue135[0] => Equal9.IN3
codep1cue135[1] => code.DATAB
codep1cue135[1] => Equal9.IN2
codep1cue135[2] => code.DATAB
codep1cue135[2] => Equal9.IN1
codep1cue135[3] => code.DATAB
codep1cue135[3] => Equal9.IN0
codep1cue180[0] => code.DATAB
codep1cue180[0] => Equal11.IN3
codep1cue180[1] => code.DATAB
codep1cue180[1] => Equal11.IN2
codep1cue180[2] => code.DATAB
codep1cue180[2] => Equal11.IN1
codep1cue180[3] => code.DATAB
codep1cue180[3] => Equal11.IN0
codep1cue225[0] => code.DATAB
codep1cue225[0] => Equal13.IN3
codep1cue225[1] => code.DATAB
codep1cue225[1] => Equal13.IN2
codep1cue225[2] => code.DATAB
codep1cue225[2] => Equal13.IN1
codep1cue225[3] => code.DATAB
codep1cue225[3] => Equal13.IN0
codep1cue270[0] => code.DATAB
codep1cue270[0] => Equal15.IN3
codep1cue270[1] => code.DATAB
codep1cue270[1] => Equal15.IN2
codep1cue270[2] => code.DATAB
codep1cue270[2] => Equal15.IN1
codep1cue270[3] => code.DATAB
codep1cue270[3] => Equal15.IN0
codep1cue315[0] => code.DATAB
codep1cue315[0] => Equal17.IN3
codep1cue315[1] => code.DATAB
codep1cue315[1] => Equal17.IN2
codep1cue315[2] => code.DATAB
codep1cue315[2] => Equal17.IN1
codep1cue315[3] => code.DATAB
codep1cue315[3] => Equal17.IN0
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|HexDriver:hex_inst_0
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|NSPool|HexDriver:hex_inst_1
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


