library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ProjFinal_Demo is
	port( SW			:	in	std_logic_vector(17 downto 0);
			CLOCK_50 :	in	std_logic;
			LEDR		:	out std_logic_vector(17 downto 0));
end ProjFinal_Demo;

architecture Shell of ProjFinal_Demo is

	signal clock:	std_logic;
	signal s_trig:	std_logic;
	signal s_address: std_logic_vector(1 downto 0);
	signal s_word:	std_logic_vector(2 downto 0);
	
begin

	divisor:	entity work.clkDividerN(Behavioral)
					generic map(divFactor	=> 50000000)
					port map ( 	clkIn			=>	CLOCK_50,
									clkOut		=>	clock);
									
	shift:	entity work.Switch(Behavioral)
					port map (	clk	=> clock,
									sw0	=> SW(0),
									sw1	=> SW(1),	
									sw2	=> SW(2),	
									sw3	=> SW(3),	
									sw4	=> SW(4),	
									sw5	=> SW(5),	
									sw6	=> SW(6),	
									sw7	=> SW(7),
									trig	=> s_trig;
									address => s_address;
									word	=> s_word);
									
	--CUnit:	entity worl.ControlUnit1(Behavioral)
					---port map (	clk	=> clock,
									
									
end Shell;