// Seed: 1048863536
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output real id_5
);
  logic id_6;
  logic id_7;
  logic id_8;
  always @(posedge id_7 or(1 < id_0)) begin
    SystemTFIdentifier;
  end
endmodule
