#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar  1 23:05:10 2021
# Process ID: 16080
# Current directory: C:/Bachelor1/spi/spi_dec
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8704 C:\Bachelor1\spi\spi_dec\spi_dec.xpr
# Log file: C:/Bachelor1/spi/spi_dec/vivado.log
# Journal file: C:/Bachelor1/spi/spi_dec\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Bachelor1/spi/spi_dec/spi_dec.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.461 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_spi_main_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_spi_main_behav xil_defaultlib.tb_spi_main -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_spi_main_behav xil_defaultlib.tb_spi_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_main_behav -key {Behavioral:sim_1:Functional:tb_spi_main} -tclbatch {tb_spi_main.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1029.461 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_spi_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/spi_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_spi_main_behav xil_defaultlib.tb_spi_main -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_spi_main_behav xil_defaultlib.tb_spi_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_main [spi_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_main
Built simulation snapshot tb_spi_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_main_behav -key {Behavioral:sim_1:Functional:tb_spi_main} -tclbatch {tb_spi_main.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1029.461 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_spi_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/spi_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_spi_main_behav xil_defaultlib.tb_spi_main -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_spi_main_behav xil_defaultlib.tb_spi_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_main [spi_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_main
Built simulation snapshot tb_spi_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_main_behav -key {Behavioral:sim_1:Functional:tb_spi_main} -tclbatch {tb_spi_main.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.461 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_sig_synch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
WARNING: Simulation object /tb_spi_main/UUT/clk was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/mosi_in was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/mosi was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/sck_in was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/sck was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/miso_in was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/miso was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/ss_in was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/pos_edge_ss was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/neg_edge_ss was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/ss was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/state was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/bit_cnt was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/byte_cnt was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/mosi_data was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/miso_reg was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/display_data was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/mosi_data was not found in the design.
WARNING: Simulation object /tb_spi_main/UUT/miso_data was not found in the design.
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.461 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1029.461 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.461 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.461 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.461 ; gain = 0.000
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Bachelor1/spi/spi_dec/vivado_pid16080.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.266 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1524.266 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.266 ; gain = 0.000
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.266 ; gain = 0.000
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Bachelor1/spi/spi_dec/vivado_pid16080.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.266 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1524.266 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1524.266 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.266 ; gain = 0.000
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1524.266 ; gain = 0.000
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1524.266 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.266 ; gain = 0.000
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.8 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.75 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar  2 11:38:51 2021] Launched synth_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar  2 11:41:55 2021] Launched impl_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  2 11:47:05 2021] Launched impl_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1524.266 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37B08A
open_hw_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2653.059 ; gain = 1128.793
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.547 ; gain = 30.207
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object p_1_in was not found in the design.
set_property CONTROL.CAPTURE_MODE BASIC [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sck -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-02 11:49:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-02 11:49:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Bachelor1/spi/spi_dec/spi_dec.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property top tb_spi_main [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Mar  2 12:16:04 2021] Launched synth_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/synth_1/runme.log
[Tue Mar  2 12:16:04 2021] Launched impl_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  2 12:21:32 2021] Launched impl_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-02 12:24:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-02 12:24:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Bachelor1/spi/spi_dec/spi_dec.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-02 12:27:59
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-02 12:28:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Bachelor1/spi/spi_dec/spi_dec.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2838.297 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-02 12:42:58
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Mar-02 12:43:08
INFO: [Labtools 27-2213] The ILA core 'hw_ila_1' captured one window with '12811' samples.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Bachelor1/spi/spi_dec/spi_dec.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2838.297 ; gain = 0.000
save_wave_config {C:/Bachelor1/spi/spi_dec/spi_dec.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  2 12:51:56 2021...
