// Seed: 2324854492
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  assign id_0 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    input wor id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    input supply0 id_7
    , id_15,
    input tri0 id_8,
    output tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    input supply0 id_13
);
  initial begin : LABEL_0
    @(id_12 or id_8 == -1'd0) begin : LABEL_1
      id_15 = id_0;
    end
  end
  module_0 modCall_1 (
      id_5,
      id_11
  );
endmodule
