
*** Running vivado
    with args -log design_1_BoundIDctMatrix_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BoundIDctMatrix_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_BoundIDctMatrix_0_1.tcl -notrace
Command: synth_design -top design_1_BoundIDctMatrix_0_1 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1223] The version limit for your license is '2018.05' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16365 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1608.531 ; gain = 0.000 ; free physical = 4041 ; free virtual = 17186
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_BoundIDctMatrix_0_1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_BoundIDctMatrix_0_1/synth/design_1_BoundIDctMatrix_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:12]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state17 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 18'b100000000000000000 
	Parameter C_S_AXI_BUS_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_CTRL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_SRC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_SRC_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_BUS_DST_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_BUS_DST_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_DST_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_DST_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_DST_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_BUS_SRC_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUS_DST_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:226]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_CTRL_s_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_MATRIX_DATA_0 bound to: 5'b10000 
	Parameter ADDR_MATRIX_DATA_1 bound to: 5'b10100 
	Parameter ADDR_MATRIX_CTRL bound to: 5'b11000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_CTRL_s_axi.v:199]
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_CTRL_s_axi' (1#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_SRC_s_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_SRC_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BOUND_DATA_0 bound to: 5'b10000 
	Parameter ADDR_BOUND_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_SRC_s_axi.v:165]
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_SRC_s_axi' (2#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_SRC_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_throttl' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_throttl' (3#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_write' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_fifo' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_fifo' (4#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_reg_slice' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:295]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_reg_slice' (5#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized0' (5#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_buffer' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_buffer' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized1' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized2' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized2' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_write' (7#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_read' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_buffer__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_buffer__parameterized0' (7#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_reg_slice__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_reg_slice__parameterized0' (7#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi_read' (8#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_BUS_DST_m_axi' (9#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'BoundIDctMatrix_mbkb' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_mbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix_mbkb' (10#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_mbkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2455]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2457]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2499]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2511]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2535]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2595]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:2611]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'BoundIDctMatrix' (11#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_BoundIDctMatrix_0_1' (12#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_BoundIDctMatrix_0_1/synth/design_1_BoundIDctMatrix_0_1.v:58]
WARNING: [Synth 8-3331] design BoundIDctMatrix_mbkb has unconnected port din32[5]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1608.535 ; gain = 0.004 ; free physical = 3824 ; free virtual = 16970
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1608.535 ; gain = 0.004 ; free physical = 3787 ; free virtual = 16932
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_BoundIDctMatrix_0_1/constraints/BoundIDctMatrix_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_BoundIDctMatrix_0_1/constraints/BoundIDctMatrix_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_BoundIDctMatrix_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_BoundIDctMatrix_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2263.879 ; gain = 1.996 ; free physical = 1275 ; free virtual = 14424
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 2263.879 ; gain = 655.348 ; free physical = 992 ; free virtual = 14150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 2263.879 ; gain = 655.348 ; free physical = 991 ; free virtual = 14149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_BoundIDctMatrix_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 2263.879 ; gain = 655.348 ; free physical = 990 ; free virtual = 14148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'BoundIDctMatrix_BUS_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'BoundIDctMatrix_BUS_SRC_s_axi'
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:1161]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_3090_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_3350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_4698_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3102_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar6_reg_3059_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:1077]
WARNING: [Synth 8-6014] Unused sequential element indvar_reg_573_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:1085]
WARNING: [Synth 8-6014] Unused sequential element k_reg_3048_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:1605]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'BoundIDctMatrix_BUS_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'BoundIDctMatrix_BUS_SRC_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 2263.879 ; gain = 655.348 ; free physical = 902 ; free virtual = 14060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     52 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               96 Bit    Registers := 6     
	               64 Bit    Registers := 10    
	               62 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 108   
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 69    
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 112   
	   2 Input     18 Bit        Muxes := 1     
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 27    
	   5 Input      2 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 170   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BoundIDctMatrix_BUS_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BoundIDctMatrix_BUS_SRC_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BoundIDctMatrix_BUS_DST_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BoundIDctMatrix_BUS_DST_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BoundIDctMatrix_BUS_DST_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BoundIDctMatrix_BUS_DST_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BoundIDctMatrix_BUS_DST_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module BoundIDctMatrix_BUS_DST_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BoundIDctMatrix_BUS_DST_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module BoundIDctMatrix_BUS_DST_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module BoundIDctMatrix_mbkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
Module BoundIDctMatrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 99    
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 80    
	   2 Input     18 Bit        Muxes := 1     
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 114   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_resp/pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:2119]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element buff_rdata/usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix_BUS_DST_m_axi.v:1161]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element indvar_reg_573_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:1085]
WARNING: [Synth 8-6014] Unused sequential element k_reg_3048_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:1605]
WARNING: [Synth 8-6014] Unused sequential element indvar6_reg_3059_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/c89d/hdl/verilog/BoundIDctMatrix.v:1077]
WARNING: [Synth 8-3331] design BoundIDctMatrix_mbkb has unconnected port din32[5]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design BoundIDctMatrix_BUS_DST_m_axi has unconnected port I_ARLOCK[0]
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[70] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/rs_wreq/data_p2_reg[70] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/k_1_s_fu_4692_p2_inferred/\k_reg_3048_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/k_1_s_fu_4692_p2_inferred/\k_reg_3048_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/k_1_s_fu_4692_p2_inferred/\k_reg_3048_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/k_1_s_fu_4692_p2_inferred/\k_reg_3048_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[95]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[93]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[94]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[92]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[91]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[90]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[89]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[88]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[87]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[86]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[85]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[84]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[83]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[82]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[81]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[80]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[79]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[78]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[77]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[76]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[75]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[74]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[73]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[72]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[71]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p1_reg[70] )
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[69]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[68]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[67]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[66]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[65]' (FDE) to 'inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p1_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/rs_wreq/data_p1_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/rs_wreq/data_p1_reg[64] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[70]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[64]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[70]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[64]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[62]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[70]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[64]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[70]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[64]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[62]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[62]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_BUS_DST_ARREADY_reg) is unused and will be removed from module BoundIDctMatrix.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_BUS_DST_AWREADY_reg) is unused and will be removed from module BoundIDctMatrix.
WARNING: [Synth 8-3332] Sequential element (k_reg_3048_reg[3]) is unused and will be removed from module BoundIDctMatrix.
WARNING: [Synth 8-3332] Sequential element (k_reg_3048_reg[2]) is unused and will be removed from module BoundIDctMatrix.
WARNING: [Synth 8-3332] Sequential element (k_reg_3048_reg[1]) is unused and will be removed from module BoundIDctMatrix.
WARNING: [Synth 8-3332] Sequential element (k_reg_3048_reg[0]) is unused and will be removed from module BoundIDctMatrix.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_read/fifo_rreq/q_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/fifo_wreq/q_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/BoundIDctMatrix_BUS_DST_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[64]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/q_reg[5]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[64]) is unused and will be removed from module BoundIDctMatrix_BUS_DST_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:02:11 . Memory (MB): peak = 2263.879 ; gain = 655.348 ; free physical = 181 ; free virtual = 12641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|BoundIDctMatrix_BUS_DST_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|BoundIDctMatrix_BUS_DST_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:03:54 . Memory (MB): peak = 2941.785 ; gain = 1333.254 ; free physical = 2311 ; free virtual = 12300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:04:02 . Memory (MB): peak = 3022.949 ; gain = 1414.418 ; free physical = 2032 ; free virtual = 12159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|BoundIDctMatrix_BUS_DST_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|BoundIDctMatrix_BUS_DST_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
WARNING: [Synth 8-3332] Sequential element (BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix.
WARNING: [Synth 8-3332] Sequential element (BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]) is unused and will be removed from module BoundIDctMatrix.
INFO: [Synth 8-4480] The timing for the instance inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:04:10 . Memory (MB): peak = 3050.004 ; gain = 1441.473 ; free physical = 3514 ; free virtual = 13716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:04:11 . Memory (MB): peak = 3050.008 ; gain = 1441.477 ; free physical = 3455 ; free virtual = 13658
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:04:11 . Memory (MB): peak = 3050.008 ; gain = 1441.477 ; free physical = 3451 ; free virtual = 13654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:04:13 . Memory (MB): peak = 3050.008 ; gain = 1441.477 ; free physical = 3441 ; free virtual = 13646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:04:13 . Memory (MB): peak = 3050.008 ; gain = 1441.477 ; free physical = 3441 ; free virtual = 13646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:04:14 . Memory (MB): peak = 3050.008 ; gain = 1441.477 ; free physical = 3433 ; free virtual = 13637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:04:14 . Memory (MB): peak = 3050.008 ; gain = 1441.477 ; free physical = 3431 ; free virtual = 13635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    94|
|2     |LUT1     |    41|
|3     |LUT2     |   141|
|4     |LUT3     |  1821|
|5     |LUT4     |   478|
|6     |LUT5     |   338|
|7     |LUT6     |  1862|
|8     |MUXF7    |   128|
|9     |RAMB18E2 |     2|
|10    |SRL16E   |   132|
|11    |FDRE     |  5049|
|12    |FDSE     |     8|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------------------------------+------+
|      |Instance                             |Module                                                  |Cells |
+------+-------------------------------------+--------------------------------------------------------+------+
|1     |top                                  |                                                        | 10094|
|2     |  inst                               |BoundIDctMatrix                                         | 10094|
|3     |    BoundIDctMatrix_BUS_CTRL_s_axi_U |BoundIDctMatrix_BUS_CTRL_s_axi                          |   249|
|4     |    BoundIDctMatrix_BUS_DST_m_axi_U  |BoundIDctMatrix_BUS_DST_m_axi                           |  3857|
|5     |      bus_read                       |BoundIDctMatrix_BUS_DST_m_axi_read                      |  2462|
|6     |        buff_rdata                   |BoundIDctMatrix_BUS_DST_m_axi_buffer__parameterized0    |   172|
|7     |        fifo_rctl                    |BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized1_0    |    98|
|8     |        fifo_rreq                    |BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized0_1    |   165|
|9     |        rs_rdata                     |BoundIDctMatrix_BUS_DST_m_axi_reg_slice__parameterized0 |  1185|
|10    |        rs_rreq                      |BoundIDctMatrix_BUS_DST_m_axi_reg_slice_2               |   198|
|11    |      bus_write                      |BoundIDctMatrix_BUS_DST_m_axi_write                     |  1376|
|12    |        buff_wdata                   |BoundIDctMatrix_BUS_DST_m_axi_buffer                    |   187|
|13    |        \bus_equal_gen.fifo_burst    |BoundIDctMatrix_BUS_DST_m_axi_fifo                      |   112|
|14    |        fifo_resp                    |BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized1      |    25|
|15    |        fifo_resp_to_user            |BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized2      |    20|
|16    |        fifo_wreq                    |BoundIDctMatrix_BUS_DST_m_axi_fifo__parameterized0      |   163|
|17    |        rs_wreq                      |BoundIDctMatrix_BUS_DST_m_axi_reg_slice                 |   198|
|18    |      wreq_throttl                   |BoundIDctMatrix_BUS_DST_m_axi_throttl                   |    19|
|19    |    BoundIDctMatrix_BUS_SRC_s_axi_U  |BoundIDctMatrix_BUS_SRC_s_axi                           |   118|
|20    |    BoundIDctMatrix_mbkb_U1          |BoundIDctMatrix_mbkb                                    |   416|
+------+-------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:04:14 . Memory (MB): peak = 3050.008 ; gain = 1441.477 ; free physical = 3431 ; free virtual = 13635
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:03:13 . Memory (MB): peak = 3050.008 ; gain = 786.133 ; free physical = 3472 ; free virtual = 13676
Synthesis Optimization Complete : Time (s): cpu = 00:02:15 ; elapsed = 00:04:14 . Memory (MB): peak = 3050.012 ; gain = 1441.477 ; free physical = 3480 ; free virtual = 13684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 300 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:04:22 . Memory (MB): peak = 3082.023 ; gain = 1501.004 ; free physical = 5102 ; free virtual = 15319
INFO: [Common 17-1381] The checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_BoundIDctMatrix_0_1_synth_1/design_1_BoundIDctMatrix_0_1.dcp' has been generated.
