

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Thu Jun 15 00:37:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       unroll_complete
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.619 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.33>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic_fixed.cpp:8]   --->   Operation 7 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %theta_V_read, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%select_ln24 = select i1 %tmp, i12 804, i12 -804" [cordic_fixed.cpp:24]   --->   Operation 9 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln24 = add i12 %theta_V_read, %select_ln24" [cordic_fixed.cpp:24]   --->   Operation 10 'add' 'add_ln24' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln24, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 11 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln1496_1)   --->   "%select_ln703 = select i1 %tmp, i10 -92, i10 311" [cordic_fixed.cpp:26]   --->   Operation 12 'select' 'select_ln703' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln1496)   --->   "%select_ln703_1 = select i1 %tmp, i11 -311, i11 931" [cordic_fixed.cpp:27]   --->   Operation 13 'select' 'select_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln1496_1)   --->   "%select_ln703_2 = select i1 %tmp, i10 310, i10 -93" [cordic_fixed.cpp:33]   --->   Operation 14 'select' 'select_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln1496)   --->   "%select_ln703_3 = select i1 %tmp, i11 -931, i11 311" [cordic_fixed.cpp:34]   --->   Operation 15 'select' 'select_ln703_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln1496 = select i1 %tmp_1, i11 %select_ln703_3, i11 %select_ln703_1" [cordic_fixed.cpp:24]   --->   Operation 16 'select' 'select_ln1496' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1496 = sext i11 %select_ln1496 to i12" [cordic_fixed.cpp:24]   --->   Operation 17 'sext' 'sext_ln1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln1496_1 = select i1 %tmp_1, i10 %select_ln703_2, i10 %select_ln703" [cordic_fixed.cpp:24]   --->   Operation 18 'select' 'select_ln1496_1' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i10 %select_ln1496_1 to i11" [cordic_fixed.cpp:24]   --->   Operation 19 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln24, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 20 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.45ns)   --->   "%select_ln1496_2 = select i1 %tmp_2, i12 948, i12 0" [cordic_fixed.cpp:24]   --->   Operation 21 'select' 'select_ln1496_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496 = add i12 -474, %add_ln24" [cordic_fixed.cpp:24]   --->   Operation 22 'add' 'add_ln1496' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_1 = add i12 %select_ln1496_2, %add_ln1496" [cordic_fixed.cpp:24]   --->   Operation 23 'add' 'add_ln1496_1' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %select_ln1496_1, i32 2, i32 9)" [cordic_fixed.cpp:20]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i8 %lshr_ln to i12" [cordic_fixed.cpp:20]   --->   Operation 25 'zext' 'zext_ln1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %select_ln1496, i32 2, i32 10)" [cordic_fixed.cpp:24]   --->   Operation 26 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1496_1 = sext i9 %tmp_3 to i11" [cordic_fixed.cpp:24]   --->   Operation 27 'sext' 'sext_ln1496_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_1, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 28 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.93ns)   --->   "%sub_ln703 = sub i11 %zext_ln1496, %sext_ln1496_1" [cordic_fixed.cpp:26]   --->   Operation 29 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%add_ln703 = add i12 %zext_ln1371, %sext_ln1496" [cordic_fixed.cpp:27]   --->   Operation 30 'add' 'add_ln703' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.93ns)   --->   "%add_ln703_1 = add i11 %sext_ln1496_1, %zext_ln1496" [cordic_fixed.cpp:33]   --->   Operation 31 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.94ns)   --->   "%sub_ln703_1 = sub i12 %sext_ln1496, %zext_ln1371" [cordic_fixed.cpp:34]   --->   Operation 32 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.43ns)   --->   "%select_ln1496_3 = select i1 %tmp_4, i12 %sub_ln703_1, i12 %add_ln703" [cordic_fixed.cpp:24]   --->   Operation 33 'select' 'select_ln1496_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%select_ln1496_4 = select i1 %tmp_4, i11 %add_ln703_1, i11 %sub_ln703" [cordic_fixed.cpp:24]   --->   Operation 34 'select' 'select_ln1496_4' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1496_1 = zext i11 %select_ln1496_4 to i12" [cordic_fixed.cpp:24]   --->   Operation 35 'zext' 'zext_ln1496_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_1, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 36 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.47ns)   --->   "%select_ln1496_5 = select i1 %tmp_5, i12 500, i12 0" [cordic_fixed.cpp:24]   --->   Operation 37 'select' 'select_ln1496_5' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_2 = add i12 -250, %add_ln1496_1" [cordic_fixed.cpp:24]   --->   Operation 38 'add' 'add_ln1496_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_3 = add i12 %select_ln1496_5, %add_ln1496_2" [cordic_fixed.cpp:24]   --->   Operation 39 'add' 'add_ln1496_3' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %select_ln1496_4, i32 3, i32 10)" [cordic_fixed.cpp:20]   --->   Operation 40 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1371_1 = zext i8 %tmp_6 to i12" [cordic_fixed.cpp:20]   --->   Operation 41 'zext' 'zext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1333_2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln1496_3, i32 3, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 42 'partselect' 'trunc_ln1333_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i9 %trunc_ln1333_2 to i12" [cordic_fixed.cpp:21]   --->   Operation 43 'sext' 'sext_ln1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_3, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.94ns)   --->   "%sub_ln703_2 = sub i12 %zext_ln1496_1, %sext_ln1371" [cordic_fixed.cpp:26]   --->   Operation 45 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.96ns)   --->   "%add_ln703_2 = add i12 %zext_ln1371_1, %select_ln1496_3" [cordic_fixed.cpp:27]   --->   Operation 46 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.94ns)   --->   "%add_ln703_3 = add i12 %sext_ln1371, %zext_ln1496_1" [cordic_fixed.cpp:33]   --->   Operation 47 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.96ns)   --->   "%sub_ln703_3 = sub i12 %select_ln1496_3, %zext_ln1371_1" [cordic_fixed.cpp:34]   --->   Operation 48 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.43ns)   --->   "%select_ln1496_6 = select i1 %tmp_7, i12 %sub_ln703_3, i12 %add_ln703_2" [cordic_fixed.cpp:24]   --->   Operation 49 'select' 'select_ln1496_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.43ns)   --->   "%select_ln1496_7 = select i1 %tmp_7, i12 %add_ln703_3, i12 %sub_ln703_2" [cordic_fixed.cpp:24]   --->   Operation 50 'select' 'select_ln1496_7' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_3, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 51 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.45ns)   --->   "%select_ln1496_8 = select i1 %tmp_8, i12 254, i12 0" [cordic_fixed.cpp:24]   --->   Operation 52 'select' 'select_ln1496_8' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_4 = add i12 -127, %add_ln1496_3" [cordic_fixed.cpp:24]   --->   Operation 53 'add' 'add_ln1496_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_5 = add i12 %select_ln1496_8, %add_ln1496_4" [cordic_fixed.cpp:24]   --->   Operation 54 'add' 'add_ln1496_5' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1333_3 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %select_ln1496_7, i32 4, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 55 'partselect' 'trunc_ln1333_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i8 %trunc_ln1333_3 to i12" [cordic_fixed.cpp:20]   --->   Operation 56 'sext' 'sext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1333_4 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %select_ln1496_6, i32 4, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 57 'partselect' 'trunc_ln1333_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1371_2 = sext i8 %trunc_ln1333_4 to i12" [cordic_fixed.cpp:21]   --->   Operation 58 'sext' 'sext_ln1371_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_5, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 59 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.96ns)   --->   "%sub_ln703_4 = sub i12 %select_ln1496_7, %sext_ln1371_2" [cordic_fixed.cpp:26]   --->   Operation 60 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.96ns)   --->   "%add_ln703_4 = add i12 %sext_ln1371_1, %select_ln1496_6" [cordic_fixed.cpp:27]   --->   Operation 61 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.96ns)   --->   "%add_ln703_5 = add i12 %sext_ln1371_2, %select_ln1496_7" [cordic_fixed.cpp:33]   --->   Operation 62 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.96ns)   --->   "%sub_ln703_5 = sub i12 %select_ln1496_6, %sext_ln1371_1" [cordic_fixed.cpp:34]   --->   Operation 63 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.43ns)   --->   "%select_ln1496_9 = select i1 %tmp_9, i12 %sub_ln703_5, i12 %add_ln703_4" [cordic_fixed.cpp:24]   --->   Operation 64 'select' 'select_ln1496_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.43ns)   --->   "%select_ln1496_10 = select i1 %tmp_9, i12 %add_ln703_5, i12 %sub_ln703_4" [cordic_fixed.cpp:24]   --->   Operation 65 'select' 'select_ln1496_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_5, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.44ns)   --->   "%select_ln1496_11 = select i1 %tmp_10, i12 126, i12 0" [cordic_fixed.cpp:24]   --->   Operation 67 'select' 'select_ln1496_11' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_6 = add i12 -63, %add_ln1496_5" [cordic_fixed.cpp:24]   --->   Operation 68 'add' 'add_ln1496_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_7 = add i12 %select_ln1496_11, %add_ln1496_6" [cordic_fixed.cpp:24]   --->   Operation 69 'add' 'add_ln1496_7' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln1333_5 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %select_ln1496_10, i32 5, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 70 'partselect' 'trunc_ln1333_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1371_3 = sext i7 %trunc_ln1333_5 to i12" [cordic_fixed.cpp:20]   --->   Operation 71 'sext' 'sext_ln1371_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1333_6 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %select_ln1496_9, i32 5, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 72 'partselect' 'trunc_ln1333_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1371_4 = sext i7 %trunc_ln1333_6 to i12" [cordic_fixed.cpp:21]   --->   Operation 73 'sext' 'sext_ln1371_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_7, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 74 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.96ns)   --->   "%sub_ln703_6 = sub i12 %select_ln1496_10, %sext_ln1371_4" [cordic_fixed.cpp:26]   --->   Operation 75 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.96ns)   --->   "%add_ln703_6 = add i12 %sext_ln1371_3, %select_ln1496_9" [cordic_fixed.cpp:27]   --->   Operation 76 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.96ns)   --->   "%add_ln703_7 = add i12 %sext_ln1371_4, %select_ln1496_10" [cordic_fixed.cpp:33]   --->   Operation 77 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.96ns)   --->   "%sub_ln703_7 = sub i12 %select_ln1496_9, %sext_ln1371_3" [cordic_fixed.cpp:34]   --->   Operation 78 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.43ns)   --->   "%select_ln1496_12 = select i1 %tmp_11, i12 %sub_ln703_7, i12 %add_ln703_6" [cordic_fixed.cpp:24]   --->   Operation 79 'select' 'select_ln1496_12' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.43ns)   --->   "%select_ln1496_13 = select i1 %tmp_11, i12 %add_ln703_7, i12 %sub_ln703_6" [cordic_fixed.cpp:24]   --->   Operation 80 'select' 'select_ln1496_13' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_7, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 81 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%select_ln1496_14 = select i1 %tmp_12, i12 62, i12 0" [cordic_fixed.cpp:24]   --->   Operation 82 'select' 'select_ln1496_14' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_8 = add i12 -31, %add_ln1496_7" [cordic_fixed.cpp:24]   --->   Operation 83 'add' 'add_ln1496_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 84 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_9 = add i12 %select_ln1496_14, %add_ln1496_8" [cordic_fixed.cpp:24]   --->   Operation 84 'add' 'add_ln1496_9' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1333_7 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %select_ln1496_13, i32 6, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 85 'partselect' 'trunc_ln1333_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1333_8 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %select_ln1496_12, i32 6, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 86 'partselect' 'trunc_ln1333_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_9, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 87 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_9, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 88 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.61>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1371_5 = sext i6 %trunc_ln1333_7 to i12" [cordic_fixed.cpp:20]   --->   Operation 89 'sext' 'sext_ln1371_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1371_6 = sext i6 %trunc_ln1333_8 to i12" [cordic_fixed.cpp:21]   --->   Operation 90 'sext' 'sext_ln1371_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.96ns)   --->   "%sub_ln703_8 = sub i12 %select_ln1496_13, %sext_ln1371_6" [cordic_fixed.cpp:26]   --->   Operation 91 'sub' 'sub_ln703_8' <Predicate = (!tmp_13)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.96ns)   --->   "%add_ln703_8 = add i12 %sext_ln1371_5, %select_ln1496_12" [cordic_fixed.cpp:27]   --->   Operation 92 'add' 'add_ln703_8' <Predicate = (!tmp_13)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.96ns)   --->   "%add_ln703_9 = add i12 %sext_ln1371_6, %select_ln1496_13" [cordic_fixed.cpp:33]   --->   Operation 93 'add' 'add_ln703_9' <Predicate = (tmp_13)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.96ns)   --->   "%sub_ln703_9 = sub i12 %select_ln1496_12, %sext_ln1371_5" [cordic_fixed.cpp:34]   --->   Operation 94 'sub' 'sub_ln703_9' <Predicate = (tmp_13)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.43ns)   --->   "%select_ln1496_15 = select i1 %tmp_13, i12 %sub_ln703_9, i12 %add_ln703_8" [cordic_fixed.cpp:24]   --->   Operation 95 'select' 'select_ln1496_15' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.43ns)   --->   "%select_ln1496_16 = select i1 %tmp_13, i12 %add_ln703_9, i12 %sub_ln703_8" [cordic_fixed.cpp:24]   --->   Operation 96 'select' 'select_ln1496_16' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.44ns)   --->   "%select_ln1496_17 = select i1 %tmp_14, i12 30, i12 0" [cordic_fixed.cpp:24]   --->   Operation 97 'select' 'select_ln1496_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_10 = add i12 -15, %add_ln1496_9" [cordic_fixed.cpp:24]   --->   Operation 98 'add' 'add_ln1496_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_11 = add i12 %select_ln1496_17, %add_ln1496_10" [cordic_fixed.cpp:24]   --->   Operation 99 'add' 'add_ln1496_11' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1333_9 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %select_ln1496_16, i32 7, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 100 'partselect' 'trunc_ln1333_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1371_7 = sext i5 %trunc_ln1333_9 to i12" [cordic_fixed.cpp:20]   --->   Operation 101 'sext' 'sext_ln1371_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1333_s = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %select_ln1496_15, i32 7, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 102 'partselect' 'trunc_ln1333_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1371_8 = sext i5 %trunc_ln1333_s to i12" [cordic_fixed.cpp:21]   --->   Operation 103 'sext' 'sext_ln1371_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_11, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 104 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.96ns)   --->   "%sub_ln703_10 = sub i12 %select_ln1496_16, %sext_ln1371_8" [cordic_fixed.cpp:26]   --->   Operation 105 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.96ns)   --->   "%add_ln703_10 = add i12 %sext_ln1371_7, %select_ln1496_15" [cordic_fixed.cpp:27]   --->   Operation 106 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.96ns)   --->   "%add_ln703_11 = add i12 %sext_ln1371_8, %select_ln1496_16" [cordic_fixed.cpp:33]   --->   Operation 107 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.96ns)   --->   "%sub_ln703_11 = sub i12 %select_ln1496_15, %sext_ln1371_7" [cordic_fixed.cpp:34]   --->   Operation 108 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.43ns)   --->   "%select_ln1496_18 = select i1 %tmp_15, i12 %sub_ln703_11, i12 %add_ln703_10" [cordic_fixed.cpp:24]   --->   Operation 109 'select' 'select_ln1496_18' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.43ns)   --->   "%select_ln1496_19 = select i1 %tmp_15, i12 %add_ln703_11, i12 %sub_ln703_10" [cordic_fixed.cpp:24]   --->   Operation 110 'select' 'select_ln1496_19' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_11, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 111 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.48ns)   --->   "%select_ln1496_20 = select i1 %tmp_16, i12 14, i12 0" [cordic_fixed.cpp:24]   --->   Operation 112 'select' 'select_ln1496_20' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_12 = add i12 -7, %add_ln1496_11" [cordic_fixed.cpp:24]   --->   Operation 113 'add' 'add_ln1496_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_13 = add i12 %select_ln1496_20, %add_ln1496_12" [cordic_fixed.cpp:24]   --->   Operation 114 'add' 'add_ln1496_13' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1333_1 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %select_ln1496_19, i32 8, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 115 'partselect' 'trunc_ln1333_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1371_9 = sext i4 %trunc_ln1333_1 to i12" [cordic_fixed.cpp:20]   --->   Operation 116 'sext' 'sext_ln1371_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1333_10 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %select_ln1496_18, i32 8, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 117 'partselect' 'trunc_ln1333_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1371_10 = sext i4 %trunc_ln1333_10 to i12" [cordic_fixed.cpp:21]   --->   Operation 118 'sext' 'sext_ln1371_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_13, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 119 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.96ns)   --->   "%sub_ln703_12 = sub i12 %select_ln1496_19, %sext_ln1371_10" [cordic_fixed.cpp:26]   --->   Operation 120 'sub' 'sub_ln703_12' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.96ns)   --->   "%add_ln703_12 = add i12 %sext_ln1371_9, %select_ln1496_18" [cordic_fixed.cpp:27]   --->   Operation 121 'add' 'add_ln703_12' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.96ns)   --->   "%add_ln703_13 = add i12 %sext_ln1371_10, %select_ln1496_19" [cordic_fixed.cpp:33]   --->   Operation 122 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.96ns)   --->   "%sub_ln703_13 = sub i12 %select_ln1496_18, %sext_ln1371_9" [cordic_fixed.cpp:34]   --->   Operation 123 'sub' 'sub_ln703_13' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.43ns)   --->   "%select_ln1496_21 = select i1 %tmp_17, i12 %sub_ln703_13, i12 %add_ln703_12" [cordic_fixed.cpp:24]   --->   Operation 124 'select' 'select_ln1496_21' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.43ns)   --->   "%select_ln1496_22 = select i1 %tmp_17, i12 %add_ln703_13, i12 %sub_ln703_12" [cordic_fixed.cpp:24]   --->   Operation 125 'select' 'select_ln1496_22' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_13, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 126 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.45ns)   --->   "%select_ln1496_23 = select i1 %tmp_18, i12 6, i12 0" [cordic_fixed.cpp:24]   --->   Operation 127 'select' 'select_ln1496_23' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_14 = add i12 -3, %add_ln1496_13" [cordic_fixed.cpp:24]   --->   Operation 128 'add' 'add_ln1496_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_15 = add i12 %select_ln1496_23, %add_ln1496_14" [cordic_fixed.cpp:24]   --->   Operation 129 'add' 'add_ln1496_15' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1333_11 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %select_ln1496_22, i32 9, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 130 'partselect' 'trunc_ln1333_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1371_11 = sext i3 %trunc_ln1333_11 to i12" [cordic_fixed.cpp:20]   --->   Operation 131 'sext' 'sext_ln1371_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln1333_12 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %select_ln1496_21, i32 9, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 132 'partselect' 'trunc_ln1333_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1371_12 = sext i3 %trunc_ln1333_12 to i12" [cordic_fixed.cpp:21]   --->   Operation 133 'sext' 'sext_ln1371_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_15, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 134 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.96ns)   --->   "%sub_ln703_14 = sub i12 %select_ln1496_22, %sext_ln1371_12" [cordic_fixed.cpp:26]   --->   Operation 135 'sub' 'sub_ln703_14' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.96ns)   --->   "%add_ln703_14 = add i12 %sext_ln1371_11, %select_ln1496_21" [cordic_fixed.cpp:27]   --->   Operation 136 'add' 'add_ln703_14' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.96ns)   --->   "%add_ln703_15 = add i12 %sext_ln1371_12, %select_ln1496_22" [cordic_fixed.cpp:33]   --->   Operation 137 'add' 'add_ln703_15' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.96ns)   --->   "%sub_ln703_15 = sub i12 %select_ln1496_21, %sext_ln1371_11" [cordic_fixed.cpp:34]   --->   Operation 138 'sub' 'sub_ln703_15' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.43ns)   --->   "%select_ln1496_24 = select i1 %tmp_19, i12 %sub_ln703_15, i12 %add_ln703_14" [cordic_fixed.cpp:24]   --->   Operation 139 'select' 'select_ln1496_24' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.43ns)   --->   "%select_ln1496_25 = select i1 %tmp_19, i12 %add_ln703_15, i12 %sub_ln703_14" [cordic_fixed.cpp:24]   --->   Operation 140 'select' 'select_ln1496_25' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_15, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 141 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.27ns)   --->   "%select_ln1496_26 = select i1 %tmp_20, i12 2, i12 0" [cordic_fixed.cpp:24]   --->   Operation 142 'select' 'select_ln1496_26' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_16 = add i12 -1, %add_ln1496_15" [cordic_fixed.cpp:24]   --->   Operation 143 'add' 'add_ln1496_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1496_17 = add i12 %select_ln1496_26, %add_ln1496_16" [cordic_fixed.cpp:24]   --->   Operation 144 'add' 'add_ln1496_17' <Predicate = true> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1333_13 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %select_ln1496_25, i32 10, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 145 'partselect' 'trunc_ln1333_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1371_13 = sext i2 %trunc_ln1333_13 to i12" [cordic_fixed.cpp:20]   --->   Operation 146 'sext' 'sext_ln1371_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1333_14 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %select_ln1496_24, i32 10, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 147 'partselect' 'trunc_ln1333_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1371_14 = sext i2 %trunc_ln1333_14 to i12" [cordic_fixed.cpp:21]   --->   Operation 148 'sext' 'sext_ln1371_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln1496_17, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 149 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.96ns)   --->   "%sub_ln703_16 = sub i12 %select_ln1496_25, %sext_ln1371_14" [cordic_fixed.cpp:26]   --->   Operation 150 'sub' 'sub_ln703_16' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.96ns)   --->   "%add_ln703_16 = add i12 %sext_ln1371_13, %select_ln1496_24" [cordic_fixed.cpp:27]   --->   Operation 151 'add' 'add_ln703_16' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.96ns)   --->   "%add_ln703_17 = add i12 %sext_ln1371_14, %select_ln1496_25" [cordic_fixed.cpp:33]   --->   Operation 152 'add' 'add_ln703_17' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.96ns)   --->   "%sub_ln703_17 = sub i12 %select_ln1496_24, %sext_ln1371_13" [cordic_fixed.cpp:34]   --->   Operation 153 'sub' 'sub_ln703_17' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.43ns)   --->   "%select_ln1496_27 = select i1 %tmp_21, i12 %sub_ln703_17, i12 %add_ln703_16" [cordic_fixed.cpp:24]   --->   Operation 154 'select' 'select_ln1496_27' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.43ns)   --->   "%select_ln1496_28 = select i1 %tmp_21, i12 %add_ln703_17, i12 %sub_ln703_16" [cordic_fixed.cpp:24]   --->   Operation 155 'select' 'select_ln1496_28' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_28, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 156 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.26ns)   --->   "%select_ln1371 = select i1 %tmp_22, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 157 'select' 'select_ln1371' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_27, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 158 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.26ns)   --->   "%select_ln1371_1 = select i1 %tmp_23, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 159 'select' 'select_ln1371_1' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.96ns)   --->   "%sub_ln703_18 = sub i12 %select_ln1496_28, %select_ln1371_1" [cordic_fixed.cpp:26]   --->   Operation 160 'sub' 'sub_ln703_18' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.96ns)   --->   "%add_ln703_18 = add i12 %select_ln1371, %select_ln1496_27" [cordic_fixed.cpp:27]   --->   Operation 161 'add' 'add_ln703_18' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.96ns)   --->   "%add_ln703_19 = add i12 %select_ln1371_1, %select_ln1496_28" [cordic_fixed.cpp:33]   --->   Operation 162 'add' 'add_ln703_19' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.96ns)   --->   "%sub_ln703_19 = sub i12 %select_ln1496_27, %select_ln1371" [cordic_fixed.cpp:34]   --->   Operation 163 'sub' 'sub_ln703_19' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.43ns)   --->   "%select_ln1496_29 = select i1 %tmp_21, i12 %sub_ln703_19, i12 %add_ln703_18" [cordic_fixed.cpp:24]   --->   Operation 164 'select' 'select_ln1496_29' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.43ns)   --->   "%select_ln1496_30 = select i1 %tmp_21, i12 %add_ln703_19, i12 %sub_ln703_18" [cordic_fixed.cpp:24]   --->   Operation 165 'select' 'select_ln1496_30' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_30, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 166 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_29, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 167 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 168 [1/1] (0.26ns)   --->   "%select_ln1371_2 = select i1 %tmp_24, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 168 'select' 'select_ln1371_2' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.26ns)   --->   "%select_ln1371_3 = select i1 %tmp_25, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 169 'select' 'select_ln1371_3' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.96ns)   --->   "%sub_ln703_20 = sub i12 %select_ln1496_30, %select_ln1371_3" [cordic_fixed.cpp:26]   --->   Operation 170 'sub' 'sub_ln703_20' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.96ns)   --->   "%add_ln703_20 = add i12 %select_ln1371_2, %select_ln1496_29" [cordic_fixed.cpp:27]   --->   Operation 171 'add' 'add_ln703_20' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.96ns)   --->   "%add_ln703_21 = add i12 %select_ln1371_3, %select_ln1496_30" [cordic_fixed.cpp:33]   --->   Operation 172 'add' 'add_ln703_21' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.96ns)   --->   "%sub_ln703_21 = sub i12 %select_ln1496_29, %select_ln1371_2" [cordic_fixed.cpp:34]   --->   Operation 173 'sub' 'sub_ln703_21' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.43ns)   --->   "%select_ln1496_31 = select i1 %tmp_21, i12 %sub_ln703_21, i12 %add_ln703_20" [cordic_fixed.cpp:24]   --->   Operation 174 'select' 'select_ln1496_31' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.43ns)   --->   "%select_ln1496_32 = select i1 %tmp_21, i12 %add_ln703_21, i12 %sub_ln703_20" [cordic_fixed.cpp:24]   --->   Operation 175 'select' 'select_ln1496_32' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_32, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 176 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.26ns)   --->   "%select_ln1371_4 = select i1 %tmp_26, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 177 'select' 'select_ln1371_4' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_31, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 178 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.26ns)   --->   "%select_ln1371_5 = select i1 %tmp_27, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 179 'select' 'select_ln1371_5' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.96ns)   --->   "%sub_ln703_22 = sub i12 %select_ln1496_32, %select_ln1371_5" [cordic_fixed.cpp:26]   --->   Operation 180 'sub' 'sub_ln703_22' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.96ns)   --->   "%add_ln703_22 = add i12 %select_ln1371_4, %select_ln1496_31" [cordic_fixed.cpp:27]   --->   Operation 181 'add' 'add_ln703_22' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.96ns)   --->   "%add_ln703_23 = add i12 %select_ln1371_5, %select_ln1496_32" [cordic_fixed.cpp:33]   --->   Operation 182 'add' 'add_ln703_23' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.96ns)   --->   "%sub_ln703_23 = sub i12 %select_ln1496_31, %select_ln1371_4" [cordic_fixed.cpp:34]   --->   Operation 183 'sub' 'sub_ln703_23' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.43ns)   --->   "%select_ln1496_33 = select i1 %tmp_21, i12 %sub_ln703_23, i12 %add_ln703_22" [cordic_fixed.cpp:24]   --->   Operation 184 'select' 'select_ln1496_33' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.43ns)   --->   "%select_ln1496_34 = select i1 %tmp_21, i12 %add_ln703_23, i12 %sub_ln703_22" [cordic_fixed.cpp:24]   --->   Operation 185 'select' 'select_ln1496_34' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_34, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 186 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.26ns)   --->   "%select_ln1371_6 = select i1 %tmp_28, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 187 'select' 'select_ln1371_6' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_33, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 188 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.26ns)   --->   "%select_ln1371_7 = select i1 %tmp_29, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 189 'select' 'select_ln1371_7' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.96ns)   --->   "%sub_ln703_24 = sub i12 %select_ln1496_34, %select_ln1371_7" [cordic_fixed.cpp:26]   --->   Operation 190 'sub' 'sub_ln703_24' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.96ns)   --->   "%add_ln703_24 = add i12 %select_ln1371_6, %select_ln1496_33" [cordic_fixed.cpp:27]   --->   Operation 191 'add' 'add_ln703_24' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.96ns)   --->   "%add_ln703_25 = add i12 %select_ln1371_7, %select_ln1496_34" [cordic_fixed.cpp:33]   --->   Operation 192 'add' 'add_ln703_25' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.96ns)   --->   "%sub_ln703_25 = sub i12 %select_ln1496_33, %select_ln1371_6" [cordic_fixed.cpp:34]   --->   Operation 193 'sub' 'sub_ln703_25' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.43ns)   --->   "%select_ln1496_35 = select i1 %tmp_21, i12 %sub_ln703_25, i12 %add_ln703_24" [cordic_fixed.cpp:24]   --->   Operation 194 'select' 'select_ln1496_35' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.43ns)   --->   "%select_ln1496_36 = select i1 %tmp_21, i12 %add_ln703_25, i12 %sub_ln703_24" [cordic_fixed.cpp:24]   --->   Operation 195 'select' 'select_ln1496_36' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_36, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 196 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.26ns)   --->   "%select_ln1371_8 = select i1 %tmp_30, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 197 'select' 'select_ln1371_8' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_35, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 198 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.26ns)   --->   "%select_ln1371_9 = select i1 %tmp_31, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 199 'select' 'select_ln1371_9' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.96ns)   --->   "%sub_ln703_26 = sub i12 %select_ln1496_36, %select_ln1371_9" [cordic_fixed.cpp:26]   --->   Operation 200 'sub' 'sub_ln703_26' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.96ns)   --->   "%add_ln703_26 = add i12 %select_ln1371_8, %select_ln1496_35" [cordic_fixed.cpp:27]   --->   Operation 201 'add' 'add_ln703_26' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.96ns)   --->   "%add_ln703_27 = add i12 %select_ln1371_9, %select_ln1496_36" [cordic_fixed.cpp:33]   --->   Operation 202 'add' 'add_ln703_27' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.96ns)   --->   "%sub_ln703_27 = sub i12 %select_ln1496_35, %select_ln1371_8" [cordic_fixed.cpp:34]   --->   Operation 203 'sub' 'sub_ln703_27' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.43ns)   --->   "%select_ln1496_37 = select i1 %tmp_21, i12 %sub_ln703_27, i12 %add_ln703_26" [cordic_fixed.cpp:24]   --->   Operation 204 'select' 'select_ln1496_37' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.43ns)   --->   "%select_ln1496_38 = select i1 %tmp_21, i12 %add_ln703_27, i12 %sub_ln703_26" [cordic_fixed.cpp:24]   --->   Operation 205 'select' 'select_ln1496_38' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_38, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 206 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.26ns)   --->   "%select_ln1371_10 = select i1 %tmp_32, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 207 'select' 'select_ln1371_10' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_37, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 208 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.26ns)   --->   "%select_ln1371_11 = select i1 %tmp_33, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 209 'select' 'select_ln1371_11' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.96ns)   --->   "%sub_ln703_28 = sub i12 %select_ln1496_38, %select_ln1371_11" [cordic_fixed.cpp:26]   --->   Operation 210 'sub' 'sub_ln703_28' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.96ns)   --->   "%add_ln703_28 = add i12 %select_ln1371_10, %select_ln1496_37" [cordic_fixed.cpp:27]   --->   Operation 211 'add' 'add_ln703_28' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.96ns)   --->   "%add_ln703_29 = add i12 %select_ln1371_11, %select_ln1496_38" [cordic_fixed.cpp:33]   --->   Operation 212 'add' 'add_ln703_29' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.96ns)   --->   "%sub_ln703_29 = sub i12 %select_ln1496_37, %select_ln1371_10" [cordic_fixed.cpp:34]   --->   Operation 213 'sub' 'sub_ln703_29' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.43ns)   --->   "%select_ln1496_39 = select i1 %tmp_21, i12 %sub_ln703_29, i12 %add_ln703_28" [cordic_fixed.cpp:24]   --->   Operation 214 'select' 'select_ln1496_39' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.43ns)   --->   "%select_ln1496_40 = select i1 %tmp_21, i12 %add_ln703_29, i12 %sub_ln703_28" [cordic_fixed.cpp:24]   --->   Operation 215 'select' 'select_ln1496_40' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_40, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 216 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_39, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 217 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 218 [1/1] (0.26ns)   --->   "%select_ln1371_12 = select i1 %tmp_34, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 218 'select' 'select_ln1371_12' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.26ns)   --->   "%select_ln1371_13 = select i1 %tmp_35, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 219 'select' 'select_ln1371_13' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.96ns)   --->   "%sub_ln703_30 = sub i12 %select_ln1496_40, %select_ln1371_13" [cordic_fixed.cpp:26]   --->   Operation 220 'sub' 'sub_ln703_30' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.96ns)   --->   "%add_ln703_30 = add i12 %select_ln1371_12, %select_ln1496_39" [cordic_fixed.cpp:27]   --->   Operation 221 'add' 'add_ln703_30' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.96ns)   --->   "%add_ln703_31 = add i12 %select_ln1371_13, %select_ln1496_40" [cordic_fixed.cpp:33]   --->   Operation 222 'add' 'add_ln703_31' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.96ns)   --->   "%sub_ln703_31 = sub i12 %select_ln1496_39, %select_ln1371_12" [cordic_fixed.cpp:34]   --->   Operation 223 'sub' 'sub_ln703_31' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.43ns)   --->   "%select_ln1496_41 = select i1 %tmp_21, i12 %sub_ln703_31, i12 %add_ln703_30" [cordic_fixed.cpp:24]   --->   Operation 224 'select' 'select_ln1496_41' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.43ns)   --->   "%select_ln1496_42 = select i1 %tmp_21, i12 %add_ln703_31, i12 %sub_ln703_30" [cordic_fixed.cpp:24]   --->   Operation 225 'select' 'select_ln1496_42' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_42, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 226 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.26ns)   --->   "%select_ln1371_14 = select i1 %tmp_36, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 227 'select' 'select_ln1371_14' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_41, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 228 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.26ns)   --->   "%select_ln1371_15 = select i1 %tmp_37, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 229 'select' 'select_ln1371_15' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.96ns)   --->   "%sub_ln703_32 = sub i12 %select_ln1496_42, %select_ln1371_15" [cordic_fixed.cpp:26]   --->   Operation 230 'sub' 'sub_ln703_32' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.96ns)   --->   "%add_ln703_32 = add i12 %select_ln1371_14, %select_ln1496_41" [cordic_fixed.cpp:27]   --->   Operation 231 'add' 'add_ln703_32' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.96ns)   --->   "%add_ln703_33 = add i12 %select_ln1371_15, %select_ln1496_42" [cordic_fixed.cpp:33]   --->   Operation 232 'add' 'add_ln703_33' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.96ns)   --->   "%sub_ln703_33 = sub i12 %select_ln1496_41, %select_ln1371_14" [cordic_fixed.cpp:34]   --->   Operation 233 'sub' 'sub_ln703_33' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.43ns)   --->   "%select_ln1496_43 = select i1 %tmp_21, i12 %sub_ln703_33, i12 %add_ln703_32" [cordic_fixed.cpp:24]   --->   Operation 234 'select' 'select_ln1496_43' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.43ns)   --->   "%select_ln1496_44 = select i1 %tmp_21, i12 %add_ln703_33, i12 %sub_ln703_32" [cordic_fixed.cpp:24]   --->   Operation 235 'select' 'select_ln1496_44' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_44, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 236 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.26ns)   --->   "%select_ln1371_16 = select i1 %tmp_38, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 237 'select' 'select_ln1371_16' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_43, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 238 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.26ns)   --->   "%select_ln1371_17 = select i1 %tmp_39, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 239 'select' 'select_ln1371_17' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.96ns)   --->   "%sub_ln703_34 = sub i12 %select_ln1496_44, %select_ln1371_17" [cordic_fixed.cpp:26]   --->   Operation 240 'sub' 'sub_ln703_34' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.96ns)   --->   "%add_ln703_34 = add i12 %select_ln1371_16, %select_ln1496_43" [cordic_fixed.cpp:27]   --->   Operation 241 'add' 'add_ln703_34' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.96ns)   --->   "%add_ln703_35 = add i12 %select_ln1371_17, %select_ln1496_44" [cordic_fixed.cpp:33]   --->   Operation 242 'add' 'add_ln703_35' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.96ns)   --->   "%sub_ln703_35 = sub i12 %select_ln1496_43, %select_ln1371_16" [cordic_fixed.cpp:34]   --->   Operation 243 'sub' 'sub_ln703_35' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.43ns)   --->   "%select_ln1496_45 = select i1 %tmp_21, i12 %sub_ln703_35, i12 %add_ln703_34" [cordic_fixed.cpp:24]   --->   Operation 244 'select' 'select_ln1496_45' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.43ns)   --->   "%select_ln1496_46 = select i1 %tmp_21, i12 %add_ln703_35, i12 %sub_ln703_34" [cordic_fixed.cpp:24]   --->   Operation 245 'select' 'select_ln1496_46' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_46, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 246 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.26ns)   --->   "%select_ln1333 = select i1 %tmp_40, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 247 'select' 'select_ln1333' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_45, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 248 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.26ns)   --->   "%select_ln1333_1 = select i1 %tmp_41, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 249 'select' 'select_ln1333_1' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.96ns)   --->   "%sub_ln703_36 = sub i12 %select_ln1496_46, %select_ln1333_1" [cordic_fixed.cpp:26]   --->   Operation 250 'sub' 'sub_ln703_36' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.96ns)   --->   "%add_ln703_36 = add i12 %select_ln1333, %select_ln1496_45" [cordic_fixed.cpp:27]   --->   Operation 251 'add' 'add_ln703_36' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.96ns)   --->   "%add_ln703_37 = add i12 %select_ln1333_1, %select_ln1496_46" [cordic_fixed.cpp:33]   --->   Operation 252 'add' 'add_ln703_37' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.96ns)   --->   "%sub_ln703_37 = sub i12 %select_ln1496_45, %select_ln1333" [cordic_fixed.cpp:34]   --->   Operation 253 'sub' 'sub_ln703_37' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.43ns)   --->   "%select_ln1496_47 = select i1 %tmp_21, i12 %sub_ln703_37, i12 %add_ln703_36" [cordic_fixed.cpp:24]   --->   Operation 254 'select' 'select_ln1496_47' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.43ns)   --->   "%select_ln1496_48 = select i1 %tmp_21, i12 %add_ln703_37, i12 %sub_ln703_36" [cordic_fixed.cpp:24]   --->   Operation 255 'select' 'select_ln1496_48' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_48, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 256 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.26ns)   --->   "%select_ln1371_18 = select i1 %tmp_42, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 257 'select' 'select_ln1371_18' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_47, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 258 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.26ns)   --->   "%select_ln1371_19 = select i1 %tmp_43, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 259 'select' 'select_ln1371_19' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.96ns)   --->   "%sub_ln703_38 = sub i12 %select_ln1496_48, %select_ln1371_19" [cordic_fixed.cpp:26]   --->   Operation 260 'sub' 'sub_ln703_38' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.96ns)   --->   "%add_ln703_38 = add i12 %select_ln1371_18, %select_ln1496_47" [cordic_fixed.cpp:27]   --->   Operation 261 'add' 'add_ln703_38' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.96ns)   --->   "%add_ln703_39 = add i12 %select_ln1371_19, %select_ln1496_48" [cordic_fixed.cpp:33]   --->   Operation 262 'add' 'add_ln703_39' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.96ns)   --->   "%sub_ln703_39 = sub i12 %select_ln1496_47, %select_ln1371_18" [cordic_fixed.cpp:34]   --->   Operation 263 'sub' 'sub_ln703_39' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.43ns)   --->   "%select_ln1496_49 = select i1 %tmp_21, i12 %sub_ln703_39, i12 %add_ln703_38" [cordic_fixed.cpp:24]   --->   Operation 264 'select' 'select_ln1496_49' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.43ns)   --->   "%select_ln1496_50 = select i1 %tmp_21, i12 %add_ln703_39, i12 %sub_ln703_38" [cordic_fixed.cpp:24]   --->   Operation 265 'select' 'select_ln1496_50' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_50, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 266 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_49, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 267 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 268 [1/1] (0.26ns)   --->   "%select_ln1371_20 = select i1 %tmp_44, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 268 'select' 'select_ln1371_20' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.26ns)   --->   "%select_ln1371_21 = select i1 %tmp_45, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 269 'select' 'select_ln1371_21' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.96ns)   --->   "%sub_ln703_40 = sub i12 %select_ln1496_50, %select_ln1371_21" [cordic_fixed.cpp:26]   --->   Operation 270 'sub' 'sub_ln703_40' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.96ns)   --->   "%add_ln703_40 = add i12 %select_ln1371_20, %select_ln1496_49" [cordic_fixed.cpp:27]   --->   Operation 271 'add' 'add_ln703_40' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.96ns)   --->   "%add_ln703_41 = add i12 %select_ln1371_21, %select_ln1496_50" [cordic_fixed.cpp:33]   --->   Operation 272 'add' 'add_ln703_41' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.96ns)   --->   "%sub_ln703_41 = sub i12 %select_ln1496_49, %select_ln1371_20" [cordic_fixed.cpp:34]   --->   Operation 273 'sub' 'sub_ln703_41' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.43ns)   --->   "%select_ln1496_51 = select i1 %tmp_21, i12 %sub_ln703_41, i12 %add_ln703_40" [cordic_fixed.cpp:24]   --->   Operation 274 'select' 'select_ln1496_51' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.43ns)   --->   "%select_ln1496_52 = select i1 %tmp_21, i12 %add_ln703_41, i12 %sub_ln703_40" [cordic_fixed.cpp:24]   --->   Operation 275 'select' 'select_ln1496_52' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_52, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 276 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.26ns)   --->   "%select_ln1371_22 = select i1 %tmp_46, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 277 'select' 'select_ln1371_22' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_51, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 278 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.26ns)   --->   "%select_ln1371_23 = select i1 %tmp_47, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 279 'select' 'select_ln1371_23' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.96ns)   --->   "%sub_ln703_42 = sub i12 %select_ln1496_52, %select_ln1371_23" [cordic_fixed.cpp:26]   --->   Operation 280 'sub' 'sub_ln703_42' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.96ns)   --->   "%add_ln703_42 = add i12 %select_ln1371_22, %select_ln1496_51" [cordic_fixed.cpp:27]   --->   Operation 281 'add' 'add_ln703_42' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.96ns)   --->   "%add_ln703_43 = add i12 %select_ln1371_23, %select_ln1496_52" [cordic_fixed.cpp:33]   --->   Operation 282 'add' 'add_ln703_43' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.96ns)   --->   "%sub_ln703_43 = sub i12 %select_ln1496_51, %select_ln1371_22" [cordic_fixed.cpp:34]   --->   Operation 283 'sub' 'sub_ln703_43' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.43ns)   --->   "%select_ln1496_53 = select i1 %tmp_21, i12 %sub_ln703_43, i12 %add_ln703_42" [cordic_fixed.cpp:24]   --->   Operation 284 'select' 'select_ln1496_53' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.43ns)   --->   "%select_ln1496_54 = select i1 %tmp_21, i12 %add_ln703_43, i12 %sub_ln703_42" [cordic_fixed.cpp:24]   --->   Operation 285 'select' 'select_ln1496_54' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_54, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 286 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.26ns)   --->   "%select_ln1371_24 = select i1 %tmp_48, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 287 'select' 'select_ln1371_24' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_53, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 288 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.26ns)   --->   "%select_ln1371_25 = select i1 %tmp_49, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 289 'select' 'select_ln1371_25' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.96ns)   --->   "%sub_ln703_44 = sub i12 %select_ln1496_54, %select_ln1371_25" [cordic_fixed.cpp:26]   --->   Operation 290 'sub' 'sub_ln703_44' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.96ns)   --->   "%add_ln703_44 = add i12 %select_ln1371_24, %select_ln1496_53" [cordic_fixed.cpp:27]   --->   Operation 291 'add' 'add_ln703_44' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.96ns)   --->   "%add_ln703_45 = add i12 %select_ln1371_25, %select_ln1496_54" [cordic_fixed.cpp:33]   --->   Operation 292 'add' 'add_ln703_45' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.96ns)   --->   "%sub_ln703_45 = sub i12 %select_ln1496_53, %select_ln1371_24" [cordic_fixed.cpp:34]   --->   Operation 293 'sub' 'sub_ln703_45' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.43ns)   --->   "%select_ln1496_55 = select i1 %tmp_21, i12 %sub_ln703_45, i12 %add_ln703_44" [cordic_fixed.cpp:24]   --->   Operation 294 'select' 'select_ln1496_55' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.43ns)   --->   "%select_ln1496_56 = select i1 %tmp_21, i12 %add_ln703_45, i12 %sub_ln703_44" [cordic_fixed.cpp:24]   --->   Operation 295 'select' 'select_ln1496_56' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_56, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 296 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.26ns)   --->   "%select_ln1371_26 = select i1 %tmp_50, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 297 'select' 'select_ln1371_26' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_55, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 298 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.26ns)   --->   "%select_ln1371_27 = select i1 %tmp_51, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 299 'select' 'select_ln1371_27' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.96ns)   --->   "%sub_ln703_46 = sub i12 %select_ln1496_56, %select_ln1371_27" [cordic_fixed.cpp:26]   --->   Operation 300 'sub' 'sub_ln703_46' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.96ns)   --->   "%add_ln703_46 = add i12 %select_ln1371_26, %select_ln1496_55" [cordic_fixed.cpp:27]   --->   Operation 301 'add' 'add_ln703_46' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.96ns)   --->   "%add_ln703_47 = add i12 %select_ln1371_27, %select_ln1496_56" [cordic_fixed.cpp:33]   --->   Operation 302 'add' 'add_ln703_47' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.96ns)   --->   "%sub_ln703_47 = sub i12 %select_ln1496_55, %select_ln1371_26" [cordic_fixed.cpp:34]   --->   Operation 303 'sub' 'sub_ln703_47' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.43ns)   --->   "%select_ln1496_57 = select i1 %tmp_21, i12 %sub_ln703_47, i12 %add_ln703_46" [cordic_fixed.cpp:24]   --->   Operation 304 'select' 'select_ln1496_57' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.43ns)   --->   "%select_ln1496_58 = select i1 %tmp_21, i12 %add_ln703_47, i12 %sub_ln703_46" [cordic_fixed.cpp:24]   --->   Operation 305 'select' 'select_ln1496_58' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_58, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 306 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.26ns)   --->   "%select_ln1371_28 = select i1 %tmp_52, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 307 'select' 'select_ln1371_28' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_57, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 308 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.26ns)   --->   "%select_ln1371_29 = select i1 %tmp_53, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 309 'select' 'select_ln1371_29' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.96ns)   --->   "%sub_ln703_48 = sub i12 %select_ln1496_58, %select_ln1371_29" [cordic_fixed.cpp:26]   --->   Operation 310 'sub' 'sub_ln703_48' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.96ns)   --->   "%add_ln703_48 = add i12 %select_ln1371_28, %select_ln1496_57" [cordic_fixed.cpp:27]   --->   Operation 311 'add' 'add_ln703_48' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.96ns)   --->   "%add_ln703_49 = add i12 %select_ln1371_29, %select_ln1496_58" [cordic_fixed.cpp:33]   --->   Operation 312 'add' 'add_ln703_49' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.96ns)   --->   "%sub_ln703_49 = sub i12 %select_ln1496_57, %select_ln1371_28" [cordic_fixed.cpp:34]   --->   Operation 313 'sub' 'sub_ln703_49' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.43ns)   --->   "%select_ln1496_59 = select i1 %tmp_21, i12 %sub_ln703_49, i12 %add_ln703_48" [cordic_fixed.cpp:24]   --->   Operation 314 'select' 'select_ln1496_59' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.43ns)   --->   "%select_ln1496_60 = select i1 %tmp_21, i12 %add_ln703_49, i12 %sub_ln703_48" [cordic_fixed.cpp:24]   --->   Operation 315 'select' 'select_ln1496_60' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_60, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 316 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_59, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 317 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !80"   --->   Operation 318 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !86"   --->   Operation 319 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !90"   --->   Operation 320 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 321 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.26ns)   --->   "%select_ln1371_30 = select i1 %tmp_54, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 322 'select' 'select_ln1371_30' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.26ns)   --->   "%select_ln1371_31 = select i1 %tmp_55, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 323 'select' 'select_ln1371_31' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.96ns)   --->   "%sub_ln703_50 = sub i12 %select_ln1496_60, %select_ln1371_31" [cordic_fixed.cpp:26]   --->   Operation 324 'sub' 'sub_ln703_50' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.96ns)   --->   "%add_ln703_50 = add i12 %select_ln1371_30, %select_ln1496_59" [cordic_fixed.cpp:27]   --->   Operation 325 'add' 'add_ln703_50' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.96ns)   --->   "%add_ln703_51 = add i12 %select_ln1371_31, %select_ln1496_60" [cordic_fixed.cpp:33]   --->   Operation 326 'add' 'add_ln703_51' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/1] (0.96ns)   --->   "%sub_ln703_51 = sub i12 %select_ln1496_59, %select_ln1371_30" [cordic_fixed.cpp:34]   --->   Operation 327 'sub' 'sub_ln703_51' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.43ns)   --->   "%select_ln1496_61 = select i1 %tmp_21, i12 %sub_ln703_51, i12 %add_ln703_50" [cordic_fixed.cpp:24]   --->   Operation 328 'select' 'select_ln1496_61' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (0.43ns)   --->   "%select_ln1496_62 = select i1 %tmp_21, i12 %add_ln703_51, i12 %sub_ln703_50" [cordic_fixed.cpp:24]   --->   Operation 329 'select' 'select_ln1496_62' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_62, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 330 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.26ns)   --->   "%select_ln1371_32 = select i1 %tmp_56, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 331 'select' 'select_ln1371_32' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_61, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 332 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.26ns)   --->   "%select_ln1371_33 = select i1 %tmp_57, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 333 'select' 'select_ln1371_33' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.96ns)   --->   "%sub_ln703_52 = sub i12 %select_ln1496_62, %select_ln1371_33" [cordic_fixed.cpp:26]   --->   Operation 334 'sub' 'sub_ln703_52' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.96ns)   --->   "%add_ln703_52 = add i12 %select_ln1371_32, %select_ln1496_61" [cordic_fixed.cpp:27]   --->   Operation 335 'add' 'add_ln703_52' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.96ns)   --->   "%add_ln703_53 = add i12 %select_ln1371_33, %select_ln1496_62" [cordic_fixed.cpp:33]   --->   Operation 336 'add' 'add_ln703_53' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.96ns)   --->   "%sub_ln703_53 = sub i12 %select_ln1496_61, %select_ln1371_32" [cordic_fixed.cpp:34]   --->   Operation 337 'sub' 'sub_ln703_53' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.43ns)   --->   "%select_ln1496_63 = select i1 %tmp_21, i12 %sub_ln703_53, i12 %add_ln703_52" [cordic_fixed.cpp:24]   --->   Operation 338 'select' 'select_ln1496_63' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.43ns)   --->   "%select_ln1496_64 = select i1 %tmp_21, i12 %add_ln703_53, i12 %sub_ln703_52" [cordic_fixed.cpp:24]   --->   Operation 339 'select' 'select_ln1496_64' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_64, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 340 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.26ns)   --->   "%select_ln1371_34 = select i1 %tmp_58, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 341 'select' 'select_ln1371_34' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_63, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 342 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.26ns)   --->   "%select_ln1371_35 = select i1 %tmp_59, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 343 'select' 'select_ln1371_35' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.96ns)   --->   "%sub_ln703_54 = sub i12 %select_ln1496_64, %select_ln1371_35" [cordic_fixed.cpp:26]   --->   Operation 344 'sub' 'sub_ln703_54' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.96ns)   --->   "%add_ln703_54 = add i12 %select_ln1371_34, %select_ln1496_63" [cordic_fixed.cpp:27]   --->   Operation 345 'add' 'add_ln703_54' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.96ns)   --->   "%add_ln703_55 = add i12 %select_ln1371_35, %select_ln1496_64" [cordic_fixed.cpp:33]   --->   Operation 346 'add' 'add_ln703_55' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.96ns)   --->   "%sub_ln703_55 = sub i12 %select_ln1496_63, %select_ln1371_34" [cordic_fixed.cpp:34]   --->   Operation 347 'sub' 'sub_ln703_55' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.43ns)   --->   "%select_ln1496_65 = select i1 %tmp_21, i12 %sub_ln703_55, i12 %add_ln703_54" [cordic_fixed.cpp:24]   --->   Operation 348 'select' 'select_ln1496_65' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.43ns)   --->   "%select_ln1496_66 = select i1 %tmp_21, i12 %add_ln703_55, i12 %sub_ln703_54" [cordic_fixed.cpp:24]   --->   Operation 349 'select' 'select_ln1496_66' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_66, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 350 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.26ns)   --->   "%select_ln1371_36 = select i1 %tmp_60, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 351 'select' 'select_ln1371_36' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_65, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 352 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.26ns)   --->   "%select_ln1371_37 = select i1 %tmp_61, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 353 'select' 'select_ln1371_37' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.96ns)   --->   "%sub_ln703_56 = sub i12 %select_ln1496_66, %select_ln1371_37" [cordic_fixed.cpp:26]   --->   Operation 354 'sub' 'sub_ln703_56' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.96ns)   --->   "%add_ln703_56 = add i12 %select_ln1371_36, %select_ln1496_65" [cordic_fixed.cpp:27]   --->   Operation 355 'add' 'add_ln703_56' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.96ns)   --->   "%add_ln703_57 = add i12 %select_ln1371_37, %select_ln1496_66" [cordic_fixed.cpp:33]   --->   Operation 356 'add' 'add_ln703_57' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.96ns)   --->   "%sub_ln703_57 = sub i12 %select_ln1496_65, %select_ln1371_36" [cordic_fixed.cpp:34]   --->   Operation 357 'sub' 'sub_ln703_57' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.43ns)   --->   "%select_ln1496_67 = select i1 %tmp_21, i12 %sub_ln703_57, i12 %add_ln703_56" [cordic_fixed.cpp:24]   --->   Operation 358 'select' 'select_ln1496_67' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.43ns)   --->   "%select_ln1496_68 = select i1 %tmp_21, i12 %add_ln703_57, i12 %sub_ln703_56" [cordic_fixed.cpp:24]   --->   Operation 359 'select' 'select_ln1496_68' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_68, i32 11)" [cordic_fixed.cpp:20]   --->   Operation 360 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.26ns)   --->   "%select_ln1371_38 = select i1 %tmp_62, i12 -1, i12 0" [cordic_fixed.cpp:20]   --->   Operation 361 'select' 'select_ln1371_38' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_67, i32 11)" [cordic_fixed.cpp:21]   --->   Operation 362 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.26ns)   --->   "%select_ln1371_39 = select i1 %tmp_63, i12 -1, i12 0" [cordic_fixed.cpp:21]   --->   Operation 363 'select' 'select_ln1371_39' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (0.96ns)   --->   "%sub_ln703_58 = sub i12 %select_ln1496_68, %select_ln1371_39" [cordic_fixed.cpp:26]   --->   Operation 364 'sub' 'sub_ln703_58' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.96ns)   --->   "%add_ln703_58 = add i12 %select_ln1371_38, %select_ln1496_67" [cordic_fixed.cpp:27]   --->   Operation 365 'add' 'add_ln703_58' <Predicate = (!tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.96ns)   --->   "%add_ln703_59 = add i12 %select_ln1371_39, %select_ln1496_68" [cordic_fixed.cpp:33]   --->   Operation 366 'add' 'add_ln703_59' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (0.96ns)   --->   "%sub_ln703_59 = sub i12 %select_ln1496_67, %select_ln1371_38" [cordic_fixed.cpp:34]   --->   Operation 367 'sub' 'sub_ln703_59' <Predicate = (tmp_21)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.43ns)   --->   "%select_ln1496_69 = select i1 %tmp_21, i12 %sub_ln703_59, i12 %add_ln703_58" [cordic_fixed.cpp:24]   --->   Operation 368 'select' 'select_ln1496_69' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.43ns)   --->   "%select_ln1496_70 = select i1 %tmp_21, i12 %add_ln703_59, i12 %sub_ln703_58" [cordic_fixed.cpp:24]   --->   Operation 369 'select' 'select_ln1496_70' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %select_ln1496_69)" [cordic_fixed.cpp:42]   --->   Operation 370 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %select_ln1496_70)" [cordic_fixed.cpp:42]   --->   Operation 371 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "ret void" [cordic_fixed.cpp:43]   --->   Operation 372 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.33ns
The critical path consists of the following:
	wire read on port 'theta_V' (cordic_fixed.cpp:8) [8]  (0 ns)
	'add' operation ('add_ln24', cordic_fixed.cpp:24) [11]  (0.962 ns)
	'select' operation ('select_ln1496_2', cordic_fixed.cpp:24) [22]  (0.451 ns)
	'add' operation ('add_ln1496_1', cordic_fixed.cpp:24) [24]  (1.03 ns)
	'select' operation ('select_ln1496_5', cordic_fixed.cpp:24) [38]  (0.47 ns)
	'add' operation ('add_ln1496_3', cordic_fixed.cpp:24) [40]  (1.03 ns)
	'select' operation ('select_ln1496_8', cordic_fixed.cpp:24) [53]  (0.458 ns)
	'add' operation ('add_ln1496_5', cordic_fixed.cpp:24) [55]  (1.03 ns)
	'select' operation ('select_ln1496_11', cordic_fixed.cpp:24) [68]  (0.445 ns)
	'add' operation ('add_ln1496_7', cordic_fixed.cpp:24) [70]  (1.03 ns)
	'select' operation ('select_ln1496_14', cordic_fixed.cpp:24) [83]  (0.42 ns)
	'add' operation ('add_ln1496_9', cordic_fixed.cpp:24) [85]  (1.03 ns)

 <State 2>: 8.62ns
The critical path consists of the following:
	'add' operation ('add_ln703_8', cordic_fixed.cpp:27) [92]  (0.962 ns)
	'select' operation ('select_ln1496_15', cordic_fixed.cpp:24) [95]  (0.431 ns)
	'add' operation ('add_ln703_11', cordic_fixed.cpp:33) [108]  (0.962 ns)
	'select' operation ('select_ln1496_19', cordic_fixed.cpp:24) [111]  (0.431 ns)
	'add' operation ('add_ln703_13', cordic_fixed.cpp:33) [123]  (0.962 ns)
	'select' operation ('select_ln1496_22', cordic_fixed.cpp:24) [126]  (0.431 ns)
	'add' operation ('add_ln703_15', cordic_fixed.cpp:33) [138]  (0.962 ns)
	'select' operation ('select_ln1496_25', cordic_fixed.cpp:24) [141]  (0.431 ns)
	'sub' operation ('sub_ln703_16', cordic_fixed.cpp:26) [151]  (0.962 ns)
	'select' operation ('select_ln1496_28', cordic_fixed.cpp:24) [156]  (0.431 ns)
	'select' operation ('select_ln1371', cordic_fixed.cpp:20) [158]  (0.264 ns)
	'sub' operation ('sub_ln703_19', cordic_fixed.cpp:34) [164]  (0.962 ns)
	'select' operation ('select_ln1496_29', cordic_fixed.cpp:24) [165]  (0.431 ns)

 <State 3>: 8.28ns
The critical path consists of the following:
	'select' operation ('select_ln1371_2', cordic_fixed.cpp:20) [168]  (0.264 ns)
	'add' operation ('add_ln703_20', cordic_fixed.cpp:27) [172]  (0.962 ns)
	'select' operation ('select_ln1496_31', cordic_fixed.cpp:24) [175]  (0.431 ns)
	'select' operation ('select_ln1371_5', cordic_fixed.cpp:21) [180]  (0.264 ns)
	'add' operation ('add_ln703_23', cordic_fixed.cpp:33) [183]  (0.962 ns)
	'select' operation ('select_ln1496_34', cordic_fixed.cpp:24) [186]  (0.431 ns)
	'select' operation ('select_ln1371_6', cordic_fixed.cpp:20) [188]  (0.264 ns)
	'add' operation ('add_ln703_24', cordic_fixed.cpp:27) [192]  (0.962 ns)
	'select' operation ('select_ln1496_35', cordic_fixed.cpp:24) [195]  (0.431 ns)
	'select' operation ('select_ln1371_9', cordic_fixed.cpp:21) [200]  (0.264 ns)
	'add' operation ('add_ln703_27', cordic_fixed.cpp:33) [203]  (0.962 ns)
	'select' operation ('select_ln1496_38', cordic_fixed.cpp:24) [206]  (0.431 ns)
	'select' operation ('select_ln1371_10', cordic_fixed.cpp:20) [208]  (0.264 ns)
	'add' operation ('add_ln703_28', cordic_fixed.cpp:27) [212]  (0.962 ns)
	'select' operation ('select_ln1496_39', cordic_fixed.cpp:24) [215]  (0.431 ns)

 <State 4>: 8.28ns
The critical path consists of the following:
	'select' operation ('select_ln1371_12', cordic_fixed.cpp:20) [218]  (0.264 ns)
	'sub' operation ('sub_ln703_31', cordic_fixed.cpp:34) [224]  (0.962 ns)
	'select' operation ('select_ln1496_41', cordic_fixed.cpp:24) [225]  (0.431 ns)
	'select' operation ('select_ln1371_15', cordic_fixed.cpp:21) [230]  (0.264 ns)
	'sub' operation ('sub_ln703_32', cordic_fixed.cpp:26) [231]  (0.962 ns)
	'select' operation ('select_ln1496_44', cordic_fixed.cpp:24) [236]  (0.431 ns)
	'select' operation ('select_ln1371_16', cordic_fixed.cpp:20) [238]  (0.264 ns)
	'add' operation ('add_ln703_34', cordic_fixed.cpp:27) [242]  (0.962 ns)
	'select' operation ('select_ln1496_45', cordic_fixed.cpp:24) [245]  (0.431 ns)
	'select' operation ('select_ln1333_1', cordic_fixed.cpp:21) [250]  (0.264 ns)
	'sub' operation ('sub_ln703_36', cordic_fixed.cpp:26) [251]  (0.962 ns)
	'select' operation ('select_ln1496_48', cordic_fixed.cpp:24) [256]  (0.431 ns)
	'select' operation ('select_ln1371_18', cordic_fixed.cpp:20) [258]  (0.264 ns)
	'sub' operation ('sub_ln703_39', cordic_fixed.cpp:34) [264]  (0.962 ns)
	'select' operation ('select_ln1496_49', cordic_fixed.cpp:24) [265]  (0.431 ns)

 <State 5>: 8.28ns
The critical path consists of the following:
	'select' operation ('select_ln1371_20', cordic_fixed.cpp:20) [268]  (0.264 ns)
	'add' operation ('add_ln703_40', cordic_fixed.cpp:27) [272]  (0.962 ns)
	'select' operation ('select_ln1496_51', cordic_fixed.cpp:24) [275]  (0.431 ns)
	'select' operation ('select_ln1371_23', cordic_fixed.cpp:21) [280]  (0.264 ns)
	'add' operation ('add_ln703_43', cordic_fixed.cpp:33) [283]  (0.962 ns)
	'select' operation ('select_ln1496_54', cordic_fixed.cpp:24) [286]  (0.431 ns)
	'select' operation ('select_ln1371_24', cordic_fixed.cpp:20) [288]  (0.264 ns)
	'sub' operation ('sub_ln703_45', cordic_fixed.cpp:34) [294]  (0.962 ns)
	'select' operation ('select_ln1496_55', cordic_fixed.cpp:24) [295]  (0.431 ns)
	'select' operation ('select_ln1371_27', cordic_fixed.cpp:21) [300]  (0.264 ns)
	'sub' operation ('sub_ln703_46', cordic_fixed.cpp:26) [301]  (0.962 ns)
	'select' operation ('select_ln1496_58', cordic_fixed.cpp:24) [306]  (0.431 ns)
	'select' operation ('select_ln1371_28', cordic_fixed.cpp:20) [308]  (0.264 ns)
	'sub' operation ('sub_ln703_49', cordic_fixed.cpp:34) [314]  (0.962 ns)
	'select' operation ('select_ln1496_59', cordic_fixed.cpp:24) [315]  (0.431 ns)

 <State 6>: 8.28ns
The critical path consists of the following:
	'select' operation ('select_ln1371_30', cordic_fixed.cpp:20) [318]  (0.264 ns)
	'add' operation ('add_ln703_50', cordic_fixed.cpp:27) [322]  (0.962 ns)
	'select' operation ('select_ln1496_61', cordic_fixed.cpp:24) [325]  (0.431 ns)
	'select' operation ('select_ln1371_33', cordic_fixed.cpp:21) [330]  (0.264 ns)
	'add' operation ('add_ln703_53', cordic_fixed.cpp:33) [333]  (0.962 ns)
	'select' operation ('select_ln1496_64', cordic_fixed.cpp:24) [336]  (0.431 ns)
	'select' operation ('select_ln1371_34', cordic_fixed.cpp:20) [338]  (0.264 ns)
	'add' operation ('add_ln703_54', cordic_fixed.cpp:27) [342]  (0.962 ns)
	'select' operation ('select_ln1496_65', cordic_fixed.cpp:24) [345]  (0.431 ns)
	'select' operation ('select_ln1371_37', cordic_fixed.cpp:21) [350]  (0.264 ns)
	'add' operation ('add_ln703_57', cordic_fixed.cpp:33) [353]  (0.962 ns)
	'select' operation ('select_ln1496_68', cordic_fixed.cpp:24) [356]  (0.431 ns)
	'select' operation ('select_ln1371_38', cordic_fixed.cpp:20) [358]  (0.264 ns)
	'add' operation ('add_ln703_58', cordic_fixed.cpp:27) [362]  (0.962 ns)
	'select' operation ('select_ln1496_69', cordic_fixed.cpp:24) [365]  (0.431 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
