
WS812_firmware4.elf:     file format elf32-littleriscv
WS812_firmware4.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000a75 memsz 0x00001538 flags rwx

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .text          00000a24  00000000  00000000  00001000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ctors         00000000  00000a24  00000a24  00001a78  2**2  CONTENTS
  2 .rodata        00000051  00000a24  00000a24  00001a24  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data          00000000  00000a78  00000a78  00001a78  2**2  CONTENTS, ALLOC, LOAD, DATA
  4 .bss           000000bc  00000a78  00000a78  00001a75  2**2  ALLOC
  5 .heap          00000000  00000b34  00000b34  00001a78  2**2  CONTENTS
  6 .stack         00000a00  00000b38  00000b38  00001a75  2**3  ALLOC
  7 .debug_info    00001837  00000000  00000000  00001a78  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev  00000935  00000000  00000000  000032af  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 000001d0  00000000  00000000  00003be8  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_ranges  00000188  00000000  00000000  00003db8  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_macro   0000272a  00000000  00000000  00003f40  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line    000027fa  00000000  00000000  0000666a  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_str     00007df6  00000000  00000000  00008e64  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .comment       00000034  00000000  00000000  00010c5a  2**0  CONTENTS, READONLY
 15 .debug_frame   000004ac  00000000  00000000  00010c90  2**2  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc     00000071  00000000  00000000  0001113c  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000a24 l    d  .ctors	00000000 .ctors
00000a24 l    d  .rodata	00000000 .rodata
00000a78 l    d  .data	00000000 .data
00000a78 l    d  .bss	00000000 .bss
00000b34 l    d  .heap	00000000 .heap
00000b38 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 ./src/bsp/driver/riscv_mc/crt0.o
000000f4 l       .text	00000000 crtInit
0000006a l       .text	00000000 __handle_isr
0000005c l       .text	00000000 __handle_esr
0000006c l       .text	00000000 __handle_exit
00000110 l       .text	00000000 bss_init
0000011c l       .text	00000000 bss_loop
00000128 l       .text	00000000 bss_done
0000012a l       .text	00000000 infinitLoop
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 interrupt.c
00000000 l    df *ABS*	00000000 pic.c
00000000 l    df *ABS*	00000000 stdlib.c
000003dc l     F .text	0000001c printf_c
000003f8 l     F .text	00000038 printf_s
00000430 l     F .text	000000b0 printf_d
000004e0 l     F .text	000000ca printf_x
00000000 l    df *ABS*	00000000 WS2812.c
00000000 l    df *ABS*	00000000 main.c
00000a7d l     O .bss	00000001 idx.0
00000000 l    df *ABS*	00000000 utils.c
000003b4  w    F .text	00000028 putchar
000005aa  w    F .text	0000014c printf
00001278 g       .data	00000000 __global_pointer$
00000ac8 g     O .bss	00000014 uart_command
00000a24 g       .text	00000000 _etext
00000310 g     F .text	0000003a pic_int_pending
00000a24 g       .ctors	00000000 _ctors_end
00000132 g     F .text	000000be irq_callback
000001f0 g     F .text	00000040 esr_callback
00000978 g     F .text	00000048 .hidden __udivsi3
00000a78 g       .bss	00000000 _bss_start
00000a78 g     O .bss	00000004 pic_dev
00000b34 g       .bss	00000000 _bss_end
000009c0 g     F .text	00000010 .hidden __umodsi3
00000adc g     O .bss	00000058 uart_core_uart
00000000 g       .text	00000000 _ftext
00000000 g       .text	00000000 _start
00000a24 g       .ctors	00000000 _ctors_start
000002b4 g     F .text	00000034 pic_int_enable
000006f6 g     F .text	00000036 set_colour
00000a00 g       *ABS*	00000000 _STACK_SIZE
0000093e g     F .text	00000032 delayMS
000007ec g     F .text	0000012e main
00000012 g       .text	00000000 trap_entry
00000000 g       *ABS*	00000000 _HEAP_SIZE
00000092 g     F .text	00000062 uart_putc
000002e8 g     F .text	00000028 pic_int_clear
00000970 g     F .text	00000084 .hidden __divsi3
00001538 g       .stack	00000000 _stack_start
00000a7c g     O .bss	00000001 command_received
00000230 g     F .text	00000084 pic_init
0000034a g     F .text	0000006a pic_isr_register
00000a7e g     O .bss	00000001 interrupt
00000a80 g     O .bss	00000048 int_table
000009f4 g     F .text	00000030 .hidden __modsi3
0000091a g     F .text	00000024 uartPutS
000007da g     F .text	00000012 ws2812_interrupt_handler
00000a7f g     O .bss	00000001 uart_pos
0000072c g     F .text	00000050 set_rgb_colour
00000a24 g       .ctors	00000000 _dtors_start
0000077c g     F .text	0000005e uart_interrupt_handler



Disassembly of section .text:

00000000 <_ftext>:
_ftext():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:8
.global main
.weak   irq_callback
.weak   esr_callback

_start:
  j crtInit
   0:	0f40006f          	j	f4 <crtInit>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:9
  nop
   4:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:10
  nop
   6:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:11
  nop
   8:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:12
  nop
   a:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:13
  nop
   c:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:14
  nop
   e:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:15
  nop
  10:	0001                	nop

00000012 <trap_entry>:
trap_entry():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:19

.global  trap_entry
trap_entry:
  sw x1,  - 1*4(sp)
  12:	fe112e23          	sw	ra,-4(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:20
  sw x5,  - 2*4(sp)
  16:	fe512c23          	sw	t0,-8(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:21
  sw x6,  - 3*4(sp)
  1a:	fe612a23          	sw	t1,-12(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:22
  sw x7,  - 4*4(sp)
  1e:	fe712823          	sw	t2,-16(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:23
  sw x10, - 5*4(sp)
  22:	fea12623          	sw	a0,-20(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:24
  sw x11, - 6*4(sp)
  26:	feb12423          	sw	a1,-24(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:25
  sw x12, - 7*4(sp)
  2a:	fec12223          	sw	a2,-28(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:26
  sw x13, - 8*4(sp)
  2e:	fed12023          	sw	a3,-32(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:27
  sw x14, - 9*4(sp)
  32:	fce12e23          	sw	a4,-36(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:28
  sw x15, -10*4(sp)
  36:	fcf12c23          	sw	a5,-40(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:29
  sw x16, -11*4(sp)
  3a:	fd012a23          	sw	a6,-44(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:30
  sw x17, -12*4(sp)
  3e:	fd112823          	sw	a7,-48(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:31
  sw x28, -13*4(sp)
  42:	fdc12623          	sw	t3,-52(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:32
  sw x29, -14*4(sp)
  46:	fdd12423          	sw	t4,-56(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:33
  sw x30, -15*4(sp)
  4a:	fde12223          	sw	t5,-60(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:34
  sw x31, -16*4(sp)
  4e:	fdf12023          	sw	t6,-64(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:35
  addi sp,sp,-16*4
  52:	7139                	addi	sp,sp,-64
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:36
  csrr a0, mcause    // load mcause value as parameter
  54:	34202573          	csrr	a0,mcause
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:37
  bltz a0, __handle_isr
  58:	00054963          	bltz	a0,6a <__handle_isr>

0000005c <__handle_esr>:
__handle_esr():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:39
__handle_esr:
  csrr a1, mepc
  5c:	341025f3          	csrr	a1,mepc
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:40
  mv   a2, sp
  60:	860a                	mv	a2,sp
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:41
  call esr_callback
  62:	2279                	jal	1f0 <esr_callback>
  64:	34151073          	csrw	mepc,a0
  68:	a011                	j	6c <__handle_exit>

0000006a <__handle_isr>:
__handle_isr():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:42
  csrw mepc, a0
  6a:	20e1                	jal	132 <irq_callback>

0000006c <__handle_exit>:
__handle_exit():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:42
  6c:	50f2                	lw	ra,60(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:43
  j    __handle_exit
  6e:	52e2                	lw	t0,56(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:45
__handle_isr:
  call irq_callback
  70:	5352                	lw	t1,52(sp)
  72:	53c2                	lw	t2,48(sp)
  74:	5532                	lw	a0,44(sp)
  76:	55a2                	lw	a1,40(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:47
__handle_exit:
  lw x1 , 15*4(sp)
  78:	5612                	lw	a2,36(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:48
  lw x5,  14*4(sp)
  7a:	5682                	lw	a3,32(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:49
  lw x6,  13*4(sp)
  7c:	4772                	lw	a4,28(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:50
  lw x7,  12*4(sp)
  7e:	47e2                	lw	a5,24(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:51
  lw x10, 11*4(sp)
  80:	4852                	lw	a6,20(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:52
  lw x11, 10*4(sp)
  82:	48c2                	lw	a7,16(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:53
  lw x12,  9*4(sp)
  84:	4e32                	lw	t3,12(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:54
  lw x13,  8*4(sp)
  86:	4ea2                	lw	t4,8(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:55
  lw x14,  7*4(sp)
  88:	4f12                	lw	t5,4(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:56
  lw x15,  6*4(sp)
  8a:	4f82                	lw	t6,0(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:57
  lw x16,  5*4(sp)
  8c:	6121                	addi	sp,sp,64
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:58
  lw x17,  4*4(sp)
  8e:	30200073          	mret

00000092 <uart_putc>:
uart_putc():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:291
 * Returns 0 if no error
 ***************************************************************
*/
unsigned char uart_putc(struct uart_instance *this_uart,
			unsigned char ucChar)
{
  92:	7179                	addi	sp,sp,-48
  94:	d622                	sw	s0,44(sp)
  96:	1800                	addi	s0,sp,48
  98:	fca42e23          	sw	a0,-36(s0)
  9c:	87ae                	mv	a5,a1
  9e:	fcf40da3          	sb	a5,-37(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:294
	volatile unsigned char uiValue;
	volatile struct uart_dev *dev;
	if (NULL == this_uart) {
  a2:	fdc42783          	lw	a5,-36(s0)
  a6:	e399                	bnez	a5,ac <uart_putc+0x1a>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:295
		return 1;
  a8:	4785                	li	a5,1
  aa:	a089                	j	ec <uart_putc+0x5a>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:297
	}
	dev = (volatile struct uart_dev *) (this_uart->base);
  ac:	fdc42783          	lw	a5,-36(s0)
  b0:	43dc                	lw	a5,4(a5)
  b2:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:329
	} else
#endif
	{
		do {
			/* if uart's ready to accept character, send immediately */
			uiValue = dev->lsr;
  b6:	fec42783          	lw	a5,-20(s0)
  ba:	4bdc                	lw	a5,20(a5)
  bc:	0ff7f793          	andi	a5,a5,255
  c0:	fef405a3          	sb	a5,-21(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:330
			if (uiValue & UART_LSR_TX_RDY_MASK) {
  c4:	feb44783          	lbu	a5,-21(s0)
  c8:	0ff7f793          	andi	a5,a5,255
  cc:	0207f793          	andi	a5,a5,32
  d0:	cb81                	beqz	a5,e0 <uart_putc+0x4e>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:331
				dev->rxtx = ucChar;
  d2:	fdb44703          	lbu	a4,-37(s0)
  d6:	fec42783          	lw	a5,-20(s0)
  da:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:332
				return (0);
  dc:	4781                	li	a5,0
  de:	a039                	j	ec <uart_putc+0x5a>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:336
			}

			/* if non-blocking tx, return immediately */
			if (this_uart->blockingTx == 0)
  e0:	fdc42783          	lw	a5,-36(s0)
  e4:	01e7c783          	lbu	a5,30(a5)
  e8:	f7f9                	bnez	a5,b6 <uart_putc+0x24>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:337
				return (UART_ERR_WOULD_BLOCK);
  ea:	4785                	li	a5,1
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/uart/uart.c:344
		} while (1);
	}

	/* all done */
	return 0;
}
  ec:	853e                	mv	a0,a5
  ee:	5432                	lw	s0,44(sp)
  f0:	6145                	addi	sp,sp,48
  f2:	8082                	ret

000000f4 <crtInit>:
crtInit():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:69
  mret
  .text


crtInit:
  la t0, trap_entry
  f4:	01200293          	li	t0,18
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:70
  csrw mtvec, t0
  f8:	30529073          	csrw	mtvec,t0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:71
  csrwi mstatus, 0
  fc:	30005073          	csrwi	mstatus,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:72
  csrwi mie, 0
 100:	30405073          	csrwi	mie,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:76

  .option push
  .option norelax
  la gp, __global_pointer$
 104:	00001197          	auipc	gp,0x1
 108:	17418193          	addi	gp,gp,372 # 1278 <__global_pointer$>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:78
  .option pop
  la sp, _stack_start
 10c:	2c018113          	addi	sp,gp,704 # 1538 <_stack_start>

00000110 <bss_init>:
bss_init():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:81

bss_init:
  la a0, _bss_start
 110:	00001517          	auipc	a0,0x1
 114:	96850513          	addi	a0,a0,-1688 # a78 <pic_dev>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:82
  la a1, _bss_end
 118:	8bc18593          	addi	a1,gp,-1860 # b34 <_bss_end>

0000011c <bss_loop>:
bss_loop():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:84
bss_loop:
  beq a0,a1,bss_done
 11c:	00b50663          	beq	a0,a1,128 <bss_done>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:85
  sw zero,0(a0)
 120:	00052023          	sw	zero,0(a0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:86
  add a0,a0,4
 124:	0511                	addi	a0,a0,4
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:87
  j bss_loop
 126:	bfdd                	j	11c <bss_loop>

00000128 <bss_done>:
bss_done():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:111
//  li a0, 0x880     //880 enable timer + external interrupts
//  csrw mie,a0
//  li a0, 0x1808     //1808 enable interrupts
//  csrw mstatus,a0

  call main
 128:	25d1                	jal	7ec <main>

0000012a <infinitLoop>:
infinitLoop():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:113
infinitLoop:
  j infinitLoop
 12a:	a001                	j	12a <infinitLoop>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:116

irq_callback:
  ret
 12c:	8082                	ret
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/crt0.S:119

esr_callback:
  j esr_callback
 12e:	0c20006f          	j	1f0 <esr_callback>

00000132 <irq_callback>:
irq_callback():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:57
#include "interrupt.h"

extern struct interrupt_entry int_table[S_INT_NUM];

void irq_callback(unsigned int mcause)
{
 132:	7179                	addi	sp,sp,-48
 134:	d606                	sw	ra,44(sp)
 136:	d422                	sw	s0,40(sp)
 138:	1800                	addi	s0,sp,48
 13a:	fca42e23          	sw	a0,-36(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:59

	if ((mcause & MCAUSE_VAL_MASK) == MCAUSE_VAL_MTIP) {
 13e:	fdc42783          	lw	a5,-36(s0)
 142:	00f7f713          	andi	a4,a5,15
 146:	479d                	li	a5,7
 148:	02f71263          	bne	a4,a5,16c <irq_callback+0x3a>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:60
		if (int_table[S_INT_TIMER].isr) {
 14c:	6785                	lui	a5,0x1
 14e:	a8078793          	addi	a5,a5,-1408 # a80 <int_table>
 152:	43bc                	lw	a5,64(a5)
 154:	cbc9                	beqz	a5,1e6 <irq_callback+0xb4>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:61
			int_table[S_INT_TIMER].isr(int_table[S_INT_TIMER].
 156:	6785                	lui	a5,0x1
 158:	a8078793          	addi	a5,a5,-1408 # a80 <int_table>
 15c:	43b8                	lw	a4,64(a5)
 15e:	6785                	lui	a5,0x1
 160:	a8078793          	addi	a5,a5,-1408 # a80 <int_table>
 164:	43fc                	lw	a5,68(a5)
 166:	853e                	mv	a0,a5
 168:	9702                	jalr	a4
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:76
				}
				pic_int_clear(idx);
			}
		}
	}
}
 16a:	a8b5                	j	1e6 <irq_callback+0xb4>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:64
	} else if ((mcause & MCAUSE_VAL_MASK) == MCASUE_VAL_MEIP) {
 16c:	fdc42783          	lw	a5,-36(s0)
 170:	00f7f713          	andi	a4,a5,15
 174:	47ad                	li	a5,11
 176:	06f71863          	bne	a4,a5,1e6 <irq_callback+0xb4>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66
		for (idx = S_INT_PIC0; idx < S_INT_NUM; idx++) {
 17a:	fe042623          	sw	zero,-20(s0)
 17e:	a8b9                	j	1dc <irq_callback+0xaa>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:67
			if (pic_int_pending(idx)) {
 180:	fec42783          	lw	a5,-20(s0)
 184:	0ff7f793          	andi	a5,a5,255
 188:	853e                	mv	a0,a5
 18a:	2259                	jal	310 <pic_int_pending>
 18c:	87aa                	mv	a5,a0
 18e:	c3b1                	beqz	a5,1d2 <irq_callback+0xa0>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:68
				if (int_table[idx].isr) {
 190:	6785                	lui	a5,0x1
 192:	a8078713          	addi	a4,a5,-1408 # a80 <int_table>
 196:	fec42783          	lw	a5,-20(s0)
 19a:	078e                	slli	a5,a5,0x3
 19c:	97ba                	add	a5,a5,a4
 19e:	439c                	lw	a5,0(a5)
 1a0:	c39d                	beqz	a5,1c6 <irq_callback+0x94>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:69
					int_table[idx].isr(int_table[idx].
 1a2:	6785                	lui	a5,0x1
 1a4:	a8078713          	addi	a4,a5,-1408 # a80 <int_table>
 1a8:	fec42783          	lw	a5,-20(s0)
 1ac:	078e                	slli	a5,a5,0x3
 1ae:	97ba                	add	a5,a5,a4
 1b0:	4394                	lw	a3,0(a5)
 1b2:	6785                	lui	a5,0x1
 1b4:	a8078713          	addi	a4,a5,-1408 # a80 <int_table>
 1b8:	fec42783          	lw	a5,-20(s0)
 1bc:	078e                	slli	a5,a5,0x3
 1be:	97ba                	add	a5,a5,a4
 1c0:	43dc                	lw	a5,4(a5)
 1c2:	853e                	mv	a0,a5
 1c4:	9682                	jalr	a3
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:72
				pic_int_clear(idx);
 1c6:	fec42783          	lw	a5,-20(s0)
 1ca:	0ff7f793          	andi	a5,a5,255
 1ce:	853e                	mv	a0,a5
 1d0:	2a21                	jal	2e8 <pic_int_clear>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66 (discriminator 2)
		for (idx = S_INT_PIC0; idx < S_INT_NUM; idx++) {
 1d2:	fec42783          	lw	a5,-20(s0)
 1d6:	0785                	addi	a5,a5,1
 1d8:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66 (discriminator 1)
 1dc:	fec42703          	lw	a4,-20(s0)
 1e0:	47a1                	li	a5,8
 1e2:	f8e7dfe3          	bge	a5,a4,180 <irq_callback+0x4e>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:76
}
 1e6:	0001                	nop
 1e8:	50b2                	lw	ra,44(sp)
 1ea:	5422                	lw	s0,40(sp)
 1ec:	6145                	addi	sp,sp,48
 1ee:	8082                	ret

000001f0 <esr_callback>:
esr_callback():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:80

unsigned int esr_callback(unsigned int mcause, unsigned int mepc,
			  unsigned int sp)
{
 1f0:	1101                	addi	sp,sp,-32
 1f2:	ce06                	sw	ra,28(sp)
 1f4:	cc22                	sw	s0,24(sp)
 1f6:	1000                	addi	s0,sp,32
 1f8:	fea42623          	sw	a0,-20(s0)
 1fc:	feb42423          	sw	a1,-24(s0)
 200:	fec42223          	sw	a2,-28(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:82

	printf("Exception caught: mcause=%d ,", mcause);
 204:	fec42583          	lw	a1,-20(s0)
 208:	6785                	lui	a5,0x1
 20a:	a2478513          	addi	a0,a5,-1500 # a24 <_etext>
 20e:	2e71                	jal	5aa <printf>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:83
	printf("mepc=%x, sp=%x \r\n", mepc, sp);
 210:	fe442603          	lw	a2,-28(s0)
 214:	fe842583          	lw	a1,-24(s0)
 218:	6785                	lui	a5,0x1
 21a:	a4478513          	addi	a0,a5,-1468 # a44 <_etext+0x20>
 21e:	2671                	jal	5aa <printf>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:107
		break;
	}

	printf("\r\n");
#endif
	return mepc + 4;
 220:	fe842783          	lw	a5,-24(s0)
 224:	0791                	addi	a5,a5,4
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/interrupt.c:108
}
 226:	853e                	mv	a0,a5
 228:	40f2                	lw	ra,28(sp)
 22a:	4462                	lw	s0,24(sp)
 22c:	6105                	addi	sp,sp,32
 22e:	8082                	ret

00000230 <pic_init>:
pic_init():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:59

volatile struct pic_reg *pic_dev;
struct interrupt_entry int_table[S_INT_NUM];

unsigned char pic_init(unsigned int base)
{
 230:	7179                	addi	sp,sp,-48
 232:	d622                	sw	s0,44(sp)
 234:	1800                	addi	s0,sp,48
 236:	fca42e23          	sw	a0,-36(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:61
	unsigned int idx, a;
	pic_dev = (struct pic_reg *) base;
 23a:	fdc42703          	lw	a4,-36(s0)
 23e:	6785                	lui	a5,0x1
 240:	a6e7ac23          	sw	a4,-1416(a5) # a78 <pic_dev>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:64

	/* init interrupt table */
	for (idx = 0; idx < S_INT_NUM; idx++) {
 244:	fe042623          	sw	zero,-20(s0)
 248:	a805                	j	278 <pic_init+0x48>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:65 (discriminator 3)
		int_table[idx].context = NULL;
 24a:	6785                	lui	a5,0x1
 24c:	a8078713          	addi	a4,a5,-1408 # a80 <int_table>
 250:	fec42783          	lw	a5,-20(s0)
 254:	078e                	slli	a5,a5,0x3
 256:	97ba                	add	a5,a5,a4
 258:	0007a223          	sw	zero,4(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:66 (discriminator 3)
		int_table[idx].isr = NULL;
 25c:	6785                	lui	a5,0x1
 25e:	a8078713          	addi	a4,a5,-1408 # a80 <int_table>
 262:	fec42783          	lw	a5,-20(s0)
 266:	078e                	slli	a5,a5,0x3
 268:	97ba                	add	a5,a5,a4
 26a:	0007a023          	sw	zero,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:64 (discriminator 3)
	for (idx = 0; idx < S_INT_NUM; idx++) {
 26e:	fec42783          	lw	a5,-20(s0)
 272:	0785                	addi	a5,a5,1
 274:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:64 (discriminator 1)
 278:	fec42703          	lw	a4,-20(s0)
 27c:	47a1                	li	a5,8
 27e:	fce7f6e3          	bgeu	a5,a4,24a <pic_init+0x1a>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:70
	}

	/*disable/clear all of the external interrupts */
	pic_dev->pic_status = 0xffffffff;
 282:	6785                	lui	a5,0x1
 284:	a787a783          	lw	a5,-1416(a5) # a78 <pic_dev>
 288:	577d                	li	a4,-1
 28a:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:71
	pic_dev->pic_en = 0;
 28c:	6785                	lui	a5,0x1
 28e:	a787a783          	lw	a5,-1416(a5) # a78 <pic_dev>
 292:	0007a223          	sw	zero,4(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:74

	/* enable external interrupt */
	__asm__ __volatile__("csrw mie, %0"::"r"(0x800));
 296:	6785                	lui	a5,0x1
 298:	80078793          	addi	a5,a5,-2048 # 800 <main+0x14>
 29c:	30479073          	csrw	mie,a5
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:77

	/* enable interrupts */
	__asm__ __volatile__("csrw mstatus, %0"::"r"(0x1808));
 2a0:	6789                	lui	a5,0x2
 2a2:	80878793          	addi	a5,a5,-2040 # 1808 <_stack_start+0x2d0>
 2a6:	30079073          	csrw	mstatus,a5
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:78
	return 0;
 2aa:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:79
}
 2ac:	853e                	mv	a0,a5
 2ae:	5432                	lw	s0,44(sp)
 2b0:	6145                	addi	sp,sp,48
 2b2:	8082                	ret

000002b4 <pic_int_enable>:
pic_int_enable():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:82

unsigned char pic_int_enable(unsigned char src)
{
 2b4:	1101                	addi	sp,sp,-32
 2b6:	ce22                	sw	s0,28(sp)
 2b8:	1000                	addi	s0,sp,32
 2ba:	87aa                	mv	a5,a0
 2bc:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:83
	pic_dev->pic_en |= 1 << (src);
 2c0:	6785                	lui	a5,0x1
 2c2:	a787a783          	lw	a5,-1416(a5) # a78 <pic_dev>
 2c6:	43d8                	lw	a4,4(a5)
 2c8:	fef44783          	lbu	a5,-17(s0)
 2cc:	4685                	li	a3,1
 2ce:	00f697b3          	sll	a5,a3,a5
 2d2:	86be                	mv	a3,a5
 2d4:	6785                	lui	a5,0x1
 2d6:	a787a783          	lw	a5,-1416(a5) # a78 <pic_dev>
 2da:	8f55                	or	a4,a4,a3
 2dc:	c3d8                	sw	a4,4(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:84
	return 0;
 2de:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:85
}
 2e0:	853e                	mv	a0,a5
 2e2:	4472                	lw	s0,28(sp)
 2e4:	6105                	addi	sp,sp,32
 2e6:	8082                	ret

000002e8 <pic_int_clear>:
pic_int_clear():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:94
	pic_dev->pic_en &= (~(1 << src));
	return 0;
}

unsigned char pic_int_clear(unsigned char src)
{
 2e8:	1101                	addi	sp,sp,-32
 2ea:	ce22                	sw	s0,28(sp)
 2ec:	1000                	addi	s0,sp,32
 2ee:	87aa                	mv	a5,a0
 2f0:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:95
	pic_dev->pic_status = 1 << (src);
 2f4:	fef44783          	lbu	a5,-17(s0)
 2f8:	4705                	li	a4,1
 2fa:	00f71733          	sll	a4,a4,a5
 2fe:	6785                	lui	a5,0x1
 300:	a787a783          	lw	a5,-1416(a5) # a78 <pic_dev>
 304:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:96
	return 0;
 306:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:97
}
 308:	853e                	mv	a0,a5
 30a:	4472                	lw	s0,28(sp)
 30c:	6105                	addi	sp,sp,32
 30e:	8082                	ret

00000310 <pic_int_pending>:
pic_int_pending():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:100

unsigned char pic_int_pending(unsigned char src)
{
 310:	7179                	addi	sp,sp,-48
 312:	d622                	sw	s0,44(sp)
 314:	1800                	addi	s0,sp,48
 316:	87aa                	mv	a5,a0
 318:	fcf40fa3          	sb	a5,-33(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:101
	unsigned int ifr = pic_dev->pic_status;
 31c:	6785                	lui	a5,0x1
 31e:	a787a783          	lw	a5,-1416(a5) # a78 <pic_dev>
 322:	439c                	lw	a5,0(a5)
 324:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:103

	if (ifr & (1 << src)) {
 328:	fdf44783          	lbu	a5,-33(s0)
 32c:	4705                	li	a4,1
 32e:	00f717b3          	sll	a5,a4,a5
 332:	873e                	mv	a4,a5
 334:	fec42783          	lw	a5,-20(s0)
 338:	8ff9                	and	a5,a5,a4
 33a:	c399                	beqz	a5,340 <pic_int_pending+0x30>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:104
		return 1;
 33c:	4785                	li	a5,1
 33e:	a011                	j	342 <pic_int_pending+0x32>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:107
	}

	return 0;
 340:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:108
}
 342:	853e                	mv	a0,a5
 344:	5432                	lw	s0,44(sp)
 346:	6145                	addi	sp,sp,48
 348:	8082                	ret

0000034a <pic_isr_register>:
pic_isr_register():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:136
	return 0;
}

unsigned char pic_isr_register(unsigned char src, void (*isr) (void *),
			       void *context)
{
 34a:	1101                	addi	sp,sp,-32
 34c:	ce06                	sw	ra,28(sp)
 34e:	cc22                	sw	s0,24(sp)
 350:	1000                	addi	s0,sp,32
 352:	87aa                	mv	a5,a0
 354:	feb42423          	sw	a1,-24(s0)
 358:	fec42223          	sw	a2,-28(s0)
 35c:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:137
	if (src > S_INT_NUM) {
 360:	fef44703          	lbu	a4,-17(s0)
 364:	47a5                	li	a5,9
 366:	00e7f463          	bgeu	a5,a4,36e <pic_isr_register+0x24>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:138
		return 1;
 36a:	4785                	li	a5,1
 36c:	a83d                	j	3aa <pic_isr_register+0x60>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:140
	}
	if (NULL == context) {
 36e:	fe442783          	lw	a5,-28(s0)
 372:	e399                	bnez	a5,378 <pic_isr_register+0x2e>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:141
		return 1;
 374:	4785                	li	a5,1
 376:	a815                	j	3aa <pic_isr_register+0x60>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:145
	}

	/* register on the isr */
	int_table[src].isr = isr;
 378:	fef44783          	lbu	a5,-17(s0)
 37c:	6705                	lui	a4,0x1
 37e:	a8070713          	addi	a4,a4,-1408 # a80 <int_table>
 382:	078e                	slli	a5,a5,0x3
 384:	97ba                	add	a5,a5,a4
 386:	fe842703          	lw	a4,-24(s0)
 38a:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:146
	int_table[src].context = context;
 38c:	fef44783          	lbu	a5,-17(s0)
 390:	6705                	lui	a4,0x1
 392:	a8070713          	addi	a4,a4,-1408 # a80 <int_table>
 396:	078e                	slli	a5,a5,0x3
 398:	97ba                	add	a5,a5,a4
 39a:	fe442703          	lw	a4,-28(s0)
 39e:	c3d8                	sw	a4,4(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:149

	/* mask on the interrupt source */
	pic_int_enable(src);
 3a0:	fef44783          	lbu	a5,-17(s0)
 3a4:	853e                	mv	a0,a5
 3a6:	3739                	jal	2b4 <pic_int_enable>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:151

	return 0;
 3a8:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/pic.c:152
}
 3aa:	853e                	mv	a0,a5
 3ac:	40f2                	lw	ra,28(sp)
 3ae:	4462                	lw	s0,24(sp)
 3b0:	6105                	addi	sp,sp,32
 3b2:	8082                	ret

000003b4 <putchar>:
putchar():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:78
//struct uart_instance *g_stdio_uart = NULL;
extern struct uart_instance uart_core_uart;
#endif

int __attribute__((weak)) putchar(int c)
{
 3b4:	1101                	addi	sp,sp,-32
 3b6:	ce06                	sw	ra,28(sp)
 3b8:	cc22                	sw	s0,24(sp)
 3ba:	1000                	addi	s0,sp,32
 3bc:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:81
#ifdef LSCC_STDIO_UART_APB
	//Initialize the uart driver if it is the first time this function is called
	uart_putc(&uart_core_uart, c);
 3c0:	fec42783          	lw	a5,-20(s0)
 3c4:	0ff7f793          	andi	a5,a5,255
 3c8:	85be                	mv	a1,a5
 3ca:	86418513          	addi	a0,gp,-1948 # adc <uart_core_uart>
 3ce:	31d1                	jal	92 <uart_putc>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:83
#endif
	return 0;
 3d0:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:84
}
 3d2:	853e                	mv	a0,a5
 3d4:	40f2                	lw	ra,28(sp)
 3d6:	4462                	lw	s0,24(sp)
 3d8:	6105                	addi	sp,sp,32
 3da:	8082                	ret

000003dc <printf_c>:
printf_c():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:87

static void printf_c(int c)
{
 3dc:	1101                	addi	sp,sp,-32
 3de:	ce06                	sw	ra,28(sp)
 3e0:	cc22                	sw	s0,24(sp)
 3e2:	1000                	addi	s0,sp,32
 3e4:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:88
	putchar(c);
 3e8:	fec42503          	lw	a0,-20(s0)
 3ec:	37e1                	jal	3b4 <putchar>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:89
}
 3ee:	0001                	nop
 3f0:	40f2                	lw	ra,28(sp)
 3f2:	4462                	lw	s0,24(sp)
 3f4:	6105                	addi	sp,sp,32
 3f6:	8082                	ret

000003f8 <printf_s>:
printf_s():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:92

static void printf_s(char *p)
{
 3f8:	1101                	addi	sp,sp,-32
 3fa:	ce06                	sw	ra,28(sp)
 3fc:	cc22                	sw	s0,24(sp)
 3fe:	1000                	addi	s0,sp,32
 400:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:93
	while (*p)
 404:	a819                	j	41a <printf_s+0x22>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:94
		putchar(*(p++));
 406:	fec42783          	lw	a5,-20(s0)
 40a:	00178713          	addi	a4,a5,1
 40e:	fee42623          	sw	a4,-20(s0)
 412:	00078783          	lb	a5,0(a5)
 416:	853e                	mv	a0,a5
 418:	3f71                	jal	3b4 <putchar>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:93
	while (*p)
 41a:	fec42783          	lw	a5,-20(s0)
 41e:	00078783          	lb	a5,0(a5)
 422:	f3f5                	bnez	a5,406 <printf_s+0xe>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:95
}
 424:	0001                	nop
 426:	0001                	nop
 428:	40f2                	lw	ra,28(sp)
 42a:	4462                	lw	s0,24(sp)
 42c:	6105                	addi	sp,sp,32
 42e:	8082                	ret

00000430 <printf_d>:
printf_d():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:98

static void printf_d(int val)
{
 430:	715d                	addi	sp,sp,-80
 432:	c686                	sw	ra,76(sp)
 434:	c4a2                	sw	s0,72(sp)
 436:	0880                	addi	s0,sp,80
 438:	faa42e23          	sw	a0,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:100
	char buffer[32];
	char *p = buffer;
 43c:	fcc40793          	addi	a5,s0,-52
 440:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:101
	if (val < 0) {
 444:	fbc42783          	lw	a5,-68(s0)
 448:	0407db63          	bgez	a5,49e <printf_d+0x6e>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:102
		printf_c('-');
 44c:	02d00513          	li	a0,45
 450:	3771                	jal	3dc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:103
		val = -val;
 452:	fbc42783          	lw	a5,-68(s0)
 456:	40f007b3          	neg	a5,a5
 45a:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105
	}
	while (val || p == buffer) {
 45e:	a081                	j	49e <printf_d+0x6e>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:106
		*(p++) = '0' + val % 10;
 460:	fbc42783          	lw	a5,-68(s0)
 464:	45a9                	li	a1,10
 466:	853e                	mv	a0,a5
 468:	2371                	jal	9f4 <__modsi3>
 46a:	87aa                	mv	a5,a0
 46c:	0ff7f793          	andi	a5,a5,255
 470:	03078793          	addi	a5,a5,48
 474:	0ff7f693          	andi	a3,a5,255
 478:	fec42783          	lw	a5,-20(s0)
 47c:	00178713          	addi	a4,a5,1
 480:	fee42623          	sw	a4,-20(s0)
 484:	01869713          	slli	a4,a3,0x18
 488:	8761                	srai	a4,a4,0x18
 48a:	00e78023          	sb	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:107
		val = val / 10;
 48e:	fbc42783          	lw	a5,-68(s0)
 492:	45a9                	li	a1,10
 494:	853e                	mv	a0,a5
 496:	29e9                	jal	970 <__divsi3>
 498:	87aa                	mv	a5,a0
 49a:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105
	while (val || p == buffer) {
 49e:	fbc42783          	lw	a5,-68(s0)
 4a2:	ffdd                	bnez	a5,460 <printf_d+0x30>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105 (discriminator 1)
 4a4:	fcc40793          	addi	a5,s0,-52
 4a8:	fec42703          	lw	a4,-20(s0)
 4ac:	faf70ae3          	beq	a4,a5,460 <printf_d+0x30>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:109
	}
	while (p != buffer)
 4b0:	a821                	j	4c8 <printf_d+0x98>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:110
		printf_c(*(--p));
 4b2:	fec42783          	lw	a5,-20(s0)
 4b6:	17fd                	addi	a5,a5,-1
 4b8:	fef42623          	sw	a5,-20(s0)
 4bc:	fec42783          	lw	a5,-20(s0)
 4c0:	00078783          	lb	a5,0(a5)
 4c4:	853e                	mv	a0,a5
 4c6:	3f19                	jal	3dc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:109
	while (p != buffer)
 4c8:	fcc40793          	addi	a5,s0,-52
 4cc:	fec42703          	lw	a4,-20(s0)
 4d0:	fef711e3          	bne	a4,a5,4b2 <printf_d+0x82>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:111
}
 4d4:	0001                	nop
 4d6:	0001                	nop
 4d8:	40b6                	lw	ra,76(sp)
 4da:	4426                	lw	s0,72(sp)
 4dc:	6161                	addi	sp,sp,80
 4de:	8082                	ret

000004e0 <printf_x>:
printf_x():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:114

static void printf_x(unsigned int val)
{
 4e0:	715d                	addi	sp,sp,-80
 4e2:	c686                	sw	ra,76(sp)
 4e4:	c4a2                	sw	s0,72(sp)
 4e6:	0880                	addi	s0,sp,80
 4e8:	faa42e23          	sw	a0,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:116
	char buffer[32];
	char *p = buffer;
 4ec:	fcc40793          	addi	a5,s0,-52
 4f0:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118

	while (val || p == buffer) {
 4f4:	a895                	j	568 <printf_x+0x88>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:119
		if ((val % 16) > 9) {
 4f6:	fbc42783          	lw	a5,-68(s0)
 4fa:	00f7f713          	andi	a4,a5,15
 4fe:	47a5                	li	a5,9
 500:	02e7f963          	bgeu	a5,a4,532 <printf_x+0x52>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:120
			*(p++) = 'a' + val % 16 - 10;
 504:	fbc42783          	lw	a5,-68(s0)
 508:	0ff7f793          	andi	a5,a5,255
 50c:	8bbd                	andi	a5,a5,15
 50e:	0ff7f793          	andi	a5,a5,255
 512:	05778793          	addi	a5,a5,87
 516:	0ff7f693          	andi	a3,a5,255
 51a:	fec42783          	lw	a5,-20(s0)
 51e:	00178713          	addi	a4,a5,1
 522:	fee42623          	sw	a4,-20(s0)
 526:	01869713          	slli	a4,a3,0x18
 52a:	8761                	srai	a4,a4,0x18
 52c:	00e78023          	sb	a4,0(a5)
 530:	a03d                	j	55e <printf_x+0x7e>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:122
		} else {
			*(p++) = '0' + val % 16;
 532:	fbc42783          	lw	a5,-68(s0)
 536:	0ff7f793          	andi	a5,a5,255
 53a:	8bbd                	andi	a5,a5,15
 53c:	0ff7f793          	andi	a5,a5,255
 540:	03078793          	addi	a5,a5,48
 544:	0ff7f693          	andi	a3,a5,255
 548:	fec42783          	lw	a5,-20(s0)
 54c:	00178713          	addi	a4,a5,1
 550:	fee42623          	sw	a4,-20(s0)
 554:	01869713          	slli	a4,a3,0x18
 558:	8761                	srai	a4,a4,0x18
 55a:	00e78023          	sb	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:124
		}
		val = val / 16;
 55e:	fbc42783          	lw	a5,-68(s0)
 562:	8391                	srli	a5,a5,0x4
 564:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118
	while (val || p == buffer) {
 568:	fbc42783          	lw	a5,-68(s0)
 56c:	f7c9                	bnez	a5,4f6 <printf_x+0x16>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118 (discriminator 1)
 56e:	fcc40793          	addi	a5,s0,-52
 572:	fec42703          	lw	a4,-20(s0)
 576:	f8f700e3          	beq	a4,a5,4f6 <printf_x+0x16>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:126
	}
	while (p != buffer)
 57a:	a821                	j	592 <printf_x+0xb2>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:127
		printf_c(*(--p));
 57c:	fec42783          	lw	a5,-20(s0)
 580:	17fd                	addi	a5,a5,-1
 582:	fef42623          	sw	a5,-20(s0)
 586:	fec42783          	lw	a5,-20(s0)
 58a:	00078783          	lb	a5,0(a5)
 58e:	853e                	mv	a0,a5
 590:	35b1                	jal	3dc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:126
	while (p != buffer)
 592:	fcc40793          	addi	a5,s0,-52
 596:	fec42703          	lw	a4,-20(s0)
 59a:	fef711e3          	bne	a4,a5,57c <printf_x+0x9c>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:128
}
 59e:	0001                	nop
 5a0:	0001                	nop
 5a2:	40b6                	lw	ra,76(sp)
 5a4:	4426                	lw	s0,72(sp)
 5a6:	6161                	addi	sp,sp,80
 5a8:	8082                	ret

000005aa <printf>:
printf():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:131

int __attribute__((weak)) printf(const char *format, ...)
{
 5aa:	715d                	addi	sp,sp,-80
 5ac:	d606                	sw	ra,44(sp)
 5ae:	d422                	sw	s0,40(sp)
 5b0:	1800                	addi	s0,sp,48
 5b2:	fca42e23          	sw	a0,-36(s0)
 5b6:	c04c                	sw	a1,4(s0)
 5b8:	c410                	sw	a2,8(s0)
 5ba:	c454                	sw	a3,12(s0)
 5bc:	c818                	sw	a4,16(s0)
 5be:	c85c                	sw	a5,20(s0)
 5c0:	01042c23          	sw	a6,24(s0)
 5c4:	01142e23          	sw	a7,28(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:135
	int i;
	va_list ap;		// @suppress("Type cannot be resolved")

	va_start(ap, format);
 5c8:	02040793          	addi	a5,s0,32
 5cc:	fcf42c23          	sw	a5,-40(s0)
 5d0:	fd842783          	lw	a5,-40(s0)
 5d4:	1791                	addi	a5,a5,-28
 5d6:	fef42423          	sw	a5,-24(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137

	for (i = 0; format[i]; i++)
 5da:	fe042623          	sw	zero,-20(s0)
 5de:	a8ed                	j	6d8 <printf+0x12e>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:138
		if (format[i] == '%') {
 5e0:	fec42783          	lw	a5,-20(s0)
 5e4:	fdc42703          	lw	a4,-36(s0)
 5e8:	97ba                	add	a5,a5,a4
 5ea:	00078703          	lb	a4,0(a5)
 5ee:	02500793          	li	a5,37
 5f2:	0cf71563          	bne	a4,a5,6bc <printf+0x112>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:139
			while (format[++i]) {
 5f6:	a06d                	j	6a0 <printf+0xf6>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:140
				if (format[i] == 'c') {
 5f8:	fec42783          	lw	a5,-20(s0)
 5fc:	fdc42703          	lw	a4,-36(s0)
 600:	97ba                	add	a5,a5,a4
 602:	00078703          	lb	a4,0(a5)
 606:	06300793          	li	a5,99
 60a:	00f71c63          	bne	a4,a5,622 <printf+0x78>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:141
					printf_c(va_arg(ap, int));
 60e:	fe842783          	lw	a5,-24(s0)
 612:	00478713          	addi	a4,a5,4
 616:	fee42423          	sw	a4,-24(s0)
 61a:	439c                	lw	a5,0(a5)
 61c:	853e                	mv	a0,a5
 61e:	3b7d                	jal	3dc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:142
					break;
 620:	a07d                	j	6ce <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:144
				}
				if (format[i] == 's') {
 622:	fec42783          	lw	a5,-20(s0)
 626:	fdc42703          	lw	a4,-36(s0)
 62a:	97ba                	add	a5,a5,a4
 62c:	00078703          	lb	a4,0(a5)
 630:	07300793          	li	a5,115
 634:	00f71c63          	bne	a4,a5,64c <printf+0xa2>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:145
					printf_s(va_arg(ap, char *));
 638:	fe842783          	lw	a5,-24(s0)
 63c:	00478713          	addi	a4,a5,4
 640:	fee42423          	sw	a4,-24(s0)
 644:	439c                	lw	a5,0(a5)
 646:	853e                	mv	a0,a5
 648:	3b45                	jal	3f8 <printf_s>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:146
					break;
 64a:	a051                	j	6ce <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:148
				}
				if (format[i] == 'd') {
 64c:	fec42783          	lw	a5,-20(s0)
 650:	fdc42703          	lw	a4,-36(s0)
 654:	97ba                	add	a5,a5,a4
 656:	00078703          	lb	a4,0(a5)
 65a:	06400793          	li	a5,100
 65e:	00f71c63          	bne	a4,a5,676 <printf+0xcc>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:149
					printf_d(va_arg(ap, int));
 662:	fe842783          	lw	a5,-24(s0)
 666:	00478713          	addi	a4,a5,4
 66a:	fee42423          	sw	a4,-24(s0)
 66e:	439c                	lw	a5,0(a5)
 670:	853e                	mv	a0,a5
 672:	3b7d                	jal	430 <printf_d>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:150
					break;
 674:	a8a9                	j	6ce <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:152
				}
				if (format[i] == 'x') {
 676:	fec42783          	lw	a5,-20(s0)
 67a:	fdc42703          	lw	a4,-36(s0)
 67e:	97ba                	add	a5,a5,a4
 680:	00078703          	lb	a4,0(a5)
 684:	07800793          	li	a5,120
 688:	00f71c63          	bne	a4,a5,6a0 <printf+0xf6>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:153
					printf_x(va_arg(ap, int));
 68c:	fe842783          	lw	a5,-24(s0)
 690:	00478713          	addi	a4,a5,4
 694:	fee42423          	sw	a4,-24(s0)
 698:	439c                	lw	a5,0(a5)
 69a:	853e                	mv	a0,a5
 69c:	3591                	jal	4e0 <printf_x>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:154
					break;
 69e:	a805                	j	6ce <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:139
			while (format[++i]) {
 6a0:	fec42783          	lw	a5,-20(s0)
 6a4:	0785                	addi	a5,a5,1
 6a6:	fef42623          	sw	a5,-20(s0)
 6aa:	fec42783          	lw	a5,-20(s0)
 6ae:	fdc42703          	lw	a4,-36(s0)
 6b2:	97ba                	add	a5,a5,a4
 6b4:	00078783          	lb	a5,0(a5)
 6b8:	f3a1                	bnez	a5,5f8 <printf+0x4e>
 6ba:	a811                	j	6ce <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:158
				}
			}
		} else
			printf_c(format[i]);
 6bc:	fec42783          	lw	a5,-20(s0)
 6c0:	fdc42703          	lw	a4,-36(s0)
 6c4:	97ba                	add	a5,a5,a4
 6c6:	00078783          	lb	a5,0(a5)
 6ca:	853e                	mv	a0,a5
 6cc:	3b01                	jal	3dc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137 (discriminator 2)
	for (i = 0; format[i]; i++)
 6ce:	fec42783          	lw	a5,-20(s0)
 6d2:	0785                	addi	a5,a5,1
 6d4:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137 (discriminator 1)
 6d8:	fec42783          	lw	a5,-20(s0)
 6dc:	fdc42703          	lw	a4,-36(s0)
 6e0:	97ba                	add	a5,a5,a4
 6e2:	00078783          	lb	a5,0(a5)
 6e6:	ee079de3          	bnez	a5,5e0 <printf+0x36>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:162

	va_end(ap);

	return 0;
 6ea:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/riscv_mc/stdlib.c:163
}
 6ec:	853e                	mv	a0,a5
 6ee:	50b2                	lw	ra,44(sp)
 6f0:	5422                	lw	s0,40(sp)
 6f2:	6161                	addi	sp,sp,80
 6f4:	8082                	ret

000006f6 <set_colour>:
set_colour():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:3
#include "WS2812.h"

void set_colour(uint8_t led_number, uint32_t led_colour) {
 6f6:	1101                	addi	sp,sp,-32
 6f8:	ce22                	sw	s0,28(sp)
 6fa:	1000                	addi	s0,sp,32
 6fc:	87aa                	mv	a5,a0
 6fe:	feb42423          	sw	a1,-24(s0)
 702:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:4
	WS2812->COLOUR_WR = (led_number << WS2812_COLOUR_LED_POS) | (led_colour & 0xFFFFFF);
 706:	fef44783          	lbu	a5,-17(s0)
 70a:	07e2                	slli	a5,a5,0x18
 70c:	86be                	mv	a3,a5
 70e:	fe842703          	lw	a4,-24(s0)
 712:	010007b7          	lui	a5,0x1000
 716:	17fd                	addi	a5,a5,-1
 718:	8f7d                	and	a4,a4,a5
 71a:	67a5                	lui	a5,0x9
 71c:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x72c8>
 720:	8f55                	or	a4,a4,a3
 722:	c798                	sw	a4,8(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:5
}
 724:	0001                	nop
 726:	4472                	lw	s0,28(sp)
 728:	6105                	addi	sp,sp,32
 72a:	8082                	ret

0000072c <set_rgb_colour>:
set_rgb_colour():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:7

void set_rgb_colour(uint8_t led_number, uint8_t red, uint8_t green, uint8_t blue) {
 72c:	1101                	addi	sp,sp,-32
 72e:	ce22                	sw	s0,28(sp)
 730:	1000                	addi	s0,sp,32
 732:	87aa                	mv	a5,a0
 734:	8736                	mv	a4,a3
 736:	fef407a3          	sb	a5,-17(s0)
 73a:	87ae                	mv	a5,a1
 73c:	fef40723          	sb	a5,-18(s0)
 740:	87b2                	mv	a5,a2
 742:	fef406a3          	sb	a5,-19(s0)
 746:	87ba                	mv	a5,a4
 748:	fef40623          	sb	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:8
	WS2812->COLOUR_WR = (led_number << WS2812_COLOUR_LED_POS) |
 74c:	fef44783          	lbu	a5,-17(s0)
 750:	01879713          	slli	a4,a5,0x18
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:9
			((red & 0xFF) << WS2812_COLOUR_R_POS |
 754:	fee44783          	lbu	a5,-18(s0)
 758:	00879693          	slli	a3,a5,0x8
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:10
			(green & 0xFF) << WS2812_COLOUR_G_POS |
 75c:	fed44783          	lbu	a5,-19(s0)
 760:	07c2                	slli	a5,a5,0x10
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:9
			((red & 0xFF) << WS2812_COLOUR_R_POS |
 762:	8edd                	or	a3,a3,a5
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:11
			(blue & 0xFF) << WS2812_COLOUR_B_POS);
 764:	fec44783          	lbu	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:10
			(green & 0xFF) << WS2812_COLOUR_G_POS |
 768:	8fd5                	or	a5,a5,a3
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:8
	WS2812->COLOUR_WR = (led_number << WS2812_COLOUR_LED_POS) |
 76a:	8f5d                	or	a4,a4,a5
 76c:	67a5                	lui	a5,0x9
 76e:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x72c8>
 772:	c798                	sw	a4,8(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/bsp/driver/WS2812_IP/WS2812.c:12
}
 774:	0001                	nop
 776:	4472                	lw	s0,28(sp)
 778:	6105                	addi	sp,sp,32
 77a:	8082                	ret

0000077c <uart_interrupt_handler>:
uart_interrupt_handler():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:22
	interrupt++;
	((GPIO_TypeDef*)context)->INT_STATUS = 0xF;		// Clear the interrupt on the GPIO peripheral
}

void uart_interrupt_handler(void* context) {
	interrupt++;
 77c:	6785                	lui	a5,0x1
 77e:	a7e78793          	addi	a5,a5,-1410 # a7e <interrupt>
 782:	0007c683          	lbu	a3,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:25

	// If a command is already pending, ignore
	if (!command_received) {
 786:	6705                	lui	a4,0x1
 788:	a7c70713          	addi	a4,a4,-1412 # a7c <command_received>
 78c:	00074603          	lbu	a2,0(a4)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:22
	interrupt++;
 790:	0685                	addi	a3,a3,1
 792:	00d78023          	sb	a3,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:25
	if (!command_received) {
 796:	ea1d                	bnez	a2,7cc <uart_interrupt_handler+0x50>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:26
		char rec = ((uart_t*)context)->rxtx;
 798:	411c                	lw	a5,0(a0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:27
		if (rec == 10 || rec == 13) {
 79a:	46a9                	li	a3,10
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:26
		char rec = ((uart_t*)context)->rxtx;
 79c:	07e2                	slli	a5,a5,0x18
 79e:	87e1                	srai	a5,a5,0x18
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:27
		if (rec == 10 || rec == 13) {
 7a0:	02d78863          	beq	a5,a3,7d0 <uart_interrupt_handler+0x54>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:27 (discriminator 1)
 7a4:	46b5                	li	a3,13
 7a6:	02d78563          	beq	a5,a3,7d0 <uart_interrupt_handler+0x54>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:31
			command_received = 1;
			rec = 0;		// replace end of line character with null for string comparison
		}
		if (uart_pos < UART_COM_LEN)
 7aa:	6705                	lui	a4,0x1
 7ac:	a7f70713          	addi	a4,a4,-1409 # a7f <uart_pos>
 7b0:	00074603          	lbu	a2,0(a4)
 7b4:	46cd                	li	a3,19
 7b6:	00c6eb63          	bltu	a3,a2,7cc <uart_interrupt_handler+0x50>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:32
			uart_command[uart_pos++] = rec;
 7ba:	85018693          	addi	a3,gp,-1968 # ac8 <uart_command>
 7be:	00160593          	addi	a1,a2,1
 7c2:	96b2                	add	a3,a3,a2
 7c4:	00b70023          	sb	a1,0(a4)
 7c8:	00f68023          	sb	a5,0(a3)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:35
	}

	uint32_t iir = ((uart_t*)context)->iir;		// Clear the interrupt on the UART peripheral (should be 4 when receive found)
 7cc:	451c                	lw	a5,8(a0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:36
}
 7ce:	8082                	ret
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:28
			command_received = 1;
 7d0:	4785                	li	a5,1
 7d2:	00f70023          	sb	a5,0(a4)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:29
			rec = 0;		// replace end of line character with null for string comparison
 7d6:	4781                	li	a5,0
 7d8:	bfc9                	j	7aa <uart_interrupt_handler+0x2e>

000007da <ws2812_interrupt_handler>:
ws2812_interrupt_handler():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:39

void ws2812_interrupt_handler(void* context) {
	interrupt++;
 7da:	6785                	lui	a5,0x1
 7dc:	a7e78793          	addi	a5,a5,-1410 # a7e <interrupt>
 7e0:	0007c703          	lbu	a4,0(a5)
 7e4:	0705                	addi	a4,a4,1
 7e6:	00e78023          	sb	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:40
}
 7ea:	8082                	ret

000007ec <main>:
main():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:42

int main(void) {
 7ec:	7139                	addi	sp,sp,-64
 7ee:	dc22                	sw	s0,56(sp)
 7f0:	d05a                	sw	s6,32(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:44
	uart_pos = 0;
	command_received = 0;
 7f2:	6405                	lui	s0,0x1
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:43
	uart_pos = 0;
 7f4:	6b05                	lui	s6,0x1
 7f6:	a7fb0b13          	addi	s6,s6,-1409 # a7f <uart_pos>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:44
	command_received = 0;
 7fa:	a7c40413          	addi	s0,s0,-1412 # a7c <command_received>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:47

	// Register IRQ handler for GPIO and UART interrupts (this also enables the interrupt)
	pic_init(CPU0_INST_PICTIMER_START_ADDR);
 7fe:	7541                	lui	a0,0xffff0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:42
int main(void) {
 800:	de06                	sw	ra,60(sp)
 802:	da26                	sw	s1,52(sp)
 804:	d84a                	sw	s2,48(sp)
 806:	d64e                	sw	s3,44(sp)
 808:	d452                	sw	s4,40(sp)
 80a:	d256                	sw	s5,36(sp)
 80c:	ce5e                	sw	s7,28(sp)
 80e:	cc62                	sw	s8,24(sp)
 810:	ca66                	sw	s9,20(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:43
	uart_pos = 0;
 812:	000b0023          	sb	zero,0(s6)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:44
	command_received = 0;
 816:	00040023          	sb	zero,0(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:47
	pic_init(CPU0_INST_PICTIMER_START_ADDR);
 81a:	3c19                	jal	230 <pic_init>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:49
	//pic_isr_register(GPIO0_INST_IRQ, gpio_interrupt_handler, GPIO0);
	pic_isr_register(UART0_INST_IRQ, uart_interrupt_handler, UART0);
 81c:	6921                	lui	s2,0x8
 81e:	40090613          	addi	a2,s2,1024 # 8400 <_stack_start+0x6ec8>
 822:	77c00593          	li	a1,1916
 826:	4501                	li	a0,0
 828:	360d                	jal	34a <pic_isr_register>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:50
	pic_isr_register(WS2812_INST_IRQ, ws2812_interrupt_handler, WS2812);
 82a:	64a5                	lui	s1,0x9
 82c:	80048613          	addi	a2,s1,-2048 # 8800 <_stack_start+0x72c8>
 830:	7da00593          	li	a1,2010
 834:	4509                	li	a0,2
 836:	3e11                	jal	34a <pic_isr_register>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:53

	volatile int status, control;
	set_colour(0, 0);
 838:	4581                	li	a1,0
 83a:	4501                	li	a0,0
 83c:	3d6d                	jal	6f6 <set_colour>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:54
	set_colour(1, 0);
 83e:	4581                	li	a1,0
 840:	4505                	li	a0,1
 842:	3d55                	jal	6f6 <set_colour>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:55
	set_colour(2, 0);
 844:	4581                	li	a1,0
 846:	4509                	li	a0,2
 848:	357d                	jal	6f6 <set_colour>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:57

	control = WS2812->CONTROL;
 84a:	8044a783          	lw	a5,-2044(s1)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:62

	WS2812->CONTROL |= WS2812_CONTROL_INT_ENABLE;		// Enable WS2812 finished send Interrupts
	UART0->ier |= UART_IER_RX_INT_MASK;					// UART Enable receive interrupts

	set_rgb_colour(0, 0x11, 0x00, 0x00);
 84e:	4681                	li	a3,0
 850:	4601                	li	a2,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:57
	control = WS2812->CONTROL;
 852:	c63e                	sw	a5,12(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:59
	WS2812->CONTROL |= WS2812_CONTROL_INT_ENABLE;		// Enable WS2812 finished send Interrupts
 854:	8044a783          	lw	a5,-2044(s1)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:62
	set_rgb_colour(0, 0x11, 0x00, 0x00);
 858:	45c5                	li	a1,17
 85a:	4501                	li	a0,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:59
	WS2812->CONTROL |= WS2812_CONTROL_INT_ENABLE;		// Enable WS2812 finished send Interrupts
 85c:	0047e793          	ori	a5,a5,4
 860:	80f4a223          	sw	a5,-2044(s1)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:60
	UART0->ier |= UART_IER_RX_INT_MASK;					// UART Enable receive interrupts
 864:	40492783          	lw	a5,1028(s2)
 868:	6c85                	lui	s9,0x1
 86a:	0017e793          	ori	a5,a5,1
 86e:	40f92223          	sw	a5,1028(s2)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:62
	set_rgb_colour(0, 0x11, 0x00, 0x00);
 872:	3d6d                	jal	72c <set_rgb_colour>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:63
	set_rgb_colour(1, 0x00, 0x11, 0x00);
 874:	4681                	li	a3,0
 876:	4645                	li	a2,17
 878:	4581                	li	a1,0
 87a:	4505                	li	a0,1
 87c:	3d45                	jal	72c <set_rgb_colour>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:64
	set_rgb_colour(2, 0x00, 0x00, 0x11);
 87e:	46c5                	li	a3,17
 880:	4601                	li	a2,0
 882:	4581                	li	a1,0
 884:	4509                	li	a0,2
 886:	355d                	jal	72c <set_rgb_colour>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:67

	static uint8_t idx = 0;
	uartPutS("Hello RISC-V world!\r\n");
 888:	6505                	lui	a0,0x1
 88a:	a5850513          	addi	a0,a0,-1448 # a58 <_etext+0x34>
 88e:	2071                	jal	91a <uartPutS>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:68
	LED_SET(ALL_OFF);
 890:	0ff00793          	li	a5,255
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:75
	while (true) {
		// Check if a uart command has been received
		if (command_received) {
			command_received = 0;
			uart_pos = 0;
			if (strcmp(uart_command, "led1") == 0) {
 894:	31646bb7          	lui	s7,0x31646
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:68
	LED_SET(ALL_OFF);
 898:	00f92223          	sw	a5,4(s2)
 89c:	85018a93          	addi	s5,gp,-1968 # ac8 <uart_command>
 8a0:	a7dc8c93          	addi	s9,s9,-1411 # a7d <idx.0>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:75
			if (strcmp(uart_command, "led1") == 0) {
 8a4:	56cb8b93          	addi	s7,s7,1388 # 3164656c <_stack_start+0x31645034>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:77
				// check if led1 is on
				WS2812->COLOUR_RD = 0;
 8a8:	6c25                	lui	s8,0x9
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:85
				else
					set_rgb_colour(0, 0x00, 0x00, 0x00);
			}
		}

		LED_SET(LED_ON(idx));
 8aa:	4a05                	li	s4,1
 8ac:	0ff00993          	li	s3,255
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:87

		if (++idx == LED_COUNT) {
 8b0:	44a1                	li	s1,8
 8b2:	a031                	j	8be <main+0xd2>
 8b4:	00fc8023          	sb	a5,0(s9)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:91
			idx = 0;
		}

		delayMS(500);
 8b8:	1f400513          	li	a0,500
 8bc:	2049                	jal	93e <delayMS>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:72
		if (command_received) {
 8be:	00044783          	lbu	a5,0(s0)
 8c2:	cb89                	beqz	a5,8d4 <main+0xe8>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:75
			if (strcmp(uart_command, "led1") == 0) {
 8c4:	000aa783          	lw	a5,0(s5)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:73
			command_received = 0;
 8c8:	00040023          	sb	zero,0(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:74
			uart_pos = 0;
 8cc:	000b0023          	sb	zero,0(s6)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:75
			if (strcmp(uart_command, "led1") == 0) {
 8d0:	03778463          	beq	a5,s7,8f8 <main+0x10c>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:85
		LED_SET(LED_ON(idx));
 8d4:	000cc783          	lbu	a5,0(s9)
 8d8:	00fa17b3          	sll	a5,s4,a5
 8dc:	40f987b3          	sub	a5,s3,a5
 8e0:	00f92223          	sw	a5,4(s2)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:87
		if (++idx == LED_COUNT) {
 8e4:	000cc783          	lbu	a5,0(s9)
 8e8:	0785                	addi	a5,a5,1
 8ea:	0ff7f793          	andi	a5,a5,255
 8ee:	fc9793e3          	bne	a5,s1,8b4 <main+0xc8>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:88
			idx = 0;
 8f2:	000c8023          	sb	zero,0(s9)
 8f6:	b7c9                	j	8b8 <main+0xcc>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:75
			if (strcmp(uart_command, "led1") == 0) {
 8f8:	004ac703          	lbu	a4,4(s5)
 8fc:	ff61                	bnez	a4,8d4 <main+0xe8>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:77
				WS2812->COLOUR_RD = 0;
 8fe:	800c2623          	sw	zero,-2036(s8) # 880c <_stack_start+0x72d4>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:78
				if (WS2812->COLOUR_RD == 0)
 902:	80cc2783          	lw	a5,-2036(s8)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:81
					set_rgb_colour(0, 0x00, 0x00, 0x00);
 906:	4681                	li	a3,0
 908:	4601                	li	a2,0
 90a:	4581                	li	a1,0
 90c:	4501                	li	a0,0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:78
				if (WS2812->COLOUR_RD == 0)
 90e:	e781                	bnez	a5,916 <main+0x12a>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:79
					set_rgb_colour(0, 0x11, 0x00, 0x00);
 910:	45c5                	li	a1,17
 912:	3d29                	jal	72c <set_rgb_colour>
 914:	b7c1                	j	8d4 <main+0xe8>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/main.c:81
					set_rgb_colour(0, 0x00, 0x00, 0x00);
 916:	3d19                	jal	72c <set_rgb_colour>
 918:	bf75                	j	8d4 <main+0xe8>

0000091a <uartPutS>:
uartPutS():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:60
		}
	} while (true);
}

void uartPutS(char *s) {
	while(*s != '\0') {
 91a:	00050783          	lb	a5,0(a0)
 91e:	cf99                	beqz	a5,93c <uartPutS+0x22>
uartPutC():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:52
		if (base->lsr & UART_LSR_TX_RDY_MASK) {
 920:	6721                	lui	a4,0x8
uartPutS():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:61
		uartPutC(*s++);
 922:	0505                	addi	a0,a0,1
 924:	0ff7f613          	andi	a2,a5,255
uartPutC():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:52
		if (base->lsr & UART_LSR_TX_RDY_MASK) {
 928:	41472783          	lw	a5,1044(a4) # 8414 <_stack_start+0x6edc>
 92c:	0207f793          	andi	a5,a5,32
 930:	dfe5                	beqz	a5,928 <uartPutS+0xe>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:53
			base->rxtx = ch;
 932:	40c72023          	sw	a2,1024(a4)
uartPutS():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:60
	while(*s != '\0') {
 936:	00050783          	lb	a5,0(a0)
 93a:	f7e5                	bnez	a5,922 <uartPutS+0x8>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:63
	}
}
 93c:	8082                	ret

0000093e <delayMS>:
delayMS():
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:69

void delayMS(uint32_t ms) {
	uint32_t val, count;
	timer_p base = (timer_p) TIMER0_INST_BASE_ADDR;

	count = 1 + ms * SYSCLK_KHZ;	// to avoid overflow, dont allow delay too long time
 93e:	00251713          	slli	a4,a0,0x2
 942:	972a                	add	a4,a4,a0
 944:	00471793          	slli	a5,a4,0x4
 948:	97ba                	add	a5,a5,a4
 94a:	078a                	slli	a5,a5,0x2
 94c:	97aa                	add	a5,a5,a0
 94e:	00679693          	slli	a3,a5,0x6
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:71

	base->cnt_l = 1;
 952:	7741                	lui	a4,0xffff0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:69
	count = 1 + ms * SYSCLK_KHZ;	// to avoid overflow, dont allow delay too long time
 954:	97b6                	add	a5,a5,a3
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:71
	base->cnt_l = 1;
 956:	4605                	li	a2,1
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:69
	count = 1 + ms * SYSCLK_KHZ;	// to avoid overflow, dont allow delay too long time
 958:	0786                	slli	a5,a5,0x1
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:71
	base->cnt_l = 1;
 95a:	40c72023          	sw	a2,1024(a4) # ffff0400 <_stack_start+0xfffeeec8>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:69
	count = 1 + ms * SYSCLK_KHZ;	// to avoid overflow, dont allow delay too long time
 95e:	0785                	addi	a5,a5,1
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:72
	base->cnt_h = 0;
 960:	40072223          	sw	zero,1028(a4)
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:77
//	base->cmp_l = count + 1;
//	base->cmp_h = 0;

	do {
		val = base->cnt_l;
 964:	76c1                	lui	a3,0xffff0
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:77 (discriminator 1)
 966:	4006a703          	lw	a4,1024(a3) # ffff0400 <_stack_start+0xfffeeec8>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:78 (discriminator 1)
	} while (val < count);
 96a:	fef76ee3          	bltu	a4,a5,966 <delayMS+0x28>
D:\docs\FPGA\SOC_IP\WS812_firmware4\Debug/../src/utils.c:79
}
 96e:	8082                	ret

00000970 <__divsi3>:
__divsi3():
 970:	06054063          	bltz	a0,9d0 <__umodsi3+0x10>
 974:	0605c663          	bltz	a1,9e0 <__umodsi3+0x20>

00000978 <__udivsi3>:
 978:	00058613          	mv	a2,a1
 97c:	00050593          	mv	a1,a0
 980:	fff00513          	li	a0,-1
 984:	02060c63          	beqz	a2,9bc <__udivsi3+0x44>
 988:	00100693          	li	a3,1
 98c:	00b67a63          	bgeu	a2,a1,9a0 <__udivsi3+0x28>
 990:	00c05863          	blez	a2,9a0 <__udivsi3+0x28>
 994:	00161613          	slli	a2,a2,0x1
 998:	00169693          	slli	a3,a3,0x1
 99c:	feb66ae3          	bltu	a2,a1,990 <__udivsi3+0x18>
 9a0:	00000513          	li	a0,0
 9a4:	00c5e663          	bltu	a1,a2,9b0 <__udivsi3+0x38>
 9a8:	40c585b3          	sub	a1,a1,a2
 9ac:	00d56533          	or	a0,a0,a3
 9b0:	0016d693          	srli	a3,a3,0x1
 9b4:	00165613          	srli	a2,a2,0x1
 9b8:	fe0696e3          	bnez	a3,9a4 <__udivsi3+0x2c>
 9bc:	00008067          	ret

000009c0 <__umodsi3>:
 9c0:	00008293          	mv	t0,ra
 9c4:	fb5ff0ef          	jal	ra,978 <__udivsi3>
 9c8:	00058513          	mv	a0,a1
 9cc:	00028067          	jr	t0
 9d0:	40a00533          	neg	a0,a0
 9d4:	00b04863          	bgtz	a1,9e4 <__umodsi3+0x24>
 9d8:	40b005b3          	neg	a1,a1
 9dc:	f9dff06f          	j	978 <__udivsi3>
 9e0:	40b005b3          	neg	a1,a1
 9e4:	00008293          	mv	t0,ra
 9e8:	f91ff0ef          	jal	ra,978 <__udivsi3>
 9ec:	40a00533          	neg	a0,a0
 9f0:	00028067          	jr	t0

000009f4 <__modsi3>:
__modsi3():
 9f4:	00008293          	mv	t0,ra
 9f8:	0005ca63          	bltz	a1,a0c <_STACK_SIZE+0xc>
 9fc:	00054c63          	bltz	a0,a14 <_STACK_SIZE+0x14>
 a00:	f79ff0ef          	jal	ra,978 <__udivsi3>
 a04:	00058513          	mv	a0,a1
 a08:	00028067          	jr	t0
 a0c:	40b005b3          	neg	a1,a1
 a10:	fe0558e3          	bgez	a0,a00 <_STACK_SIZE>
 a14:	40a00533          	neg	a0,a0
 a18:	f61ff0ef          	jal	ra,978 <__udivsi3>
 a1c:	40b00533          	neg	a0,a1
 a20:	00028067          	jr	t0
