/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [22:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [25:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_36z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [25:0] celloutsig_1_16z;
  wire [14:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_2z[1] ? celloutsig_1_2z[1] : celloutsig_1_1z[2]);
  assign celloutsig_0_4z = celloutsig_0_1z ^ in_data[31];
  assign celloutsig_1_5z = celloutsig_1_3z ^ in_data[186];
  assign celloutsig_1_15z = celloutsig_1_2z[3] ^ celloutsig_1_4z[2];
  assign celloutsig_0_10z = ~(celloutsig_0_6z ^ celloutsig_0_3z[14]);
  reg [16:0] _07_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _07_ <= 17'h00000;
    else _07_ <= { celloutsig_0_24z[14:5], celloutsig_0_36z, celloutsig_0_12z };
  assign out_data[16:0] = _07_;
  reg [22:0] _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 23'h000000;
    else _08_ <= { celloutsig_0_7z[18:9], celloutsig_0_5z };
  assign { _01_[22:14], _00_, _01_[12:0] } = _08_;
  assign celloutsig_0_0z = in_data[92:89] === in_data[42:39];
  assign celloutsig_0_48z = celloutsig_0_18z[21:19] === celloutsig_0_2z[3:1];
  assign celloutsig_0_1z = in_data[64:59] === in_data[16:11];
  assign celloutsig_0_6z = { celloutsig_0_5z[12:6], celloutsig_0_4z } > { in_data[19:13], celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_6z[3] & ~(celloutsig_1_1z[1]);
  assign celloutsig_0_20z = celloutsig_0_12z & ~(celloutsig_0_3z[7]);
  assign celloutsig_1_6z = { celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, celloutsig_1_1z[1], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_0z[3:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z } % { 1'h1, in_data[171:163] };
  assign celloutsig_0_9z = { celloutsig_0_5z[12:2], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[18:11], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_3z[13:11], celloutsig_0_10z } % { 1'h1, celloutsig_0_15z[16], celloutsig_0_11z, in_data[0] };
  assign celloutsig_0_36z = celloutsig_0_17z[6:1] * { celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_5z = { celloutsig_0_2z[4:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } * celloutsig_0_3z[18:6];
  assign celloutsig_1_0z = in_data[129] ? in_data[174:170] : in_data[149:145];
  assign celloutsig_0_23z = celloutsig_0_4z ? { celloutsig_0_14z[10], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_16z } : { _01_[18:14], _00_, _01_[12:1], celloutsig_0_10z };
  assign celloutsig_0_12z = { in_data[76:75], celloutsig_0_6z } != { celloutsig_0_2z[3], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_7z = - celloutsig_1_1z;
  assign celloutsig_0_2z = - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = | { celloutsig_1_5z, celloutsig_1_4z[2:0], celloutsig_1_0z };
  assign celloutsig_0_21z = { _01_[15:14], _00_, _01_[12:4] } >> celloutsig_0_18z[13:2];
  assign celloutsig_1_18z = { in_data[172:165], celloutsig_1_6z, celloutsig_1_8z } << { celloutsig_1_6z[4:1], celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_18z = { in_data[60:45], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z } << { celloutsig_0_9z[12:8], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_0z } >> { celloutsig_1_0z[2:1], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_7z = { in_data[67:59], celloutsig_0_5z } >> { celloutsig_0_3z[10:1], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_19z = in_data[185:179] >> celloutsig_1_16z[23:17];
  assign celloutsig_0_13z = in_data[18:12] >> { in_data[53:48], celloutsig_0_10z };
  assign celloutsig_0_14z = celloutsig_0_3z[20:2] >> { celloutsig_0_3z[18:2], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_15z = { _01_[8:5], celloutsig_0_7z } >> { celloutsig_0_5z[9:7], _01_[22:14], _00_, _01_[12:0] };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } >> { in_data[78:60], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_30z = celloutsig_0_28z[4:2] >> celloutsig_0_7z[14:12];
  assign celloutsig_0_24z = { celloutsig_0_17z[4:2], celloutsig_0_21z } <<< { celloutsig_0_23z[14:1], celloutsig_0_20z };
  assign celloutsig_0_22z = { celloutsig_0_2z[4:1], celloutsig_0_4z } >>> celloutsig_0_2z;
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] - in_data[101:99];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z } - { in_data[176:174], celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z[1], celloutsig_1_1z } - { in_data[140], celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_11z } - { celloutsig_1_9z[1:0], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_15z[11:10], celloutsig_0_2z } - in_data[70:64];
  assign celloutsig_0_28z = { in_data[32:28], celloutsig_0_19z } - { celloutsig_0_13z[4:1], celloutsig_0_22z };
  assign celloutsig_1_13z = ~((celloutsig_1_2z[4] & celloutsig_1_9z[0]) | celloutsig_1_3z);
  assign celloutsig_0_11z = ~((celloutsig_0_5z[3] & in_data[13]) | celloutsig_0_6z);
  assign celloutsig_0_16z = ~((_01_[1] & celloutsig_0_2z[0]) | celloutsig_0_9z[7]);
  assign _01_[13] = _00_;
  assign { out_data[142:128], out_data[102:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z };
endmodule
