name: whole_array_strix
cores:
  0: ./cores/shim_dma.yaml
  1: ./cores/mem_tile_256KB.yaml
  2: ./cores/aie_tile.yaml
  3: ./cores/aie_tile.yaml
  4: ./cores/aie_tile.yaml
  5: ./cores/aie_tile.yaml
  6: ./cores/shim_dma.yaml
  7: ./cores/mem_tile_256KB.yaml
  8: ./cores/aie_tile.yaml
  9: ./cores/aie_tile.yaml
  10: ./cores/aie_tile.yaml
  11: ./cores/aie_tile.yaml
  12: ./cores/shim_dma.yaml
  13: ./cores/mem_tile_256KB.yaml
  14: ./cores/aie_tile.yaml
  15: ./cores/aie_tile.yaml
  16: ./cores/aie_tile.yaml
  17: ./cores/aie_tile.yaml
  18: ./cores/shim_dma.yaml
  19: ./cores/mem_tile_256KB.yaml
  20: ./cores/aie_tile.yaml
  21: ./cores/aie_tile.yaml
  22: ./cores/aie_tile.yaml
  23: ./cores/aie_tile.yaml
  24: ./cores/shim_dma.yaml
  25: ./cores/mem_tile_256KB.yaml
  26: ./cores/aie_tile.yaml
  27: ./cores/aie_tile.yaml
  28: ./cores/aie_tile.yaml
  29: ./cores/aie_tile.yaml
  30: ./cores/shim_dma.yaml
  31: ./cores/mem_tile_256KB.yaml
  32: ./cores/aie_tile.yaml
  33: ./cores/aie_tile.yaml
  34: ./cores/aie_tile.yaml
  35: ./cores/aie_tile.yaml
  36: ./cores/shim_dma.yaml
  37: ./cores/mem_tile_256KB.yaml
  38: ./cores/aie_tile.yaml
  39: ./cores/aie_tile.yaml
  40: ./cores/aie_tile.yaml
  41: ./cores/aie_tile.yaml
  42: ./cores/shim_dma.yaml
  43: ./cores/mem_tile_256KB.yaml
  44: ./cores/aie_tile.yaml
  45: ./cores/aie_tile.yaml
  46: ./cores/aie_tile.yaml
  47: ./cores/aie_tile.yaml
core_coordinates:
# code id: [col, row]
  0: [0, 0]
  1: [0, 1]
  2: [0, 2]
  3: [0, 3]
  4: [0, 4]
  5: [0, 5]
  7: [1, 1]
  8: [1, 2]
  9: [1, 3]
  10: [1, 4]
  11: [1, 5]
  13: [2, 1]
  14: [2, 2]
  15: [2, 3]
  16: [2, 4]
  17: [2, 5]
  19: [3, 1]
  20: [3, 2]
  21: [3, 3]
  22: [3, 4]
  23: [3, 5]
  25: [4, 1]
  26: [4, 2]
  27: [4, 3]
  28: [4, 4]
  29: [4, 5]
  31: [5, 1]
  32: [5, 2]
  33: [5, 3]
  34: [5, 4]
  35: [5, 5]
  37: [6, 1]
  38: [6, 2]
  39: [6, 3]
  40: [6, 4]
  41: [6, 5]
  43: [7, 1]
  44: [7, 2]
  45: [7, 3]
  46: [7, 4]
  47: [7, 5]
offchip_core_id: 0
core_connectivity:
  # ───── Connect shim_dma to mem_tile (Column 0) ─────
  - type: link
    cores: [0, 1]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile (Column 0) ─────
  - type: link
    cores: [1, 2]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile (Column 0) ─────
  - type: link
    cores: [2, 3]
    bandwidth: 64
  - type: link
    cores: [3, 4]
    bandwidth: 64
  - type: link
    cores: [4, 5]
    bandwidth: 64

  # ───── Connect shim_dma to mem_tile (Column 1) ─────
  - type: link
    cores: [0, 7]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile (Column 1) ─────
  - type: link
    cores: [7, 8]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile (Column 1) ─────
  - type: link
    cores: [8, 9]
    bandwidth: 64
  - type: link
    cores: [9, 10]
    bandwidth: 64
  - type: link
    cores: [10, 11]
    bandwidth: 64

  # ───── Connect shim_dma to mem_tile (Column 2) ─────
  - type: link
    cores: [0, 13]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile (Column 2) ─────
  - type: link
    cores: [13, 14]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile (Column 2) ─────
  - type: link
    cores: [14, 15]
    bandwidth: 64
  - type: link
    cores: [15, 16]
    bandwidth: 64
  - type: link
    cores: [16, 17]
    bandwidth: 64

  # ───── Connect shim_dma to mem_tile (Column 3) ─────
  - type: link
    cores: [0, 19]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile (Column 3) ─────
  - type: link
    cores: [19, 20]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile (Column 3) ─────
  - type: link
    cores: [20, 21]
    bandwidth: 64
  - type: link
    cores: [21, 22]
    bandwidth: 64
  - type: link
    cores: [22, 23]
    bandwidth: 64
  # ───── Connect shim_dma to mem_tile (Column 4) ─────
  - type: link
    cores: [0, 25]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile (Column 4) ─────
  - type: link
    cores: [25, 26]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile (Column 4) ─────
  - type: link
    cores: [26, 27]
    bandwidth: 64
  - type: link
    cores: [27, 28]
    bandwidth: 64
  - type: link
    cores: [28, 29]
    bandwidth: 64
  # ───── Connect shim_dma to mem_tile (Column 5) ─────
  - type: link
    cores: [0, 31]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile (Column 5) ─────
  - type: link
    cores: [31, 32]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile (Column 5) ─────
  - type: link
    cores: [32, 33]
    bandwidth: 64
  - type: link
    cores: [33, 34]
    bandwidth: 64
  - type: link
    cores: [34, 35]
    bandwidth: 64
  # ───── Connect shim_dma to mem_tile (Column 6) ─────
  - type: link
    cores: [0, 37]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile (Column 6) ─────
  - type: link
    cores: [37, 38]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile (Column 6) ─────
  - type: link
    cores: [38, 39]
    bandwidth: 64
  - type: link
    cores: [39, 40]
    bandwidth: 64
  - type: link
    cores: [40, 41]
    bandwidth: 64
  # ───── Connect shim_dma to mem_tile (Column 7) ─────
  - type: link
    cores: [0, 43]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile (Column 7) ─────
  - type: link
    cores: [43, 44]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile (Column 7) ─────
  - type: link
    cores: [44, 45]
    bandwidth: 64
  - type: link
    cores: [45, 46]
    bandwidth: 64
  - type: link
    cores: [46, 47]
    bandwidth: 64

  # ───── Connect adjacent aie_tiles across columns (West-East) ─────
  # Row 2
  - type: link
    cores: [2, 8]
    bandwidth: 64
  - type: link
    cores: [8, 14]
    bandwidth: 64
  - type: link
    cores: [14, 20]
    bandwidth: 64
  - type: link
    cores: [20, 26]
    bandwidth: 64
  - type: link
    cores: [26, 32]
    bandwidth: 64
  - type: link
    cores: [32, 38]
    bandwidth: 64
  - type: link
    cores: [38, 44]
    bandwidth: 64
  # Row 3
  - type: link
    cores: [3, 9]
    bandwidth: 64
  - type: link
    cores: [9, 15]
    bandwidth: 64
  - type: link
    cores: [15, 21]
    bandwidth: 64
  - type: link
    cores: [21, 27]
    bandwidth: 64
  - type: link
    cores: [27, 33]
    bandwidth: 64
  - type: link
    cores: [33, 39]
    bandwidth: 64
  - type: link
    cores: [39, 45]
    bandwidth: 64
  # Row 4
  - type: link
    cores: [4, 10]
    bandwidth: 64
  - type: link
    cores: [10, 16]
    bandwidth: 64
  - type: link
    cores: [16, 22]
    bandwidth: 64
  - type: link
    cores: [22, 28]
    bandwidth: 64
  - type: link
    cores: [28, 34]
    bandwidth: 64
  - type: link
    cores: [34, 40]
    bandwidth: 64
  - type: link
    cores: [40, 46]
    bandwidth: 64
  # Row 5
  - type: link
    cores: [5, 11]
    bandwidth: 64
  - type: link
    cores: [11, 17]
    bandwidth: 64
  - type: link
    cores: [17, 23]
    bandwidth: 64
  - type: link
    cores: [23, 29]
    bandwidth: 64
  - type: link
    cores: [29, 35]
    bandwidth: 64
  - type: link
    cores: [35, 41]
    bandwidth: 64
  - type: link
    cores: [41, 47]
    bandwidth: 64

max_object_fifo_depth:
  compute: 6
  memory: 48