module module_0 (
    input logic [id_1 : id_1] id_2,
    input id_3,
    input [id_2 : id_3] id_4,
    input id_5
);
  assign id_5 = id_2;
  logic [id_5 : id_4] id_6;
  id_7 id_8 (
      .id_5(id_6),
      .id_4(id_5),
      .id_2(id_1),
      .id_3(id_1)
  );
  id_9 id_10 (
      .id_2(id_4),
      .id_6(id_4),
      .id_5(id_1[1 : id_3]),
      .id_2(id_6),
      .id_2(id_5),
      .id_5(1'b0)
  );
  id_11 id_12 (
      .id_10(id_4),
      .id_13(id_2),
      .id_1 (id_3),
      .id_8 (id_4),
      .id_10(id_1),
      .id_8 (id_1)
  );
  id_14 id_15 (
      .id_1(('d0)),
      .id_8(id_2),
      .id_4(id_5),
      .id_3(id_5)
  );
endmodule
