{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1452350340329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1452350340329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 22:39:00 2016 " "Processing started: Sat Jan 09 22:39:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1452350340329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1452350340329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_vga -c ov5640_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_vga -c ov5640_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1452350340329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1452350340599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl/ethernet/udp.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ethernet/udp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ethernet/ipsend.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "rtl/ethernet/iprecieve.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ethernet/iprecieve.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "rtl/ethernet/crc.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ethernet/crc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340648 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(25) " "Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits" {  } { { "rtl/power_on_delay.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/power_on_delay.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1452350340652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "rtl/power_on_delay.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_vga " "Found entity 1: ov5640_vga" {  } { { "rtl/ov5640_vga.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ov5640_vga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "rtl/key.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/key.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_capture " "Found entity 1: camera_capture" {  } { { "rtl/camera_capture.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/camera_capture.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos1_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cmos1_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos1_fifo " "Found entity 1: cmos1_fifo" {  } { { "cmos1_fifo.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/cmos1_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(26) " "Verilog HDL Implicit Net warning at reg_config.v(26): created implicit net for \"ack\"" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1452350340662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(29) " "Verilog HDL Implicit Net warning at reg_config.v(29): created implicit net for \"tr_end\"" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1452350340662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "camera_clk ov5640_vga.v(67) " "Verilog HDL Implicit Net warning at ov5640_vga.v(67): created implicit net for \"camera_clk\"" {  } { { "rtl/ov5640_vga.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ov5640_vga.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1452350340662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_vga " "Elaborating entity \"ov5640_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1452350340706 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led ov5640_vga.v(8) " "Output port \"led\" at ov5640_vga.v(8) has no driver" {  } { { "rtl/ov5640_vga.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ov5640_vga.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1452350340707 "|ov5640_vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "e_mdc ov5640_vga.v(25) " "Output port \"e_mdc\" at ov5640_vga.v(25) has no driver" {  } { { "rtl/ov5640_vga.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ov5640_vga.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1452350340707 "|ov5640_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "rtl/ov5640_vga.v" "pll_inst" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ov5640_vga.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452350340708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452350340788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1452350340792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452350340794 ""}  } { { "pll.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1452350340793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452350340850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452350340850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452350340850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_delay power_on_delay:power_on_delay_inst " "Elaborating entity \"power_on_delay\" for hierarchy \"power_on_delay:power_on_delay_inst\"" {  } { { "rtl/ov5640_vga.v" "power_on_delay_inst" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ov5640_vga.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452350340852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_config reg_config:reg_config_inst " "Elaborating entity \"reg_config\" for hierarchy \"reg_config:reg_config_inst\"" {  } { { "rtl/ov5640_vga.v" "reg_config_inst" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ov5640_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452350340854 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "reg_config.v(52) " "Verilog HDL Conditional Statement error at reg_config.v(52): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 52 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "" 0 -1 1452350340855 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "config_step reg_config.v(50) " "Verilog HDL Always Construct warning at reg_config.v(50): inferring latch(es) for variable \"config_step\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1452350340856 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start reg_config.v(50) " "Verilog HDL Always Construct warning at reg_config.v(50): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1452350340856 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_index reg_config.v(50) " "Verilog HDL Always Construct warning at reg_config.v(50): inferring latch(es) for variable \"reg_index\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1452350340856 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_conf_done_reg reg_config.v(50) " "Verilog HDL Always Construct warning at reg_config.v(50): inferring latch(es) for variable \"reg_conf_done_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1452350340856 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_data reg_config.v(50) " "Verilog HDL Always Construct warning at reg_config.v(50): inferring latch(es) for variable \"i2c_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1452350340857 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[0\] reg_config.v(50) " "Inferred latch for \"i2c_data\[0\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340886 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[1\] reg_config.v(50) " "Inferred latch for \"i2c_data\[1\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340886 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[2\] reg_config.v(50) " "Inferred latch for \"i2c_data\[2\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340886 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[3\] reg_config.v(50) " "Inferred latch for \"i2c_data\[3\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340886 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[4\] reg_config.v(50) " "Inferred latch for \"i2c_data\[4\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340886 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[5\] reg_config.v(50) " "Inferred latch for \"i2c_data\[5\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340886 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[6\] reg_config.v(50) " "Inferred latch for \"i2c_data\[6\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340887 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[7\] reg_config.v(50) " "Inferred latch for \"i2c_data\[7\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340887 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[8\] reg_config.v(50) " "Inferred latch for \"i2c_data\[8\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340887 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[9\] reg_config.v(50) " "Inferred latch for \"i2c_data\[9\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340887 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[10\] reg_config.v(50) " "Inferred latch for \"i2c_data\[10\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340887 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[11\] reg_config.v(50) " "Inferred latch for \"i2c_data\[11\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340887 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[12\] reg_config.v(50) " "Inferred latch for \"i2c_data\[12\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[13\] reg_config.v(50) " "Inferred latch for \"i2c_data\[13\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[14\] reg_config.v(50) " "Inferred latch for \"i2c_data\[14\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[15\] reg_config.v(50) " "Inferred latch for \"i2c_data\[15\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[16\] reg_config.v(50) " "Inferred latch for \"i2c_data\[16\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[17\] reg_config.v(50) " "Inferred latch for \"i2c_data\[17\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[18\] reg_config.v(50) " "Inferred latch for \"i2c_data\[18\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[19\] reg_config.v(50) " "Inferred latch for \"i2c_data\[19\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[20\] reg_config.v(50) " "Inferred latch for \"i2c_data\[20\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340888 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[21\] reg_config.v(50) " "Inferred latch for \"i2c_data\[21\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[22\] reg_config.v(50) " "Inferred latch for \"i2c_data\[22\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[23\] reg_config.v(50) " "Inferred latch for \"i2c_data\[23\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[24\] reg_config.v(50) " "Inferred latch for \"i2c_data\[24\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[25\] reg_config.v(50) " "Inferred latch for \"i2c_data\[25\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[26\] reg_config.v(50) " "Inferred latch for \"i2c_data\[26\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[27\] reg_config.v(50) " "Inferred latch for \"i2c_data\[27\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[28\] reg_config.v(50) " "Inferred latch for \"i2c_data\[28\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[29\] reg_config.v(50) " "Inferred latch for \"i2c_data\[29\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[30\] reg_config.v(50) " "Inferred latch for \"i2c_data\[30\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340889 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data\[31\] reg_config.v(50) " "Inferred latch for \"i2c_data\[31\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf_done_reg reg_config.v(50) " "Inferred latch for \"reg_conf_done_reg\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[0\] reg_config.v(50) " "Inferred latch for \"reg_index\[0\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[1\] reg_config.v(50) " "Inferred latch for \"reg_index\[1\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[2\] reg_config.v(50) " "Inferred latch for \"reg_index\[2\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[3\] reg_config.v(50) " "Inferred latch for \"reg_index\[3\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[4\] reg_config.v(50) " "Inferred latch for \"reg_index\[4\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[5\] reg_config.v(50) " "Inferred latch for \"reg_index\[5\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[6\] reg_config.v(50) " "Inferred latch for \"reg_index\[6\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340890 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[7\] reg_config.v(50) " "Inferred latch for \"reg_index\[7\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340891 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_index\[8\] reg_config.v(50) " "Inferred latch for \"reg_index\[8\]\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340891 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start reg_config.v(50) " "Inferred latch for \"start\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340891 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_step.10 reg_config.v(50) " "Inferred latch for \"config_step.10\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340891 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_step.01 reg_config.v(50) " "Inferred latch for \"config_step.01\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340891 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_step.00 reg_config.v(50) " "Inferred latch for \"config_step.00\" at reg_config.v(50)" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/reg_config.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1452350340891 "|ov5640_vga|reg_config:reg_config_inst"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "reg_config:reg_config_inst " "Can't elaborate user hierarchy \"reg_config:reg_config_inst\"" {  } { { "rtl/ov5640_vga.v" "reg_config_inst" { Text "E:/Project/two_cmos/AX515/2_ov5640_ethernet/rtl/ov5640_vga.v" 91 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1452350340905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1452350341044 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 09 22:39:01 2016 " "Processing ended: Sat Jan 09 22:39:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1452350341044 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1452350341044 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1452350341044 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1452350341044 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1452350341610 ""}
