INFO-FLOW: Workspace /work/shared/users/ugrad/sl3558/mdlm/dit_numpy_allo/Allo_DDitBlock.prj/out.prj/solution1 opened at Wed Sep 18 00:41:32 EDT 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 0.15 sec.
Execute     set_top allo_DDitBlock 
INFO: [HLS 200-1510] Running: set_top allo_DDitBlock 
Execute     add_files kernel.cpp 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
Execute     add_files -tb tb_ddit.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-1510] Running: add_files -tb tb_ddit.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'tb_ddit.cpp' to the project
Execute     open_solution solution1 
INFO: [HLS 200-1510] Running: open_solution solution1 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /work/shared/users/ugrad/sl3558/mdlm/dit_numpy_allo/Allo_DDitBlock.prj/out.prj/solution1 opened at Wed Sep 18 00:41:32 EDT 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.12 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 4.06 sec.
Command     set_part done; error code: 1; 4.06 sec.
Command   ap_source done; error code: 1; 5.07 sec.
Command vitis_hls_bin done; error code: 1; 5.08 sec.
