

================================================================
== Vivado HLS Report for 'dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s'
================================================================
* Date:           Wed Sep  7 18:58:41 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 1.737 ns |   1.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                   Pipeline                  |
    |   min   |   max   |    min    |    max    | min | max |                     Type                    |
    +---------+---------+-----------+-----------+-----+-----+---------------------------------------------+
    |        2|        3| 12.500 ns | 18.750 ns |    3|    3| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        2|        2|         1|          1|          1|     3|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 3 [1/1] (0.85ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 3 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %ReuseLoop ], [ true, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]"   --->   Operation 4 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V_read2_rewind = phi i5 [ undef, %0 ], [ %data_0_V_read2_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 5 'phi' 'data_0_V_read2_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%data_1_V_read3_rewind = phi i5 [ undef, %0 ], [ %data_1_V_read3_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 6 'phi' 'data_1_V_read3_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read4_rewind = phi i5 [ undef, %0 ], [ %data_2_V_read4_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 7 'phi' 'data_2_V_read4_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_V_read5_rewind = phi i5 [ undef, %0 ], [ %data_3_V_read5_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 8 'phi' 'data_3_V_read5_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_V_read6_rewind = phi i5 [ undef, %0 ], [ %data_4_V_read6_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 9 'phi' 'data_4_V_read6_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_5_V_read7_rewind = phi i5 [ undef, %0 ], [ %data_5_V_read7_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 10 'phi' 'data_5_V_read7_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_6_V_read8_rewind = phi i5 [ undef, %0 ], [ %data_6_V_read8_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 11 'phi' 'data_6_V_read8_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_7_V_read9_rewind = phi i5 [ undef, %0 ], [ %data_7_V_read9_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 12 'phi' 'data_7_V_read9_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_8_V_read10_rewind = phi i5 [ undef, %0 ], [ %data_8_V_read10_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 13 'phi' 'data_8_V_read10_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data_9_V_read11_rewind = phi i5 [ undef, %0 ], [ %data_9_V_read11_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 14 'phi' 'data_9_V_read11_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_10_V_read12_rewind = phi i5 [ undef, %0 ], [ %data_10_V_read12_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 15 'phi' 'data_10_V_read12_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data_11_V_read13_rewind = phi i5 [ undef, %0 ], [ %data_11_V_read13_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 16 'phi' 'data_11_V_read13_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_12_V_read14_rewind = phi i5 [ undef, %0 ], [ %data_12_V_read14_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 17 'phi' 'data_12_V_read14_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_13_V_read15_rewind = phi i5 [ undef, %0 ], [ %data_13_V_read15_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 18 'phi' 'data_13_V_read15_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_14_V_read16_rewind = phi i5 [ undef, %0 ], [ %data_14_V_read16_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 19 'phi' 'data_14_V_read16_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%w_index1 = phi i2 [ 0, %0 ], [ %w_index, %ReuseLoop ], [ 0, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]"   --->   Operation 20 'phi' 'w_index1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.85ns)   --->   "br i1 %do_init, label %rewind_init, label %ReuseLoop"   --->   Operation 21 'br' <Predicate = true> <Delay = 0.85>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)"   --->   Operation 22 'specclockdomain' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_14_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_14_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 23 'read' 'data_14_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_13_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_13_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 24 'read' 'data_13_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_12_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_12_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 25 'read' 'data_12_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_11_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_11_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 26 'read' 'data_11_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_10_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_10_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 27 'read' 'data_10_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_9_V_read11 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 28 'read' 'data_9_V_read11' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_8_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 29 'read' 'data_8_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data_7_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 30 'read' 'data_7_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_6_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 31 'read' 'data_6_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data_5_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 32 'read' 'data_5_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_4_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 33 'read' 'data_4_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 34 'read' 'data_3_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 35 'read' 'data_2_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 36 'read' 'data_1_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_0_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 37 'read' 'data_0_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "br label %ReuseLoop" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 38 'br' <Predicate = (do_init)> <Delay = 0.85>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_0_V_read2_phi = phi i5 [ %data_0_V_read_2, %rewind_init ], [ %data_0_V_read2_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 39 'phi' 'data_0_V_read2_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_1_V_read3_phi = phi i5 [ %data_1_V_read_2, %rewind_init ], [ %data_1_V_read3_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 40 'phi' 'data_1_V_read3_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_2_V_read4_phi = phi i5 [ %data_2_V_read_2, %rewind_init ], [ %data_2_V_read4_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 41 'phi' 'data_2_V_read4_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_3_V_read5_phi = phi i5 [ %data_3_V_read_2, %rewind_init ], [ %data_3_V_read5_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 42 'phi' 'data_3_V_read5_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data_4_V_read6_phi = phi i5 [ %data_4_V_read_2, %rewind_init ], [ %data_4_V_read6_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 43 'phi' 'data_4_V_read6_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_5_V_read7_phi = phi i5 [ %data_5_V_read_2, %rewind_init ], [ %data_5_V_read7_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 44 'phi' 'data_5_V_read7_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%data_6_V_read8_phi = phi i5 [ %data_6_V_read_2, %rewind_init ], [ %data_6_V_read8_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 45 'phi' 'data_6_V_read8_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%data_7_V_read9_phi = phi i5 [ %data_7_V_read_2, %rewind_init ], [ %data_7_V_read9_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 46 'phi' 'data_7_V_read9_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_8_V_read10_phi = phi i5 [ %data_8_V_read_2, %rewind_init ], [ %data_8_V_read10_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 47 'phi' 'data_8_V_read10_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data_9_V_read11_phi = phi i5 [ %data_9_V_read11, %rewind_init ], [ %data_9_V_read11_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 48 'phi' 'data_9_V_read11_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%data_10_V_read12_phi = phi i5 [ %data_10_V_read_2, %rewind_init ], [ %data_10_V_read12_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 49 'phi' 'data_10_V_read12_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%data_11_V_read13_phi = phi i5 [ %data_11_V_read_2, %rewind_init ], [ %data_11_V_read13_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 50 'phi' 'data_11_V_read13_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%data_12_V_read14_phi = phi i5 [ %data_12_V_read_2, %rewind_init ], [ %data_12_V_read14_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 51 'phi' 'data_12_V_read14_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%data_13_V_read15_phi = phi i5 [ %data_13_V_read_2, %rewind_init ], [ %data_13_V_read15_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 52 'phi' 'data_13_V_read15_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%data_14_V_read16_phi = phi i5 [ %data_14_V_read_2, %rewind_init ], [ %data_14_V_read16_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:268]   --->   Operation 53 'phi' 'data_14_V_read16_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 54 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str15)" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:65->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 56 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%phi_ln = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_0_V_read2_phi, i5 %data_1_V_read3_phi, i5 %data_2_V_read4_phi, i5 %data_2_V_read4_phi, i2 %w_index1)" [firmware/nnet_utils/nnet_dense_resource.h:77->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 57 'mux' 'phi_ln' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.88ns)   --->   "%phi_ln77_1 = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_3_V_read5_phi, i5 %data_4_V_read6_phi, i5 %data_5_V_read7_phi, i5 %data_5_V_read7_phi, i2 %w_index1)" [firmware/nnet_utils/nnet_dense_resource.h:77->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 58 'mux' 'phi_ln77_1' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%phi_ln77_2 = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_6_V_read8_phi, i5 %data_7_V_read9_phi, i5 %data_8_V_read10_phi, i5 %data_8_V_read10_phi, i2 %w_index1)" [firmware/nnet_utils/nnet_dense_resource.h:77->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 59 'mux' 'phi_ln77_2' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.88ns)   --->   "%phi_ln77_3 = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_9_V_read11_phi, i5 %data_10_V_read12_phi, i5 %data_11_V_read13_phi, i5 %data_11_V_read13_phi, i2 %w_index1)" [firmware/nnet_utils/nnet_dense_resource.h:77->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 60 'mux' 'phi_ln77_3' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%phi_ln77_4 = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_12_V_read14_phi, i5 %data_13_V_read15_phi, i5 %data_14_V_read16_phi, i5 %data_14_V_read16_phi, i2 %w_index1)" [firmware/nnet_utils/nnet_dense_resource.h:77->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 61 'mux' 'phi_ln77_4' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str15, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:94->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 62 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.85ns)   --->   "%w_index = add i2 %w_index1, 1" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 63 'add' 'w_index' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.48ns)   --->   "%icmp_ln64 = icmp eq i2 %w_index1, -2" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 64 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 65 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:276]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()"   --->   Operation 67 'return' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 68 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln64                 (br               ) [ 011]
do_init                 (phi              ) [ 001]
data_0_V_read2_rewind   (phi              ) [ 001]
data_1_V_read3_rewind   (phi              ) [ 001]
data_2_V_read4_rewind   (phi              ) [ 001]
data_3_V_read5_rewind   (phi              ) [ 001]
data_4_V_read6_rewind   (phi              ) [ 001]
data_5_V_read7_rewind   (phi              ) [ 001]
data_6_V_read8_rewind   (phi              ) [ 001]
data_7_V_read9_rewind   (phi              ) [ 001]
data_8_V_read10_rewind  (phi              ) [ 001]
data_9_V_read11_rewind  (phi              ) [ 001]
data_10_V_read12_rewind (phi              ) [ 001]
data_11_V_read13_rewind (phi              ) [ 001]
data_12_V_read14_rewind (phi              ) [ 001]
data_13_V_read15_rewind (phi              ) [ 001]
data_14_V_read16_rewind (phi              ) [ 001]
w_index1                (phi              ) [ 001]
br_ln0                  (br               ) [ 000]
specclockdomain_ln0     (specclockdomain  ) [ 000]
data_14_V_read_2        (read             ) [ 000]
data_13_V_read_2        (read             ) [ 000]
data_12_V_read_2        (read             ) [ 000]
data_11_V_read_2        (read             ) [ 000]
data_10_V_read_2        (read             ) [ 000]
data_9_V_read11         (read             ) [ 000]
data_8_V_read_2         (read             ) [ 000]
data_7_V_read_2         (read             ) [ 000]
data_6_V_read_2         (read             ) [ 000]
data_5_V_read_2         (read             ) [ 000]
data_4_V_read_2         (read             ) [ 000]
data_3_V_read_2         (read             ) [ 000]
data_2_V_read_2         (read             ) [ 000]
data_1_V_read_2         (read             ) [ 000]
data_0_V_read_2         (read             ) [ 000]
br_ln64                 (br               ) [ 000]
data_0_V_read2_phi      (phi              ) [ 011]
data_1_V_read3_phi      (phi              ) [ 011]
data_2_V_read4_phi      (phi              ) [ 011]
data_3_V_read5_phi      (phi              ) [ 011]
data_4_V_read6_phi      (phi              ) [ 011]
data_5_V_read7_phi      (phi              ) [ 011]
data_6_V_read8_phi      (phi              ) [ 011]
data_7_V_read9_phi      (phi              ) [ 011]
data_8_V_read10_phi     (phi              ) [ 011]
data_9_V_read11_phi     (phi              ) [ 011]
data_10_V_read12_phi    (phi              ) [ 011]
data_11_V_read13_phi    (phi              ) [ 011]
data_12_V_read14_phi    (phi              ) [ 011]
data_13_V_read15_phi    (phi              ) [ 011]
data_14_V_read16_phi    (phi              ) [ 011]
specloopname_ln64       (specloopname     ) [ 000]
tmp                     (specregionbegin  ) [ 000]
specpipeline_ln65       (specpipeline     ) [ 000]
phi_ln                  (mux              ) [ 000]
phi_ln77_1              (mux              ) [ 000]
phi_ln77_2              (mux              ) [ 000]
phi_ln77_3              (mux              ) [ 000]
phi_ln77_4              (mux              ) [ 000]
empty                   (specregionend    ) [ 000]
w_index                 (add              ) [ 011]
icmp_ln64               (icmp             ) [ 001]
empty_13                (speclooptripcount) [ 000]
br_ln64                 (br               ) [ 011]
return_ln0              (return           ) [ 000]
br_ln0                  (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_12_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_13_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_14_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="default"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i5.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="data_14_V_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_14_V_read_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_13_V_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_13_V_read_2/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_12_V_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_V_read_2/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_11_V_read_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_V_read_2/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_10_V_read_2_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_V_read_2/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_9_V_read11_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read11/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_8_V_read_2_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_2/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_7_V_read_2_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_6_V_read_2_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_5_V_read_2_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_4_V_read_2_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_3_V_read_2_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_2_V_read_2_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_2/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_1_V_read_2_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="0"/>
<pin id="153" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_0_V_read_2_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_2/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="do_init_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="do_init_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="1" slack="0"/>
<pin id="172" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="data_0_V_read2_rewind_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read2_rewind (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="data_0_V_read2_rewind_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="1" slack="0"/>
<pin id="187" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read2_rewind/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="data_1_V_read3_rewind_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read3_rewind (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="data_1_V_read3_rewind_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="4" bw="1" slack="0"/>
<pin id="201" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read3_rewind/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="data_2_V_read4_rewind_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="1"/>
<pin id="207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read4_rewind (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="data_2_V_read4_rewind_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="1" slack="0"/>
<pin id="215" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read4_rewind/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="data_3_V_read5_rewind_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read5_rewind (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="data_3_V_read5_rewind_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="4" bw="1" slack="0"/>
<pin id="229" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read5_rewind/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="data_4_V_read6_rewind_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="1"/>
<pin id="235" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read6_rewind (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="data_4_V_read6_rewind_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="4" bw="1" slack="0"/>
<pin id="243" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read6_rewind/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="data_5_V_read7_rewind_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="1"/>
<pin id="249" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_read7_rewind (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="data_5_V_read7_rewind_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="4" bw="1" slack="0"/>
<pin id="257" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_V_read7_rewind/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="data_6_V_read8_rewind_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_read8_rewind (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="data_6_V_read8_rewind_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="4" bw="1" slack="0"/>
<pin id="271" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_V_read8_rewind/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="data_7_V_read9_rewind_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read9_rewind (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="data_7_V_read9_rewind_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="4" bw="1" slack="0"/>
<pin id="285" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_V_read9_rewind/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="data_8_V_read10_rewind_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="1"/>
<pin id="291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read10_rewind (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="data_8_V_read10_rewind_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="4" bw="1" slack="0"/>
<pin id="299" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_V_read10_rewind/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="data_9_V_read11_rewind_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V_read11_rewind (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="data_9_V_read11_rewind_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="4" bw="1" slack="0"/>
<pin id="313" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_V_read11_rewind/2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="data_10_V_read12_rewind_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="1"/>
<pin id="319" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V_read12_rewind (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="data_10_V_read12_rewind_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="4" bw="1" slack="0"/>
<pin id="327" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_10_V_read12_rewind/2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="data_11_V_read13_rewind_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="1"/>
<pin id="333" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V_read13_rewind (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="data_11_V_read13_rewind_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="1" slack="0"/>
<pin id="341" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_11_V_read13_rewind/2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="data_12_V_read14_rewind_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="1"/>
<pin id="347" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V_read14_rewind (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="data_12_V_read14_rewind_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="4" bw="1" slack="0"/>
<pin id="355" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_12_V_read14_rewind/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="data_13_V_read15_rewind_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V_read15_rewind (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="data_13_V_read15_rewind_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="1" slack="0"/>
<pin id="369" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_13_V_read15_rewind/2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="data_14_V_read16_rewind_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V_read16_rewind (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="data_14_V_read16_rewind_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="4" bw="1" slack="0"/>
<pin id="383" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_14_V_read16_rewind/2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="w_index1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="1"/>
<pin id="389" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_index1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="w_index1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="2" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="4" bw="1" slack="0"/>
<pin id="397" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index1/2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="data_0_V_read2_phi_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_0_V_read2_phi (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="data_0_V_read2_phi_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read2_phi/2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="data_1_V_read3_phi_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_1_V_read3_phi (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="data_1_V_read3_phi_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read3_phi/2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="data_2_V_read4_phi_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_2_V_read4_phi (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="data_2_V_read4_phi_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read4_phi/2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="data_3_V_read5_phi_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_3_V_read5_phi (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="data_3_V_read5_phi_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read5_phi/2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="data_4_V_read6_phi_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_4_V_read6_phi (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="data_4_V_read6_phi_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read6_phi/2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="data_5_V_read7_phi_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_5_V_read7_phi (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="data_5_V_read7_phi_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_V_read7_phi/2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="data_6_V_read8_phi_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_6_V_read8_phi (phireg) "/>
</bind>
</comp>

<comp id="483" class="1004" name="data_6_V_read8_phi_phi_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="5" slack="0"/>
<pin id="487" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_V_read8_phi/2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="data_7_V_read9_phi_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_7_V_read9_phi (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="data_7_V_read9_phi_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_V_read9_phi/2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="data_8_V_read10_phi_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_8_V_read10_phi (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="data_8_V_read10_phi_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_V_read10_phi/2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="data_9_V_read11_phi_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_9_V_read11_phi (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="data_9_V_read11_phi_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_V_read11_phi/2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="data_10_V_read12_phi_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_10_V_read12_phi (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="data_10_V_read12_phi_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="5" slack="0"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_10_V_read12_phi/2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="data_11_V_read13_phi_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_11_V_read13_phi (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="data_11_V_read13_phi_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="5" slack="0"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_11_V_read13_phi/2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="data_12_V_read14_phi_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_12_V_read14_phi (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="data_12_V_read14_phi_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_12_V_read14_phi/2 "/>
</bind>
</comp>

<comp id="570" class="1005" name="data_13_V_read15_phi_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_13_V_read15_phi (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="data_13_V_read15_phi_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_13_V_read15_phi/2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="data_14_V_read16_phi_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_14_V_read16_phi (phireg) "/>
</bind>
</comp>

<comp id="587" class="1004" name="data_14_V_read16_phi_phi_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_14_V_read16_phi/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="phi_ln_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="5" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="0" index="3" bw="5" slack="0"/>
<pin id="601" dir="0" index="4" bw="5" slack="0"/>
<pin id="602" dir="0" index="5" bw="2" slack="0"/>
<pin id="603" dir="1" index="6" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="phi_ln77_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="0" index="3" bw="5" slack="0"/>
<pin id="615" dir="0" index="4" bw="5" slack="0"/>
<pin id="616" dir="0" index="5" bw="2" slack="0"/>
<pin id="617" dir="1" index="6" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln77_1/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="phi_ln77_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="5" slack="0"/>
<pin id="627" dir="0" index="2" bw="5" slack="0"/>
<pin id="628" dir="0" index="3" bw="5" slack="0"/>
<pin id="629" dir="0" index="4" bw="5" slack="0"/>
<pin id="630" dir="0" index="5" bw="2" slack="0"/>
<pin id="631" dir="1" index="6" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln77_2/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="phi_ln77_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="0" index="3" bw="5" slack="0"/>
<pin id="643" dir="0" index="4" bw="5" slack="0"/>
<pin id="644" dir="0" index="5" bw="2" slack="0"/>
<pin id="645" dir="1" index="6" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln77_3/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="phi_ln77_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="0" index="1" bw="5" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="0" index="3" bw="5" slack="0"/>
<pin id="657" dir="0" index="4" bw="5" slack="0"/>
<pin id="658" dir="0" index="5" bw="2" slack="0"/>
<pin id="659" dir="1" index="6" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln77_4/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="w_index_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln64_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="0"/>
<pin id="674" dir="0" index="1" bw="2" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="return_ln0_fu_678">
<pin_list>
<pin id="679" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln0/2 "/>
</bind>
</comp>

<comp id="680" class="1005" name="w_index_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="223" pin=4"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="237" pin=4"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="251" pin=4"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="279" pin=4"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="293" pin=4"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="307" pin=4"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="321" pin=4"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="349" pin=4"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="371"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="34" pin="0"/><net_sink comp="363" pin=4"/></net>

<net id="376"><net_src comp="34" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="385"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="34" pin="0"/><net_sink comp="377" pin=4"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="36" pin="0"/><net_sink comp="391" pin=4"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="411"><net_src comp="156" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="181" pin="6"/><net_sink comp="405" pin=2"/></net>

<net id="413"><net_src comp="405" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="424"><net_src comp="150" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="195" pin="6"/><net_sink comp="418" pin=2"/></net>

<net id="426"><net_src comp="418" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="437"><net_src comp="144" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="209" pin="6"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="431" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="450"><net_src comp="138" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="223" pin="6"/><net_sink comp="444" pin=2"/></net>

<net id="452"><net_src comp="444" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="463"><net_src comp="132" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="237" pin="6"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="457" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="476"><net_src comp="126" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="251" pin="6"/><net_sink comp="470" pin=2"/></net>

<net id="478"><net_src comp="470" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="482"><net_src comp="479" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="489"><net_src comp="120" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="265" pin="6"/><net_sink comp="483" pin=2"/></net>

<net id="491"><net_src comp="483" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="502"><net_src comp="114" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="279" pin="6"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="496" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="515"><net_src comp="108" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="293" pin="6"/><net_sink comp="509" pin=2"/></net>

<net id="517"><net_src comp="509" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="521"><net_src comp="518" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="528"><net_src comp="102" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="307" pin="6"/><net_sink comp="522" pin=2"/></net>

<net id="530"><net_src comp="522" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="541"><net_src comp="96" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="321" pin="6"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="554"><net_src comp="90" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="335" pin="6"/><net_sink comp="548" pin=2"/></net>

<net id="556"><net_src comp="548" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="567"><net_src comp="84" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="349" pin="6"/><net_sink comp="561" pin=2"/></net>

<net id="569"><net_src comp="561" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="580"><net_src comp="78" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="363" pin="6"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="574" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="586"><net_src comp="583" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="593"><net_src comp="72" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="377" pin="6"/><net_sink comp="587" pin=2"/></net>

<net id="595"><net_src comp="587" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="405" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="418" pin="4"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="431" pin="4"/><net_sink comp="596" pin=3"/></net>

<net id="608"><net_src comp="431" pin="4"/><net_sink comp="596" pin=4"/></net>

<net id="609"><net_src comp="391" pin="6"/><net_sink comp="596" pin=5"/></net>

<net id="618"><net_src comp="60" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="444" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="457" pin="4"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="470" pin="4"/><net_sink comp="610" pin=3"/></net>

<net id="622"><net_src comp="470" pin="4"/><net_sink comp="610" pin=4"/></net>

<net id="623"><net_src comp="391" pin="6"/><net_sink comp="610" pin=5"/></net>

<net id="632"><net_src comp="60" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="483" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="496" pin="4"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="509" pin="4"/><net_sink comp="624" pin=3"/></net>

<net id="636"><net_src comp="509" pin="4"/><net_sink comp="624" pin=4"/></net>

<net id="637"><net_src comp="391" pin="6"/><net_sink comp="624" pin=5"/></net>

<net id="646"><net_src comp="60" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="522" pin="4"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="535" pin="4"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="548" pin="4"/><net_sink comp="638" pin=3"/></net>

<net id="650"><net_src comp="548" pin="4"/><net_sink comp="638" pin=4"/></net>

<net id="651"><net_src comp="391" pin="6"/><net_sink comp="638" pin=5"/></net>

<net id="660"><net_src comp="60" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="561" pin="4"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="574" pin="4"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="587" pin="4"/><net_sink comp="652" pin=3"/></net>

<net id="664"><net_src comp="587" pin="4"/><net_sink comp="652" pin=4"/></net>

<net id="665"><net_src comp="391" pin="6"/><net_sink comp="652" pin=5"/></net>

<net id="670"><net_src comp="391" pin="6"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="64" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="391" pin="6"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="66" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="666" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="391" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_0_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_1_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_2_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_3_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_4_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_5_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_6_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_7_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_8_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_9_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_10_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_11_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_12_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_13_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6> : data_14_V_read | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		data_0_V_read2_phi : 2
		data_1_V_read3_phi : 2
		data_2_V_read4_phi : 2
		data_3_V_read5_phi : 2
		data_4_V_read6_phi : 2
		data_5_V_read7_phi : 2
		data_6_V_read8_phi : 2
		data_7_V_read9_phi : 2
		data_8_V_read10_phi : 2
		data_9_V_read11_phi : 2
		data_10_V_read12_phi : 2
		data_11_V_read13_phi : 2
		data_12_V_read14_phi : 2
		data_13_V_read15_phi : 2
		data_14_V_read16_phi : 2
		phi_ln : 3
		phi_ln77_1 : 3
		phi_ln77_2 : 3
		phi_ln77_3 : 3
		phi_ln77_4 : 3
		empty : 1
		w_index : 1
		icmp_ln64 : 1
		br_ln64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        phi_ln_fu_596        |    0    |    17   |
|          |      phi_ln77_1_fu_610      |    0    |    17   |
|    mux   |      phi_ln77_2_fu_624      |    0    |    17   |
|          |      phi_ln77_3_fu_638      |    0    |    17   |
|          |      phi_ln77_4_fu_652      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|    add   |        w_index_fu_666       |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln64_fu_672      |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          | data_14_V_read_2_read_fu_72 |    0    |    0    |
|          | data_13_V_read_2_read_fu_78 |    0    |    0    |
|          | data_12_V_read_2_read_fu_84 |    0    |    0    |
|          | data_11_V_read_2_read_fu_90 |    0    |    0    |
|          | data_10_V_read_2_read_fu_96 |    0    |    0    |
|          | data_9_V_read11_read_fu_102 |    0    |    0    |
|          | data_8_V_read_2_read_fu_108 |    0    |    0    |
|   read   | data_7_V_read_2_read_fu_114 |    0    |    0    |
|          | data_6_V_read_2_read_fu_120 |    0    |    0    |
|          | data_5_V_read_2_read_fu_126 |    0    |    0    |
|          | data_4_V_read_2_read_fu_132 |    0    |    0    |
|          | data_3_V_read_2_read_fu_138 |    0    |    0    |
|          | data_2_V_read_2_read_fu_144 |    0    |    0    |
|          | data_1_V_read_2_read_fu_150 |    0    |    0    |
|          | data_0_V_read_2_read_fu_156 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  return  |      return_ln0_fu_678      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   103   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   data_0_V_read2_phi_reg_401  |    5   |
| data_0_V_read2_rewind_reg_177 |    5   |
|  data_10_V_read12_phi_reg_531 |    5   |
|data_10_V_read12_rewind_reg_317|    5   |
|  data_11_V_read13_phi_reg_544 |    5   |
|data_11_V_read13_rewind_reg_331|    5   |
|  data_12_V_read14_phi_reg_557 |    5   |
|data_12_V_read14_rewind_reg_345|    5   |
|  data_13_V_read15_phi_reg_570 |    5   |
|data_13_V_read15_rewind_reg_359|    5   |
|  data_14_V_read16_phi_reg_583 |    5   |
|data_14_V_read16_rewind_reg_373|    5   |
|   data_1_V_read3_phi_reg_414  |    5   |
| data_1_V_read3_rewind_reg_191 |    5   |
|   data_2_V_read4_phi_reg_427  |    5   |
| data_2_V_read4_rewind_reg_205 |    5   |
|   data_3_V_read5_phi_reg_440  |    5   |
| data_3_V_read5_rewind_reg_219 |    5   |
|   data_4_V_read6_phi_reg_453  |    5   |
| data_4_V_read6_rewind_reg_233 |    5   |
|   data_5_V_read7_phi_reg_466  |    5   |
| data_5_V_read7_rewind_reg_247 |    5   |
|   data_6_V_read8_phi_reg_479  |    5   |
| data_6_V_read8_rewind_reg_261 |    5   |
|   data_7_V_read9_phi_reg_492  |    5   |
| data_7_V_read9_rewind_reg_275 |    5   |
|  data_8_V_read10_phi_reg_505  |    5   |
| data_8_V_read10_rewind_reg_289|    5   |
|  data_9_V_read11_phi_reg_518  |    5   |
| data_9_V_read11_rewind_reg_303|    5   |
|        do_init_reg_162        |    1   |
|        w_index1_reg_387       |    2   |
|        w_index_reg_680        |    2   |
+-------------------------------+--------+
|             Total             |   155  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   103  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   155  |    -   |
+-----------+--------+--------+
|   Total   |   155  |   103  |
+-----------+--------+--------+
