$comment
	File created using the following command:
		vcd file binary4_to_bcd8_vector.msim.vcd -direction
$end
$date
	Sun Jun 24 23:58:34 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module binary4_to_bcd8_vector_vlg_vec_tst $end
$var reg 4 ! BIN [3:0] $end
$var wire 1 " BCD0 [3] $end
$var wire 1 # BCD0 [2] $end
$var wire 1 $ BCD0 [1] $end
$var wire 1 % BCD0 [0] $end
$var wire 1 & BCD1 [3] $end
$var wire 1 ' BCD1 [2] $end
$var wire 1 ( BCD1 [1] $end
$var wire 1 ) BCD1 [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 BCD0~0_combout $end
$var wire 1 2 BCD0~1_combout $end
$var wire 1 3 BCD0~2_combout $end
$var wire 1 4 BCD1~0_combout $end
$var wire 1 5 BIN~combout [3] $end
$var wire 1 6 BIN~combout [2] $end
$var wire 1 7 BIN~combout [1] $end
$var wire 1 8 BIN~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0%
0$
0#
0"
0)
0(
0'
0&
x*
0+
1,
x-
1.
1/
10
01
02
03
04
08
07
06
05
$end
#50000
b1 !
18
0*
1%
#100000
b11 !
b10 !
08
17
1*
11
0%
1$
#150000
b11 !
18
0*
1%
#200000
b111 !
b101 !
b100 !
08
07
16
1*
12
01
0%
1#
0$
#250000
b101 !
18
0*
1%
#300000
b111 !
b110 !
08
17
1*
11
0%
1$
#350000
b111 !
18
0*
1%
#400000
b1111 !
b1011 !
b1001 !
b1000 !
08
07
06
15
1*
13
02
01
0%
1"
0#
0$
#450000
b1001 !
18
0*
1%
#500000
b1011 !
b1010 !
08
17
1*
14
03
0%
1)
0"
#550000
b1011 !
18
0*
1%
#600000
b1111 !
b1101 !
b1100 !
08
07
16
1*
11
0%
1$
#650000
b1101 !
18
0*
1%
#700000
b1111 !
b1110 !
08
17
1*
12
01
0%
1#
0$
#750000
b1111 !
18
0*
1%
#800000
b111 !
b11 !
b1 !
b0 !
08
07
06
05
1*
04
02
0%
0)
0#
#850000
b1 !
18
0*
1%
#900000
b11 !
b10 !
08
17
1*
11
0%
1$
#950000
b11 !
18
0*
1%
#1000000
