TimeQuest Timing Analyzer report for coco3fpga_dw
Sun Aug 08 21:19:13 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK50MHZ'
 14. Slow 1200mV 85C Model Hold: 'CLK50MHZ'
 15. Slow 1200mV 85C Model Recovery: 'CLK50MHZ'
 16. Slow 1200mV 85C Model Removal: 'CLK50MHZ'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLK50MHZ'
 25. Slow 1200mV 0C Model Hold: 'CLK50MHZ'
 26. Slow 1200mV 0C Model Recovery: 'CLK50MHZ'
 27. Slow 1200mV 0C Model Removal: 'CLK50MHZ'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLK50MHZ'
 35. Fast 1200mV 0C Model Hold: 'CLK50MHZ'
 36. Fast 1200mV 0C Model Recovery: 'CLK50MHZ'
 37. Fast 1200mV 0C Model Removal: 'CLK50MHZ'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; coco3fpga_dw                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.41        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.1%      ;
;     Processor 3            ;   9.2%      ;
;     Processor 4            ;   3.8%      ;
;     Processors 5-8         ;   2.9%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; coco3fpga_dw.sdc ; OK     ; Sun Aug 08 21:18:47 2021 ;
+------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLK50MHZ   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50MHZ } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 50.46 MHz ; 50.46 MHz       ; CLK50MHZ   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLK50MHZ ; 0.181 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 0.141 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLK50MHZ ; 15.129 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLK50MHZ ; 1.497 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLK50MHZ ; 9.541 ; 0.000                          ;
+----------+-------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50MHZ'                                                                                                               ;
+-------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 19.706     ;
; 0.306 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 20.005     ;
; 0.326 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.310      ; 19.982     ;
; 0.326 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.310      ; 19.982     ;
; 0.333 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 19.557     ;
; 0.409 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.312      ; 19.901     ;
; 0.410 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.312      ; 19.900     ;
; 0.440 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 19.450     ;
; 0.458 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.316      ; 19.856     ;
; 0.478 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.833     ;
; 0.478 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.833     ;
; 0.526 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|acca[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.785     ;
; 0.554 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[12]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.277      ; 19.721     ;
; 0.561 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.315      ; 19.752     ;
; 0.562 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.315      ; 19.751     ;
; 0.565 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.316      ; 19.749     ;
; 0.569 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|dp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.304      ; 19.733     ;
; 0.574 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 19.697     ;
; 0.585 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.726     ;
; 0.585 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.726     ;
; 0.586 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.109     ; 19.303     ;
; 0.609 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.277      ; 19.666     ;
; 0.624 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.277      ; 19.651     ;
; 0.627 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.309      ; 19.680     ;
; 0.628 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.136     ; 19.234     ;
; 0.636 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.311      ; 19.673     ;
; 0.639 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.311      ; 19.670     ;
; 0.642 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.309      ; 19.665     ;
; 0.650 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pre_code[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.280      ; 19.628     ;
; 0.657 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.317      ; 19.658     ;
; 0.668 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.315      ; 19.645     ;
; 0.669 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.315      ; 19.644     ;
; 0.670 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.300      ; 19.628     ;
; 0.678 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|acca[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.316      ; 19.636     ;
; 0.682 ; cpu09:GLBCPU09|md[7]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 19.208     ;
; 0.682 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.309      ; 19.625     ;
; 0.690 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.284      ; 19.592     ;
; 0.699 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.612     ;
; 0.701 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.610     ;
; 0.709 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[1]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.292      ; 19.581     ;
; 0.710 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|cc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.362      ; 19.650     ;
; 0.711 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.315      ; 19.602     ;
; 0.720 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|md[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.134     ; 19.144     ;
; 0.731 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.312      ; 19.579     ;
; 0.731 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.312      ; 19.579     ;
; 0.740 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|cc[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.326      ; 19.584     ;
; 0.747 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.083     ; 19.168     ;
; 0.750 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.102     ; 19.146     ;
; 0.751 ; cpu09:GLBCPU09|state.pshu_accb_state       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.069     ; 19.178     ;
; 0.755 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[10]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.307      ; 19.550     ;
; 0.755 ; cpu09:GLBCPU09|state.pshs_uph_state        ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.070     ; 19.173     ;
; 0.756 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[10]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.307      ; 19.549     ;
; 0.757 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|pre_code[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.280      ; 19.521     ;
; 0.759 ; cpu09:GLBCPU09|state.pshs_pch_state        ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.070     ; 19.169     ;
; 0.760 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.311      ; 19.549     ;
; 0.760 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.311      ; 19.549     ;
; 0.761 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pre_code[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.280      ; 19.517     ;
; 0.766 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.312      ; 19.544     ;
; 0.769 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|op_code[5]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.542     ;
; 0.770 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|accb[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.338      ; 19.566     ;
; 0.771 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|dp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.357      ; 19.584     ;
; 0.771 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.338      ; 19.565     ;
; 0.771 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.099     ; 19.128     ;
; 0.777 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pc[12]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.330      ; 19.551     ;
; 0.785 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|acca[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.316      ; 19.529     ;
; 0.795 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|xreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.364      ; 19.567     ;
; 0.797 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|yreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.364      ; 19.565     ;
; 0.798 ; cpu09:GLBCPU09|state.pulu_ixh_state        ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 19.136     ;
; 0.804 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.316      ; 19.510     ;
; 0.806 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|ea[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.316      ; 19.508     ;
; 0.807 ; cpu09:GLBCPU09|md[7]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.316      ; 19.507     ;
; 0.810 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|xreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.370      ; 19.558     ;
; 0.812 ; cpu09:GLBCPU09|state.pulu_ixl_state        ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 19.122     ;
; 0.814 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.314      ; 19.498     ;
; 0.815 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.314      ; 19.497     ;
; 0.816 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|acca[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.495     ;
; 0.817 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|cc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.362      ; 19.543     ;
; 0.827 ; cpu09:GLBCPU09|md[7]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.484     ;
; 0.827 ; cpu09:GLBCPU09|md[7]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.484     ;
; 0.829 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.353      ; 19.522     ;
; 0.831 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|xreg[10]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.360      ; 19.527     ;
; 0.832 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|sp[10]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.360      ; 19.526     ;
; 0.835 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|op_code[4]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.313      ; 19.476     ;
; 0.838 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|sp[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.362      ; 19.522     ;
; 0.839 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|dp[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.308      ; 19.467     ;
; 0.840 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[2]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.308      ; 19.466     ;
; 0.840 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[2]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.308      ; 19.466     ;
; 0.840 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.132     ; 19.026     ;
; 0.842 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|yreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 19.493     ;
; 0.842 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.308      ; 19.464     ;
; 0.842 ; cpu09:GLBCPU09|state.dual_op_write16_state ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 19.083     ;
; 0.843 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.099     ; 19.056     ;
; 0.843 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|accb[2]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.308      ; 19.463     ;
; 0.844 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|cc[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.362      ; 19.516     ;
; 0.844 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.308      ; 19.462     ;
; 0.847 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|cc[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.326      ; 19.477     ;
; 0.849 ; cpu09:GLBCPU09|ea[4]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.098     ; 19.051     ;
; 0.854 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|md[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.081     ; 19.063     ;
; 0.854 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.083     ; 19.061     ;
; 0.859 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|op_code[5]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.316      ; 19.455     ;
+-------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50MHZ'                                                                                                                                                                                                     ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; DIV_7[0]                                         ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.595      ; 0.922      ;
; 0.268 ; DIV_7[1]                                         ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.595      ; 1.049      ;
; 0.329 ; RAM0_ADDRESS[6]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.460      ; 1.011      ;
; 0.364 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.454      ; 1.040      ;
; 0.368 ; RAM0_ADDRESS[0]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.459      ; 1.049      ;
; 0.368 ; RAM0_ADDRESS[4]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.459      ; 1.049      ;
; 0.374 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.454      ; 1.050      ;
; 0.377 ; RAM0_DATA_I[15]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.457      ; 1.056      ;
; 0.383 ; cpu09:GLBCPU09|saved_state.reset_state           ; cpu09:GLBCPU09|saved_state.reset_state                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.100      ; 0.669      ;
; 0.384 ; cpu09:GLBCPU09|op_code[1]                        ; cpu09:GLBCPU09|op_code[1]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; cpu09:GLBCPU09|op_code[3]                        ; cpu09:GLBCPU09|op_code[3]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; cpu09:GLBCPU09|op_code[0]                        ; cpu09:GLBCPU09|op_code[0]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; cpu09:GLBCPU09|op_code[2]                        ; cpu09:GLBCPU09|op_code[2]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; SWITCH_L[0]                                      ; SWITCH_L[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; BANK2[0]                                         ; BANK2[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; BANK1[0]                                         ; BANK1[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; cpu09:GLBCPU09|cc[2]                             ; cpu09:GLBCPU09|cc[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; cpu09:GLBCPU09|md[14]                            ; cpu09:GLBCPU09|md[14]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; cpu09:GLBCPU09|cc[3]                             ; cpu09:GLBCPU09|cc[3]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; cpu09:GLBCPU09|md[11]                            ; cpu09:GLBCPU09|md[11]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; cpu09:GLBCPU09|md[10]                            ; cpu09:GLBCPU09|md[10]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; cpu09:GLBCPU09|md[9]                             ; cpu09:GLBCPU09|md[9]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; cpu09:GLBCPU09|op_code[7]                        ; cpu09:GLBCPU09|op_code[7]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; cpu09:GLBCPU09|op_code[6]                        ; cpu09:GLBCPU09|op_code[6]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; cpu09:GLBCPU09|op_code[4]                        ; cpu09:GLBCPU09|op_code[4]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; cpu09:GLBCPU09|op_code[5]                        ; cpu09:GLBCPU09|op_code[5]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; cpu09:GLBCPU09|saved_state.jmp_state             ; cpu09:GLBCPU09|saved_state.jmp_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; cpu09:GLBCPU09|saved_state.single_op_read_state  ; cpu09:GLBCPU09|saved_state.single_op_read_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; BANK3[0]                                         ; BANK3[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; BANK0[0]                                         ; BANK0[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; BANK4[0]                                         ; BANK4[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; BANK5[0]                                         ; BANK5[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; BANK6[0]                                         ; BANK6[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; BANK7[0]                                         ; BANK7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; cpu09:GLBCPU09|pc[9]                             ; cpu09:GLBCPU09|pc[9]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; RAM0_ADDRESS[7]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.454      ; 1.063      ;
; 0.387 ; cpu09:GLBCPU09|nmi_ack                           ; cpu09:GLBCPU09|nmi_ack                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.096      ; 0.669      ;
; 0.390 ; DIV_7[2]                                         ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.595      ; 1.171      ;
; 0.394 ; RAM0_ADDRESS[0]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.457      ; 1.073      ;
; 0.403 ; cpu09:GLBCPU09|fic                               ; cpu09:GLBCPU09|fic                                                                                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.single_op_exec_state  ; cpu09:GLBCPU09|saved_state.single_op_exec_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.vect_hi_state         ; cpu09:GLBCPU09|saved_state.vect_hi_state                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.fetch_state           ; cpu09:GLBCPU09|saved_state.fetch_state                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.dual_op_read16_state  ; cpu09:GLBCPU09|saved_state.dual_op_read16_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.lea_state             ; cpu09:GLBCPU09|saved_state.lea_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.int_swimask_state     ; cpu09:GLBCPU09|saved_state.int_swimask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.dual_op_write8_state  ; cpu09:GLBCPU09|saved_state.dual_op_write8_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.dual_op_read8_state   ; cpu09:GLBCPU09|saved_state.dual_op_read8_state                                                            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.sbranch_state         ; cpu09:GLBCPU09|saved_state.sbranch_state                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|saved_state.dual_op_write16_state ; cpu09:GLBCPU09|saved_state.dual_op_write16_state                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; COM3_CLOCK                                       ; COM3_CLOCK                                                                                                ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; COM3_CLK[2]                                      ; COM3_CLK[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; COM3_CLK[1]                                      ; COM3_CLK[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; COM1_CLK[2]                                      ; COM1_CLK[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; COM2_STATE[1]                                    ; COM2_STATE[1]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|up[10]                            ; cpu09:GLBCPU09|up[10]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|yreg[10]                          ; cpu09:GLBCPU09|yreg[10]                                                                                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu09:GLBCPU09|md[2]                             ; cpu09:GLBCPU09|md[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; CLK[3]                                           ; CLK[3]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CLK[4]                                           ; CLK[4]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CLK[5]                                           ; CLK[5]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CLK[2]                                           ; CLK[2]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CLK[1]                                           ; CLK[1]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|saved_state.int_firqmask_state    ; cpu09:GLBCPU09|saved_state.int_firqmask_state                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|saved_state.jsr_state             ; cpu09:GLBCPU09|saved_state.jsr_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|saved_state.int_cwai_state        ; cpu09:GLBCPU09|saved_state.int_cwai_state                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|saved_state.int_irqmask_state     ; cpu09:GLBCPU09|saved_state.int_irqmask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|saved_state.int_nmimask_state     ; cpu09:GLBCPU09|saved_state.int_nmimask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|iv[0]                             ; cpu09:GLBCPU09|iv[0]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|iv[2]                             ; cpu09:GLBCPU09|iv[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|iv[1]                             ; cpu09:GLBCPU09|iv[1]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu09:GLBCPU09|nmi_req                           ; cpu09:GLBCPU09|nmi_req                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DIV_7[1]                                         ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DIV_7[2]                                         ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; COM1_STATE[1]                                    ; COM1_STATE[1]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; COM1_STATE[3]                                    ; COM1_STATE[3]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; COM1_STATE[4]                                    ; COM1_STATE[4]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; COM1_STATE[2]                                    ; COM1_STATE[2]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CPU_RESET                                        ; CPU_RESET                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; COCOKEY:coco_keyboard|KB_CLK[0]                  ; COCOKEY:coco_keyboard|KB_CLK[0]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; CLK[0]                                           ; CLK[0]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; COM2_STATE[0]                                    ; COM2_STATE[0]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; DIV_7[0]                                         ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; COM1_STATE[0]                                    ; COM1_STATE[0]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.674      ;
; 0.417 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.442      ; 1.081      ;
; 0.417 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a24~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.451      ; 1.090      ;
; 0.425 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.447      ; 1.094      ;
; 0.426 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.453      ; 1.101      ;
; 0.430 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.448      ; 1.100      ;
; 0.430 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.450      ; 1.102      ;
; 0.437 ; DIV_7[1]                                         ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; cpu09:GLBCPU09|state.int_firq_state              ; cpu09:GLBCPU09|state.int_firq1_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; DIV_7[1]                                         ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; cpu09:GLBCPU09|state.int_irq_state               ; cpu09:GLBCPU09|state.int_irq1_state                                                                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; DIV_14                                           ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.669      ;
; 0.444 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.442      ; 1.108      ;
; 0.444 ; cpu09:GLBCPU09|state.mul5_state                  ; cpu09:GLBCPU09|state.mul6_state                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.709      ;
; 0.445 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.448      ; 1.115      ;
; 0.446 ; cpu09:GLBCPU09|state.int_accb_state              ; cpu09:GLBCPU09|state.int_acca_state                                                                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.711      ;
; 0.447 ; cpu09:GLBCPU09|state.pull_return_hi_state        ; cpu09:GLBCPU09|state.pull_return_lo_state                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.712      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK50MHZ'                                                                        ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 15.129 ; CPU_RESET ; cpu09:GLBCPU09|nmi_req ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.112     ; 4.757      ;
; 15.753 ; RESET_N   ; PH_2_RAW               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.772     ; 3.473      ;
; 16.254 ; RESET_N   ; CLK[3]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 3.633      ;
; 16.254 ; RESET_N   ; CLK[5]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 3.633      ;
; 16.254 ; RESET_N   ; CLK[4]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 3.633      ;
; 16.254 ; RESET_N   ; CLK[1]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 3.633      ;
; 16.254 ; RESET_N   ; CLK[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 3.633      ;
; 16.274 ; RESET_N   ; RAM0_RW_N              ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.110     ; 3.614      ;
; 16.274 ; RESET_N   ; RAM0_BE0_N             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.110     ; 3.614      ;
; 16.274 ; RESET_N   ; RAM0_BE1_N             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.110     ; 3.614      ;
; 16.376 ; RESET_N   ; SWITCH_L[0]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.345      ; 3.967      ;
; 16.489 ; RESET_N   ; CLK[0]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.036     ; 3.473      ;
; 16.870 ; RESET_N   ; ROM_BANK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.060     ; 3.068      ;
; 17.174 ; RESET_N   ; COM2_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.279      ; 3.103      ;
; 17.528 ; RESET_N   ; COM3_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.072     ; 2.398      ;
; 17.528 ; RESET_N   ; COM3_CLK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.072     ; 2.398      ;
; 17.528 ; RESET_N   ; COM2_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.072     ; 2.398      ;
; 17.612 ; RESET_N   ; ROM_BANK[0]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.394      ; 2.780      ;
; 17.612 ; RESET_N   ; ROM_BANK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.394      ; 2.780      ;
; 17.752 ; RESET_N   ; COM3_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 2.172      ;
; 17.752 ; RESET_N   ; COM1_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 2.172      ;
; 17.752 ; RESET_N   ; COM1_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 2.172      ;
; 17.752 ; RESET_N   ; COM2_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 2.172      ;
; 17.781 ; RESET_N   ; COM1_CLOCK_X           ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.081     ; 2.136      ;
; 17.781 ; RESET_N   ; COM1_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.081     ; 2.136      ;
; 17.781 ; RESET_N   ; COM1_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.081     ; 2.136      ;
; 17.781 ; RESET_N   ; COM1_STATE[3]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.081     ; 2.136      ;
; 17.781 ; RESET_N   ; COM1_STATE[4]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.081     ; 2.136      ;
; 17.781 ; RESET_N   ; COM1_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.081     ; 2.136      ;
; 18.026 ; RESET_N   ; DIV_7[1]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.075     ; 1.897      ;
; 18.026 ; RESET_N   ; DIV_7[2]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.075     ; 1.897      ;
; 18.026 ; RESET_N   ; DIV_7[0]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.075     ; 1.897      ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK50MHZ'                                                                        ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 1.497 ; RESET_N   ; DIV_7[1]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.083      ; 1.766      ;
; 1.497 ; RESET_N   ; DIV_7[2]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.083      ; 1.766      ;
; 1.497 ; RESET_N   ; DIV_7[0]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.083      ; 1.766      ;
; 1.739 ; RESET_N   ; COM1_CLOCK_X           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 2.002      ;
; 1.739 ; RESET_N   ; COM1_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 2.002      ;
; 1.739 ; RESET_N   ; COM1_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 2.002      ;
; 1.739 ; RESET_N   ; COM1_STATE[3]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 2.002      ;
; 1.739 ; RESET_N   ; COM1_STATE[4]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 2.002      ;
; 1.739 ; RESET_N   ; COM1_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 2.002      ;
; 1.761 ; RESET_N   ; COM3_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.085      ; 2.032      ;
; 1.761 ; RESET_N   ; COM1_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.085      ; 2.032      ;
; 1.761 ; RESET_N   ; COM1_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.085      ; 2.032      ;
; 1.761 ; RESET_N   ; COM2_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.085      ; 2.032      ;
; 1.789 ; RESET_N   ; ROM_BANK[0]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.572      ; 2.547      ;
; 1.789 ; RESET_N   ; ROM_BANK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.572      ; 2.547      ;
; 1.979 ; RESET_N   ; COM3_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 2.252      ;
; 1.979 ; RESET_N   ; COM3_CLK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 2.252      ;
; 1.979 ; RESET_N   ; COM2_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 2.252      ;
; 2.127 ; RESET_N   ; COM2_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.519      ; 2.832      ;
; 2.552 ; RESET_N   ; ROM_BANK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.099      ; 2.837      ;
; 2.972 ; RESET_N   ; SWITCH_L[0]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.572      ; 3.730      ;
; 2.983 ; RESET_N   ; CLK[0]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.124      ; 3.293      ;
; 3.087 ; RESET_N   ; RAM0_RW_N              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 3.371      ;
; 3.087 ; RESET_N   ; RAM0_BE0_N             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 3.371      ;
; 3.087 ; RESET_N   ; RAM0_BE1_N             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.098      ; 3.371      ;
; 3.100 ; RESET_N   ; CLK[3]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 3.383      ;
; 3.100 ; RESET_N   ; CLK[5]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 3.383      ;
; 3.100 ; RESET_N   ; CLK[4]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 3.383      ;
; 3.100 ; RESET_N   ; CLK[1]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 3.383      ;
; 3.100 ; RESET_N   ; CLK[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 3.383      ;
; 3.682 ; RESET_N   ; PH_2_RAW               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.575     ; 3.293      ;
; 4.145 ; CPU_RESET ; cpu09:GLBCPU09|nmi_req ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.096      ; 4.427      ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 55.25 MHz ; 55.25 MHz       ; CLK50MHZ   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 1.899 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHZ ; 0.019 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLK50MHZ ; 15.577 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLK50MHZ ; 1.353 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHZ ; 9.481 ; 0.000                         ;
+----------+-------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50MHZ'                                                                                                                ;
+-------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 1.899 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.098     ; 18.002     ;
; 1.944 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 18.328     ;
; 1.963 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.271      ; 18.307     ;
; 1.964 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.271      ; 18.306     ;
; 1.991 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 17.912     ;
; 2.036 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 18.238     ;
; 2.051 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.274      ; 18.222     ;
; 2.053 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.274      ; 18.220     ;
; 2.055 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 18.217     ;
; 2.056 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 18.216     ;
; 2.075 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.097     ; 17.827     ;
; 2.120 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.274      ; 18.153     ;
; 2.123 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.244      ; 18.120     ;
; 2.127 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 18.145     ;
; 2.139 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.272      ; 18.132     ;
; 2.140 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.272      ; 18.131     ;
; 2.143 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.120     ; 17.736     ;
; 2.143 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.276      ; 18.132     ;
; 2.145 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.276      ; 18.130     ;
; 2.155 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|acca[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 18.119     ;
; 2.159 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.241      ; 18.081     ;
; 2.187 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.098     ; 17.714     ;
; 2.200 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|dp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.268      ; 18.067     ;
; 2.206 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pre_code[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.246      ; 18.039     ;
; 2.216 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.276      ; 18.059     ;
; 2.218 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.276      ; 18.057     ;
; 2.224 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 18.050     ;
; 2.227 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 18.047     ;
; 2.229 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 18.045     ;
; 2.230 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.244      ; 18.013     ;
; 2.230 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[10]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.272      ; 18.041     ;
; 2.231 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[10]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.272      ; 18.040     ;
; 2.232 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 18.040     ;
; 2.240 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.264      ; 18.023     ;
; 2.247 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|acca[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.277      ; 18.029     ;
; 2.251 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 18.021     ;
; 2.251 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.271      ; 18.019     ;
; 2.252 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.246      ; 17.993     ;
; 2.252 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.271      ; 18.018     ;
; 2.254 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|cc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.319      ; 18.064     ;
; 2.257 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 18.015     ;
; 2.267 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.276      ; 18.008     ;
; 2.269 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.276      ; 18.006     ;
; 2.279 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 17.646     ;
; 2.286 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|cc[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.287      ; 18.000     ;
; 2.300 ; cpu09:GLBCPU09|md[7]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 17.603     ;
; 2.300 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|pre_code[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.245      ; 17.944     ;
; 2.303 ; cpu09:GLBCPU09|state.dual_op_write16_state ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.060     ; 17.636     ;
; 2.307 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[1]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.258      ; 17.950     ;
; 2.309 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|md[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.118     ; 17.572     ;
; 2.316 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|op_code[5]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 17.956     ;
; 2.322 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pre_code[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.246      ; 17.923     ;
; 2.331 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[12]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.245      ; 17.913     ;
; 2.331 ; cpu09:GLBCPU09|ea[4]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.090     ; 17.578     ;
; 2.331 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|acca[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.276      ; 17.944     ;
; 2.336 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|dp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.314      ; 17.977     ;
; 2.339 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.274      ; 17.934     ;
; 2.341 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.274      ; 17.932     ;
; 2.342 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.090     ; 17.567     ;
; 2.343 ; cpu09:GLBCPU09|state.pshu_accb_state       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.060     ; 17.596     ;
; 2.343 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|xreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.322      ; 17.978     ;
; 2.345 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|yreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.322      ; 17.976     ;
; 2.348 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|cc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.318      ; 17.969     ;
; 2.350 ; cpu09:GLBCPU09|ea[4]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.092     ; 17.557     ;
; 2.350 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.278      ; 17.927     ;
; 2.351 ; cpu09:GLBCPU09|ea[4]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.092     ; 17.556     ;
; 2.351 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|xreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.321      ; 17.969     ;
; 2.352 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 17.920     ;
; 2.352 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|ea[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.278      ; 17.925     ;
; 2.354 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|dp[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 17.918     ;
; 2.354 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[2]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 17.918     ;
; 2.354 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[2]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 17.918     ;
; 2.356 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 17.916     ;
; 2.357 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|accb[2]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 17.915     ;
; 2.357 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.273      ; 17.915     ;
; 2.357 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|xreg[10]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.318      ; 17.960     ;
; 2.358 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|sp[10]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.318      ; 17.959     ;
; 2.359 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.087     ; 17.553     ;
; 2.361 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 17.913     ;
; 2.361 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 17.913     ;
; 2.363 ; cpu09:GLBCPU09|state.pshs_uph_state        ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.061     ; 17.575     ;
; 2.363 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.075     ; 17.561     ;
; 2.364 ; cpu09:GLBCPU09|state.pshs_pch_state        ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.061     ; 17.574     ;
; 2.367 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.310      ; 17.942     ;
; 2.368 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.244      ; 17.875     ;
; 2.378 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|sp[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.319      ; 17.940     ;
; 2.379 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[10]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 17.895     ;
; 2.379 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|yreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.292      ; 17.912     ;
; 2.380 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|cc[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.286      ; 17.905     ;
; 2.382 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.274      ; 17.891     ;
; 2.382 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|accb[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.297      ; 17.914     ;
; 2.384 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.297      ; 17.912     ;
; 2.391 ; cpu09:GLBCPU09|state.dual_op_write16_state ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.311      ; 17.919     ;
; 2.393 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|cc[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.319      ; 17.925     ;
; 2.395 ; cpu09:GLBCPU09|md[7]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 17.879     ;
; 2.398 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|acca[3]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 17.876     ;
; 2.399 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|op_code[5]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 17.875     ;
; 2.402 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.282      ; 17.879     ;
; 2.402 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.115     ; 17.482     ;
; 2.406 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|acca[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.275      ; 17.868     ;
+-------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50MHZ'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.019 ; DIV_7[0]                                         ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.652      ; 0.842      ;
; 0.136 ; DIV_7[1]                                         ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.652      ; 0.959      ;
; 0.245 ; DIV_7[2]                                         ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.652      ; 1.068      ;
; 0.323 ; RAM0_ADDRESS[6]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.416      ; 0.940      ;
; 0.327 ; MCLOCK[5]                                        ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.614      ; 1.112      ;
; 0.331 ; MCLOCK[1]                                        ; MCLOCK[2]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.614      ; 1.116      ;
; 0.338 ; SWITCH_L[0]                                      ; SWITCH_L[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; cpu09:GLBCPU09|op_code[1]                        ; cpu09:GLBCPU09|op_code[1]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; cpu09:GLBCPU09|op_code[3]                        ; cpu09:GLBCPU09|op_code[3]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; cpu09:GLBCPU09|op_code[0]                        ; cpu09:GLBCPU09|op_code[0]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; cpu09:GLBCPU09|op_code[2]                        ; cpu09:GLBCPU09|op_code[2]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; cpu09:GLBCPU09|saved_state.reset_state           ; cpu09:GLBCPU09|saved_state.reset_state                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; BANK2[0]                                         ; BANK2[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; BANK1[0]                                         ; BANK1[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; BANK3[0]                                         ; BANK3[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; BANK0[0]                                         ; BANK0[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; BANK4[0]                                         ; BANK4[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; BANK5[0]                                         ; BANK5[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; BANK6[0]                                         ; BANK6[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; BANK7[0]                                         ; BANK7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|cc[2]                             ; cpu09:GLBCPU09|cc[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|md[14]                            ; cpu09:GLBCPU09|md[14]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|cc[3]                             ; cpu09:GLBCPU09|cc[3]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|md[11]                            ; cpu09:GLBCPU09|md[11]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|md[10]                            ; cpu09:GLBCPU09|md[10]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|md[9]                             ; cpu09:GLBCPU09|md[9]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|pc[9]                             ; cpu09:GLBCPU09|pc[9]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|op_code[7]                        ; cpu09:GLBCPU09|op_code[7]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|op_code[6]                        ; cpu09:GLBCPU09|op_code[6]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|op_code[4]                        ; cpu09:GLBCPU09|op_code[4]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|op_code[5]                        ; cpu09:GLBCPU09|op_code[5]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|saved_state.jmp_state             ; cpu09:GLBCPU09|saved_state.jmp_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; cpu09:GLBCPU09|saved_state.single_op_read_state  ; cpu09:GLBCPU09|saved_state.single_op_read_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; cpu09:GLBCPU09|nmi_ack                           ; cpu09:GLBCPU09|nmi_ack                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.086      ; 0.597      ;
; 0.345 ; COM1_CLOCK                                       ; UART1_CLK                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.579      ; 1.095      ;
; 0.354 ; cpu09:GLBCPU09|saved_state.single_op_exec_state  ; cpu09:GLBCPU09|saved_state.single_op_exec_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu09:GLBCPU09|saved_state.vect_hi_state         ; cpu09:GLBCPU09|saved_state.vect_hi_state                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu09:GLBCPU09|saved_state.fetch_state           ; cpu09:GLBCPU09|saved_state.fetch_state                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu09:GLBCPU09|saved_state.sbranch_state         ; cpu09:GLBCPU09|saved_state.sbranch_state                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DIV_7[1]                                         ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DIV_7[2]                                         ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM3_CLOCK                                       ; COM3_CLOCK                                                                                                ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM3_CLK[2]                                      ; COM3_CLK[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM3_CLK[1]                                      ; COM3_CLK[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM1_CLK[2]                                      ; COM1_CLK[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM2_STATE[1]                                    ; COM2_STATE[1]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM1_STATE[1]                                    ; COM1_STATE[1]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM1_STATE[3]                                    ; COM1_STATE[3]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM1_STATE[4]                                    ; COM1_STATE[4]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; COM1_STATE[2]                                    ; COM1_STATE[2]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|up[10]                            ; cpu09:GLBCPU09|up[10]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|yreg[10]                          ; cpu09:GLBCPU09|yreg[10]                                                                                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|md[2]                             ; cpu09:GLBCPU09|md[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CPU_RESET                                        ; CPU_RESET                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|fic                               ; cpu09:GLBCPU09|fic                                                                                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|saved_state.dual_op_read16_state  ; cpu09:GLBCPU09|saved_state.dual_op_read16_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|saved_state.lea_state             ; cpu09:GLBCPU09|saved_state.lea_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|saved_state.int_swimask_state     ; cpu09:GLBCPU09|saved_state.int_swimask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|saved_state.dual_op_write8_state  ; cpu09:GLBCPU09|saved_state.dual_op_write8_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|saved_state.dual_op_read8_state   ; cpu09:GLBCPU09|saved_state.dual_op_read8_state                                                            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|saved_state.dual_op_write16_state ; cpu09:GLBCPU09|saved_state.dual_op_write16_state                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|iv[0]                             ; cpu09:GLBCPU09|iv[0]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|iv[2]                             ; cpu09:GLBCPU09|iv[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu09:GLBCPU09|iv[1]                             ; cpu09:GLBCPU09|iv[1]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; CLK[3]                                           ; CLK[3]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; CLK[4]                                           ; CLK[4]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; CLK[5]                                           ; CLK[5]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; CLK[2]                                           ; CLK[2]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; RAM0_ADDRESS[0]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.416      ; 0.973      ;
; 0.356 ; CLK[1]                                           ; CLK[1]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu09:GLBCPU09|saved_state.int_firqmask_state    ; cpu09:GLBCPU09|saved_state.int_firqmask_state                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu09:GLBCPU09|saved_state.jsr_state             ; cpu09:GLBCPU09|saved_state.jsr_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu09:GLBCPU09|saved_state.int_cwai_state        ; cpu09:GLBCPU09|saved_state.int_cwai_state                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu09:GLBCPU09|saved_state.int_irqmask_state     ; cpu09:GLBCPU09|saved_state.int_irqmask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu09:GLBCPU09|saved_state.int_nmimask_state     ; cpu09:GLBCPU09|saved_state.int_nmimask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu09:GLBCPU09|nmi_req                           ; cpu09:GLBCPU09|nmi_req                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.597      ;
; 0.359 ; RAM0_ADDRESS[4]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.416      ; 0.976      ;
; 0.363 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.411      ; 0.975      ;
; 0.364 ; CLK[0]                                           ; CLK[0]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; COCOKEY:coco_keyboard|KB_CLK[0]                  ; COCOKEY:coco_keyboard|KB_CLK[0]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; DIV_7[0]                                         ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; COM2_STATE[0]                                    ; COM2_STATE[0]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; COM1_STATE[0]                                    ; COM1_STATE[0]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.608      ;
; 0.371 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.411      ; 0.983      ;
; 0.378 ; RAM0_DATA_I[15]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.412      ; 0.991      ;
; 0.387 ; DIV_14                                           ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; RAM0_ADDRESS[0]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.410      ; 0.998      ;
; 0.389 ; RAM0_ADDRESS[7]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.410      ; 1.000      ;
; 0.395 ; DIV_7[1]                                         ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.637      ;
; 0.396 ; DIV_7[1]                                         ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.638      ;
; 0.399 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.402      ; 1.002      ;
; 0.403 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a24~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.409      ; 1.013      ;
; 0.406 ; cpu09:GLBCPU09|state.int_irq_state               ; cpu09:GLBCPU09|state.int_irq1_state                                                                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; cpu09:GLBCPU09|state.int_firq_state              ; cpu09:GLBCPU09|state.int_firq1_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.647      ;
; 0.410 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.412      ; 1.023      ;
; 0.410 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.405      ; 1.016      ;
; 0.410 ; COM2_STATE[1]                                    ; COM1_CLK[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.652      ;
; 0.410 ; cpu09:GLBCPU09|state.mul5_state                  ; cpu09:GLBCPU09|state.mul6_state                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.070      ; 0.651      ;
; 0.411 ; cpu09:GLBCPU09|state.int_accb_state              ; cpu09:GLBCPU09|state.int_acca_state                                                                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.653      ;
; 0.414 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.407      ; 1.022      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK50MHZ'                                                                         ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 15.577 ; CPU_RESET ; cpu09:GLBCPU09|nmi_req ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.098     ; 4.324      ;
; 16.130 ; RESET_N   ; PH_2_RAW               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.618     ; 3.251      ;
; 16.600 ; RESET_N   ; CLK[3]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 3.303      ;
; 16.600 ; RESET_N   ; CLK[5]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 3.303      ;
; 16.600 ; RESET_N   ; CLK[4]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 3.303      ;
; 16.600 ; RESET_N   ; CLK[1]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 3.303      ;
; 16.600 ; RESET_N   ; CLK[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 3.303      ;
; 16.616 ; RESET_N   ; RAM0_RW_N              ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.095     ; 3.288      ;
; 16.616 ; RESET_N   ; RAM0_BE0_N             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.095     ; 3.288      ;
; 16.616 ; RESET_N   ; RAM0_BE1_N             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.095     ; 3.288      ;
; 16.663 ; RESET_N   ; SWITCH_L[0]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.309      ; 3.645      ;
; 16.720 ; RESET_N   ; CLK[0]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.028     ; 3.251      ;
; 17.172 ; RESET_N   ; ROM_BANK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.047     ; 2.780      ;
; 17.577 ; RESET_N   ; COM2_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.356      ; 2.778      ;
; 17.713 ; RESET_N   ; COM3_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 2.222      ;
; 17.713 ; RESET_N   ; COM3_CLK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 2.222      ;
; 17.713 ; RESET_N   ; COM2_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 2.222      ;
; 17.854 ; RESET_N   ; ROM_BANK[0]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.353      ; 2.498      ;
; 17.854 ; RESET_N   ; ROM_BANK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.353      ; 2.498      ;
; 17.935 ; RESET_N   ; COM3_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.066     ; 1.998      ;
; 17.935 ; RESET_N   ; COM1_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.066     ; 1.998      ;
; 17.935 ; RESET_N   ; COM1_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.066     ; 1.998      ;
; 17.935 ; RESET_N   ; COM2_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.066     ; 1.998      ;
; 17.956 ; RESET_N   ; COM1_CLOCK_X           ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 1.970      ;
; 17.956 ; RESET_N   ; COM1_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 1.970      ;
; 17.956 ; RESET_N   ; COM1_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 1.970      ;
; 17.956 ; RESET_N   ; COM1_STATE[3]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 1.970      ;
; 17.956 ; RESET_N   ; COM1_STATE[4]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 1.970      ;
; 17.956 ; RESET_N   ; COM1_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 1.970      ;
; 18.199 ; RESET_N   ; DIV_7[1]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.067     ; 1.733      ;
; 18.199 ; RESET_N   ; DIV_7[2]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.067     ; 1.733      ;
; 18.199 ; RESET_N   ; DIV_7[0]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.067     ; 1.733      ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK50MHZ'                                                                         ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 1.353 ; RESET_N   ; DIV_7[1]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.075      ; 1.599      ;
; 1.353 ; RESET_N   ; DIV_7[2]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.075      ; 1.599      ;
; 1.353 ; RESET_N   ; DIV_7[0]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.075      ; 1.599      ;
; 1.562 ; RESET_N   ; COM1_CLOCK_X           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.802      ;
; 1.562 ; RESET_N   ; COM1_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.802      ;
; 1.562 ; RESET_N   ; COM1_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.802      ;
; 1.562 ; RESET_N   ; COM1_STATE[3]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.802      ;
; 1.562 ; RESET_N   ; COM1_STATE[4]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.802      ;
; 1.562 ; RESET_N   ; COM1_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.802      ;
; 1.587 ; RESET_N   ; COM3_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.076      ; 1.834      ;
; 1.587 ; RESET_N   ; COM1_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.076      ; 1.834      ;
; 1.587 ; RESET_N   ; COM1_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.076      ; 1.834      ;
; 1.587 ; RESET_N   ; COM2_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.076      ; 1.834      ;
; 1.675 ; RESET_N   ; ROM_BANK[0]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.513      ; 2.359      ;
; 1.675 ; RESET_N   ; ROM_BANK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.513      ; 2.359      ;
; 1.775 ; RESET_N   ; COM3_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.078      ; 2.024      ;
; 1.775 ; RESET_N   ; COM3_CLK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.078      ; 2.024      ;
; 1.775 ; RESET_N   ; COM2_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.078      ; 2.024      ;
; 1.878 ; RESET_N   ; COM2_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.574      ; 2.623      ;
; 2.345 ; RESET_N   ; ROM_BANK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.095      ; 2.611      ;
; 2.653 ; RESET_N   ; CLK[0]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.116      ; 2.940      ;
; 2.700 ; RESET_N   ; SWITCH_L[0]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.512      ; 3.383      ;
; 2.812 ; RESET_N   ; RAM0_RW_N              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.090      ; 3.073      ;
; 2.812 ; RESET_N   ; RAM0_BE0_N             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.090      ; 3.073      ;
; 2.812 ; RESET_N   ; RAM0_BE1_N             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.090      ; 3.073      ;
; 2.829 ; RESET_N   ; CLK[3]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.089      ; 3.089      ;
; 2.829 ; RESET_N   ; CLK[5]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.089      ; 3.089      ;
; 2.829 ; RESET_N   ; CLK[4]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.089      ; 3.089      ;
; 2.829 ; RESET_N   ; CLK[1]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.089      ; 3.089      ;
; 2.829 ; RESET_N   ; CLK[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.089      ; 3.089      ;
; 3.209 ; RESET_N   ; PH_2_RAW               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.440     ; 2.940      ;
; 3.820 ; CPU_RESET ; cpu09:GLBCPU09|nmi_req ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 4.078      ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 9.762 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHZ ; 0.151 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLK50MHZ ; 17.305 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLK50MHZ ; 0.696 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHZ ; 9.196 ; 0.000                         ;
+----------+-------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50MHZ'                                                                                                                 ;
+--------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 9.762  ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 10.161     ;
; 9.892  ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.143      ; 10.238     ;
; 9.893  ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.143      ; 10.237     ;
; 9.906  ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.078     ; 10.003     ;
; 9.912  ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.156      ; 10.231     ;
; 9.922  ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[12]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.137      ; 10.202     ;
; 9.941  ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.062     ; 9.984      ;
; 9.964  ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.145      ; 10.168     ;
; 9.965  ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.145      ; 10.167     ;
; 9.984  ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.158      ; 10.161     ;
; 9.984  ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.160      ; 10.163     ;
; 9.985  ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.160      ; 10.162     ;
; 9.991  ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.063     ; 9.933      ;
; 9.991  ; cpu09:GLBCPU09|ea[3]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.061     ; 9.935      ;
; 10.005 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|md[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.077     ; 9.905      ;
; 10.017 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.058     ; 9.912      ;
; 10.018 ; cpu09:GLBCPU09|ea[2]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.300     ; 9.669      ;
; 10.019 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.046     ; 9.922      ;
; 10.023 ; cpu09:GLBCPU09|ea[2]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.093     ; 9.871      ;
; 10.024 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pc[12]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.169      ; 10.132     ;
; 10.024 ; cpu09:GLBCPU09|ea[2]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.093     ; 9.870      ;
; 10.025 ; cpu09:GLBCPU09|up[3]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.282     ; 9.680      ;
; 10.027 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.144      ; 10.104     ;
; 10.028 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.144      ; 10.103     ;
; 10.029 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[0]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.056     ; 9.902      ;
; 10.035 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|dp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.148      ; 10.100     ;
; 10.035 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[1]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.149      ; 10.101     ;
; 10.036 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[1]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.143      ; 10.094     ;
; 10.043 ; cpu09:GLBCPU09|ea[2]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.080     ; 9.864      ;
; 10.044 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|acca[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.160      ; 10.103     ;
; 10.047 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 10.097     ;
; 10.048 ; cpu09:GLBCPU09|state.dual_op_write16_state ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.027     ; 9.912      ;
; 10.050 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.135      ; 10.072     ;
; 10.051 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.139      ; 10.075     ;
; 10.056 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.162      ; 10.093     ;
; 10.057 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.162      ; 10.092     ;
; 10.059 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 9.864      ;
; 10.059 ; cpu09:GLBCPU09|ea[2]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.284     ; 9.644      ;
; 10.059 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 10.085     ;
; 10.061 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[13]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 10.083     ;
; 10.065 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.153      ; 10.075     ;
; 10.069 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.154      ; 10.072     ;
; 10.073 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.139      ; 10.053     ;
; 10.073 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.164      ; 10.078     ;
; 10.080 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.152      ; 10.059     ;
; 10.080 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|md[1]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 9.862      ;
; 10.081 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[8]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.152      ; 10.058     ;
; 10.082 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.047     ; 9.858      ;
; 10.082 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|acca[3]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.160      ; 10.065     ;
; 10.083 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[0]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.139      ; 10.043     ;
; 10.084 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.153      ; 10.056     ;
; 10.085 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.153      ; 10.055     ;
; 10.087 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|pc[12]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.168      ; 10.068     ;
; 10.088 ; cpu09:GLBCPU09|ea[3]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.146      ; 10.045     ;
; 10.089 ; cpu09:GLBCPU09|ea[3]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.146      ; 10.044     ;
; 10.094 ; cpu09:GLBCPU09|state.pshu_accb_state       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.031     ; 9.862      ;
; 10.094 ; cpu09:GLBCPU09|ea[4]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.279     ; 9.614      ;
; 10.095 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[5]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.139      ; 10.031     ;
; 10.096 ; cpu09:GLBCPU09|state.pulu_ixh_state        ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.025     ; 9.866      ;
; 10.101 ; cpu09:GLBCPU09|sp[3]                       ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.301     ; 9.585      ;
; 10.101 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|md[4]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.154      ; 10.040     ;
; 10.102 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[11]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.136      ; 10.021     ;
; 10.105 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.143      ; 10.025     ;
; 10.105 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pc[4]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.155      ; 10.037     ;
; 10.105 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|dp[4]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.148      ; 10.030     ;
; 10.106 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.143      ; 10.024     ;
; 10.107 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|op_code[4]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.156      ; 10.036     ;
; 10.108 ; cpu09:GLBCPU09|ea[3]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.159      ; 10.038     ;
; 10.108 ; cpu09:GLBCPU09|state.pulu_ixl_state        ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.025     ; 9.854      ;
; 10.110 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|up[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.161      ; 10.038     ;
; 10.111 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[1]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 9.803      ;
; 10.113 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.139      ; 10.013     ;
; 10.113 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|ea[5]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.161      ; 10.035     ;
; 10.113 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|pre_code[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.119      ; 9.993      ;
; 10.115 ; cpu09:GLBCPU09|ea[2]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.076     ; 9.796      ;
; 10.116 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|acca[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.162      ; 10.033     ;
; 10.116 ; cpu09:GLBCPU09|ea[2]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.076     ; 9.795      ;
; 10.119 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|up[14]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.161      ; 10.029     ;
; 10.120 ; cpu09:GLBCPU09|md[3]                       ; cpu09:GLBCPU09|yreg[14]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.161      ; 10.028     ;
; 10.122 ; cpu09:GLBCPU09|up[3]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.075     ; 9.790      ;
; 10.123 ; cpu09:GLBCPU09|up[3]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.075     ; 9.789      ;
; 10.125 ; cpu09:GLBCPU09|md[2]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.156      ; 10.018     ;
; 10.134 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pre_code[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.141      ; 9.994      ;
; 10.134 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|cc[2]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.153      ; 10.006     ;
; 10.137 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|dp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.180      ; 10.030     ;
; 10.137 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[3]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.153      ; 10.003     ;
; 10.137 ; cpu09:GLBCPU09|ea[4]                       ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.072     ; 9.778      ;
; 10.138 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|sp[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.153      ; 10.002     ;
; 10.138 ; cpu09:GLBCPU09|ea[4]                       ; cpu09:GLBCPU09|up[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.072     ; 9.777      ;
; 10.140 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[3]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.156      ; 10.003     ;
; 10.140 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|xreg[11]    ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.156      ; 10.003     ;
; 10.142 ; cpu09:GLBCPU09|up[3]                       ; cpu09:GLBCPU09|op_code[6]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.062     ; 9.783      ;
; 10.143 ; cpu09:GLBCPU09|ea[3]                       ; cpu09:GLBCPU09|ea[3]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 9.799      ;
; 10.143 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|md[13]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.153      ; 9.997      ;
; 10.143 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|op_code[5]  ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.156      ; 10.000     ;
; 10.144 ; cpu09:GLBCPU09|state.dual_op_write8_state  ; cpu09:GLBCPU09|pc[15]      ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.027     ; 9.816      ;
; 10.145 ; cpu09:GLBCPU09|md[0]                       ; cpu09:GLBCPU09|pre_code[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.141      ; 9.983      ;
; 10.145 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|yreg[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.169      ; 10.011     ;
; 10.145 ; cpu09:GLBCPU09|state.dual_op_write16_state ; cpu09:GLBCPU09|sp[6]       ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.180      ; 10.022     ;
; 10.146 ; cpu09:GLBCPU09|md[1]                       ; cpu09:GLBCPU09|accb[6]     ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.169      ; 10.010     ;
+--------+--------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50MHZ'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; RAM0_ADDRESS[6]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.222      ; 0.477      ;
; 0.165 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.221      ; 0.490      ;
; 0.168 ; RAM0_ADDRESS[4]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.223      ; 0.495      ;
; 0.168 ; cpu09:GLBCPU09|cc[2]                             ; cpu09:GLBCPU09|cc[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; cpu09:GLBCPU09|cc[3]                             ; cpu09:GLBCPU09|cc[3]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; cpu09:GLBCPU09|saved_state.reset_state           ; cpu09:GLBCPU09|saved_state.reset_state                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.055      ; 0.307      ;
; 0.169 ; SWITCH_L[0]                                      ; SWITCH_L[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; RAM0_ADDRESS[0]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; BANK2[0]                                         ; BANK2[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; BANK1[0]                                         ; BANK1[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; cpu09:GLBCPU09|md[14]                            ; cpu09:GLBCPU09|md[14]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; cpu09:GLBCPU09|md[11]                            ; cpu09:GLBCPU09|md[11]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; cpu09:GLBCPU09|md[10]                            ; cpu09:GLBCPU09|md[10]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; cpu09:GLBCPU09|md[9]                             ; cpu09:GLBCPU09|md[9]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; cpu09:GLBCPU09|op_code[1]                        ; cpu09:GLBCPU09|op_code[1]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; cpu09:GLBCPU09|op_code[3]                        ; cpu09:GLBCPU09|op_code[3]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; cpu09:GLBCPU09|op_code[0]                        ; cpu09:GLBCPU09|op_code[0]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; cpu09:GLBCPU09|op_code[2]                        ; cpu09:GLBCPU09|op_code[2]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.054      ; 0.307      ;
; 0.170 ; BANK3[0]                                         ; BANK3[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; BANK0[0]                                         ; BANK0[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; BANK4[0]                                         ; BANK4[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; BANK5[0]                                         ; BANK5[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; BANK6[0]                                         ; BANK6[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; BANK7[0]                                         ; BANK7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; cpu09:GLBCPU09|pc[9]                             ; cpu09:GLBCPU09|pc[9]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; cpu09:GLBCPU09|op_code[7]                        ; cpu09:GLBCPU09|op_code[7]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; cpu09:GLBCPU09|op_code[6]                        ; cpu09:GLBCPU09|op_code[6]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; cpu09:GLBCPU09|op_code[4]                        ; cpu09:GLBCPU09|op_code[4]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; cpu09:GLBCPU09|op_code[5]                        ; cpu09:GLBCPU09|op_code[5]                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; cpu09:GLBCPU09|saved_state.jmp_state             ; cpu09:GLBCPU09|saved_state.jmp_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; cpu09:GLBCPU09|saved_state.single_op_read_state  ; cpu09:GLBCPU09|saved_state.single_op_read_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.053      ; 0.307      ;
; 0.171 ; cpu09:GLBCPU09|nmi_ack                           ; cpu09:GLBCPU09|nmi_ack                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.052      ; 0.307      ;
; 0.175 ; RAM0_DATA_I[15]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; RAM0_ADDRESS[7]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.221      ; 0.501      ;
; 0.178 ; cpu09:GLBCPU09|up[10]                            ; cpu09:GLBCPU09|up[10]                                                                                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu09:GLBCPU09|yreg[10]                          ; cpu09:GLBCPU09|yreg[10]                                                                                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu09:GLBCPU09|md[2]                             ; cpu09:GLBCPU09|md[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu09:GLBCPU09|fic                               ; cpu09:GLBCPU09|fic                                                                                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu09:GLBCPU09|saved_state.single_op_exec_state  ; cpu09:GLBCPU09|saved_state.single_op_exec_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu09:GLBCPU09|saved_state.dual_op_read16_state  ; cpu09:GLBCPU09|saved_state.dual_op_read16_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu09:GLBCPU09|saved_state.dual_op_write8_state  ; cpu09:GLBCPU09|saved_state.dual_op_write8_state                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu09:GLBCPU09|saved_state.dual_op_read8_state   ; cpu09:GLBCPU09|saved_state.dual_op_read8_state                                                            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu09:GLBCPU09|saved_state.dual_op_write16_state ; cpu09:GLBCPU09|saved_state.dual_op_write16_state                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; CLK[3]                                           ; CLK[3]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; CLK[4]                                           ; CLK[4]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; CLK[5]                                           ; CLK[5]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; CLK[2]                                           ; CLK[2]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; CLK[1]                                           ; CLK[1]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; COM3_CLOCK                                       ; COM3_CLOCK                                                                                                ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; COM3_CLK[2]                                      ; COM3_CLK[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; COM3_CLK[1]                                      ; COM3_CLK[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; COM1_CLK[2]                                      ; COM1_CLK[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; COM2_STATE[1]                                    ; COM2_STATE[1]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu09:GLBCPU09|saved_state.vect_hi_state         ; cpu09:GLBCPU09|saved_state.vect_hi_state                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu09:GLBCPU09|saved_state.fetch_state           ; cpu09:GLBCPU09|saved_state.fetch_state                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu09:GLBCPU09|saved_state.lea_state             ; cpu09:GLBCPU09|saved_state.lea_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu09:GLBCPU09|saved_state.int_swimask_state     ; cpu09:GLBCPU09|saved_state.int_swimask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu09:GLBCPU09|saved_state.sbranch_state         ; cpu09:GLBCPU09|saved_state.sbranch_state                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu09:GLBCPU09|iv[0]                             ; cpu09:GLBCPU09|iv[0]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu09:GLBCPU09|iv[2]                             ; cpu09:GLBCPU09|iv[2]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu09:GLBCPU09|iv[1]                             ; cpu09:GLBCPU09|iv[1]                                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DIV_7[1]                                         ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DIV_7[2]                                         ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; COM1_STATE[1]                                    ; COM1_STATE[1]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; COM1_STATE[3]                                    ; COM1_STATE[3]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; COM1_STATE[4]                                    ; COM1_STATE[4]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; COM1_STATE[2]                                    ; COM1_STATE[2]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; CPU_RESET                                        ; CPU_RESET                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu09:GLBCPU09|saved_state.int_firqmask_state    ; cpu09:GLBCPU09|saved_state.int_firqmask_state                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu09:GLBCPU09|saved_state.jsr_state             ; cpu09:GLBCPU09|saved_state.jsr_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu09:GLBCPU09|saved_state.int_cwai_state        ; cpu09:GLBCPU09|saved_state.int_cwai_state                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu09:GLBCPU09|saved_state.int_irqmask_state     ; cpu09:GLBCPU09|saved_state.int_irqmask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu09:GLBCPU09|saved_state.int_nmimask_state     ; cpu09:GLBCPU09|saved_state.int_nmimask_state                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu09:GLBCPU09|nmi_req                           ; cpu09:GLBCPU09|nmi_req                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; RAM0_ADDRESS[0]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.217      ; 0.503      ;
; 0.185 ; CLK[0]                                           ; CLK[0]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.216      ; 0.506      ;
; 0.186 ; COM2_STATE[0]                                    ; COM2_STATE[0]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; DIV_7[0]                                         ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; COM1_STATE[0]                                    ; COM1_STATE[0]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.314      ;
; 0.189 ; COCOKEY:coco_keyboard|KB_CLK[0]                  ; COCOKEY:coco_keyboard|KB_CLK[0]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DIV_7[0]                                         ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.153      ; 0.426      ;
; 0.191 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a24~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.224      ; 0.519      ;
; 0.192 ; cpu09:GLBCPU09|state.int_irq_state               ; cpu09:GLBCPU09|state.int_irq1_state                                                                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; cpu09:GLBCPU09|state.int_firq_state              ; cpu09:GLBCPU09|state.int_firq1_state                                                                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.319      ;
; 0.194 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.220      ; 0.518      ;
; 0.194 ; cpu09:GLBCPU09|state.mul5_state                  ; cpu09:GLBCPU09|state.mul6_state                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; cpu09:GLBCPU09|state.int_accb_state              ; cpu09:GLBCPU09|state.int_acca_state                                                                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.322      ;
; 0.196 ; RAM0_ADDRESS[11]                                 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.226      ; 0.526      ;
; 0.196 ; DIV_7[1]                                         ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.323      ;
; 0.197 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.216      ; 0.517      ;
; 0.197 ; cpu09:GLBCPU09|state.pull_return_hi_state        ; cpu09:GLBCPU09|state.pull_return_lo_state                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.324      ;
; 0.199 ; DIV_14                                           ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DIV_7[1]                                         ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; RAM0_ADDRESS[8]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.216      ; 0.520      ;
; 0.201 ; RAM0_ADDRESS[0]                                  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.228      ; 0.533      ;
; 0.202 ; cpu09:GLBCPU09|state.mul1_state                  ; cpu09:GLBCPU09|state.mul2_state                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; cpu09:GLBCPU09|state.int_pcl_state               ; cpu09:GLBCPU09|state.int_pch_state                                                                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.331      ;
; 0.203 ; cpu09:GLBCPU09|state.pshu_iyl_state              ; cpu09:GLBCPU09|state.pshu_iyh_state                                                                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.331      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK50MHZ'                                                                         ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 17.305 ; CPU_RESET ; cpu09:GLBCPU09|nmi_req ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.060     ; 2.622      ;
; 17.634 ; RESET_N   ; PH_2_RAW               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.524     ; 1.829      ;
; 17.995 ; RESET_N   ; CLK[3]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.056     ; 1.936      ;
; 17.995 ; RESET_N   ; CLK[5]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.056     ; 1.936      ;
; 17.995 ; RESET_N   ; CLK[4]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.056     ; 1.936      ;
; 17.995 ; RESET_N   ; CLK[1]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.056     ; 1.936      ;
; 17.995 ; RESET_N   ; CLK[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.056     ; 1.936      ;
; 18.004 ; RESET_N   ; RAM0_RW_N              ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 1.928      ;
; 18.004 ; RESET_N   ; RAM0_BE0_N             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 1.928      ;
; 18.004 ; RESET_N   ; RAM0_BE1_N             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 1.928      ;
; 18.041 ; RESET_N   ; SWITCH_L[0]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.194      ; 2.140      ;
; 18.157 ; RESET_N   ; CLK[0]                 ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.001     ; 1.829      ;
; 18.333 ; RESET_N   ; ROM_BANK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.015     ; 1.639      ;
; 18.355 ; RESET_N   ; COM2_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.009      ; 1.641      ;
; 18.713 ; RESET_N   ; COM3_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.038     ; 1.236      ;
; 18.713 ; RESET_N   ; COM3_CLK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.038     ; 1.236      ;
; 18.713 ; RESET_N   ; COM2_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.038     ; 1.236      ;
; 18.729 ; RESET_N   ; ROM_BANK[0]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.222      ; 1.480      ;
; 18.729 ; RESET_N   ; ROM_BANK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.222      ; 1.480      ;
; 18.833 ; RESET_N   ; COM3_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.040     ; 1.114      ;
; 18.833 ; RESET_N   ; COM1_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.040     ; 1.114      ;
; 18.833 ; RESET_N   ; COM1_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.040     ; 1.114      ;
; 18.833 ; RESET_N   ; COM2_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.040     ; 1.114      ;
; 18.849 ; RESET_N   ; COM1_CLOCK_X           ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 1.093      ;
; 18.849 ; RESET_N   ; COM1_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 1.093      ;
; 18.849 ; RESET_N   ; COM1_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 1.093      ;
; 18.849 ; RESET_N   ; COM1_STATE[3]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 1.093      ;
; 18.849 ; RESET_N   ; COM1_STATE[4]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 1.093      ;
; 18.849 ; RESET_N   ; COM1_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 1.093      ;
; 18.987 ; RESET_N   ; DIV_7[1]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.039     ; 0.961      ;
; 18.987 ; RESET_N   ; DIV_7[2]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.039     ; 0.961      ;
; 18.987 ; RESET_N   ; DIV_7[0]               ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.039     ; 0.961      ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK50MHZ'                                                                         ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.696 ; RESET_N   ; DIV_7[1]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.047      ; 0.827      ;
; 0.696 ; RESET_N   ; DIV_7[2]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.047      ; 0.827      ;
; 0.696 ; RESET_N   ; DIV_7[0]               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.047      ; 0.827      ;
; 0.814 ; RESET_N   ; COM1_CLOCK_X           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; RESET_N   ; COM1_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; RESET_N   ; COM1_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; RESET_N   ; COM1_STATE[3]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; RESET_N   ; COM1_STATE[4]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; RESET_N   ; COM1_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.939      ;
; 0.824 ; RESET_N   ; COM3_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.047      ; 0.955      ;
; 0.824 ; RESET_N   ; COM1_CLOCK             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.047      ; 0.955      ;
; 0.824 ; RESET_N   ; COM1_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.047      ; 0.955      ;
; 0.824 ; RESET_N   ; COM2_STATE[1]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.047      ; 0.955      ;
; 0.835 ; RESET_N   ; ROM_BANK[0]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.320      ; 1.239      ;
; 0.835 ; RESET_N   ; ROM_BANK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.320      ; 1.239      ;
; 0.920 ; RESET_N   ; COM3_CLK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.049      ; 1.053      ;
; 0.920 ; RESET_N   ; COM3_CLK[1]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.049      ; 1.053      ;
; 0.920 ; RESET_N   ; COM2_STATE[0]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.049      ; 1.053      ;
; 1.147 ; RESET_N   ; COM2_STATE[2]          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.136      ; 1.367      ;
; 1.205 ; RESET_N   ; ROM_BANK[2]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.362      ;
; 1.385 ; RESET_N   ; CLK[0]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.087      ; 1.556      ;
; 1.395 ; RESET_N   ; SWITCH_L[0]            ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.321      ; 1.800      ;
; 1.480 ; RESET_N   ; RAM0_RW_N              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.062      ; 1.626      ;
; 1.480 ; RESET_N   ; RAM0_BE0_N             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.062      ; 1.626      ;
; 1.480 ; RESET_N   ; RAM0_BE1_N             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.062      ; 1.626      ;
; 1.482 ; RESET_N   ; CLK[3]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.061      ; 1.627      ;
; 1.482 ; RESET_N   ; CLK[5]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.061      ; 1.627      ;
; 1.482 ; RESET_N   ; CLK[4]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.061      ; 1.627      ;
; 1.482 ; RESET_N   ; CLK[1]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.061      ; 1.627      ;
; 1.482 ; RESET_N   ; CLK[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.061      ; 1.627      ;
; 1.891 ; RESET_N   ; PH_2_RAW               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.419     ; 1.556      ;
; 2.061 ; CPU_RESET ; cpu09:GLBCPU09|nmi_req ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.056      ; 2.201      ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.181 ; 0.019 ; 15.129   ; 0.696   ; 9.196               ;
;  CLK50MHZ        ; 0.181 ; 0.019 ; 15.129   ; 0.696   ; 9.196               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50MHZ        ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HBLANK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VBLANK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK50MHZ                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; COCO_RESET_N            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EE                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OPTRXD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clk                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DE1RXD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+----------+----------+----------+-----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths  ;
+------------+----------+----------+----------+----------+-----------+
; CLK50MHZ   ; CLK50MHZ ; 15       ; 0        ; 0        ; 836154146 ;
+------------+----------+----------+----------+----------+-----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+----------+----------+----------+-----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths  ;
+------------+----------+----------+----------+----------+-----------+
; CLK50MHZ   ; CLK50MHZ ; 15       ; 0        ; 0        ; 836154146 ;
+------------+----------+----------+----------+----------+-----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHZ   ; CLK50MHZ ; 0        ; 0        ; 0        ; 32       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHZ   ; CLK50MHZ ; 0        ; 0        ; 0        ; 32       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 23    ; 23   ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 287   ; 287  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------+
; Clock Status Summary                                              ;
+---------------------------------+----------+------+---------------+
; Target                          ; Clock    ; Type ; Status        ;
+---------------------------------+----------+------+---------------+
; AUD_BCLK                        ;          ; Base ; Unconstrained ;
; AUD_DACLRCK                     ;          ; Base ; Unconstrained ;
; CART_INT_IN_N                   ;          ; Base ; Unconstrained ;
; CLK50MHZ                        ; CLK50MHZ ; Base ; Constrained   ;
; COCO3VIDEO:COCOVID|HSYNC_N      ;          ; Base ; Unconstrained ;
; COCO3VIDEO:COCOVID|VBLANKING    ;          ; Base ; Unconstrained ;
; COCO3VIDEO:COCOVID|VSYNC_N      ;          ; Base ; Unconstrained ;
; COCOKEY:coco_keyboard|KB_CLK[4] ;          ; Base ; Unconstrained ;
; COCO_RESET_N                    ;          ; Base ; Unconstrained ;
; COM2_STATE[2]                   ;          ; Base ; Unconstrained ;
; EE                              ;          ; Base ; Unconstrained ;
; MCLOCK[0]                       ;          ; Base ; Unconstrained ;
; MCLOCK[2]                       ;          ; Base ; Unconstrained ;
; MCLOCK[6]                       ;          ; Base ; Unconstrained ;
; PADDLE_CLK[0]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[1]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[2]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[3]                   ;          ; Base ; Unconstrained ;
; PH_2_RAW                        ;          ; Base ; Unconstrained ;
; TIMER_INT_N                     ;          ; Base ; Unconstrained ;
; UART1_CLK                       ;          ; Base ; Unconstrained ;
; V_SYNC~reg0                     ;          ; Base ; Unconstrained ;
; WF_CLOCK                        ;          ; Base ; Unconstrained ;
; glb6551:RS232|TX_CLK_REG        ;          ; Base ; Unconstrained ;
+---------------------------------+----------+------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; AUD_DACLRCK  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COCO_RESET_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RXD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EE           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTRXD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTTXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PADDLE_MCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; AUD_DACLRCK  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COCO_RESET_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RXD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EE           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTRXD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTTXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PADDLE_MCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sun Aug 08 21:18:34 2021
Info: Command: quartus_sta coco3fpga_dw -c coco3fpga_dw
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_14i1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_m6m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_s6m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'coco3fpga_dw.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(18): RAM0_DATA* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(18): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
    Info (332050): set_input_delay -fall -max -clock CLK50MHZ 10 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(19): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 19
    Info (332050): set_input_delay -fall -min -clock CLK50MHZ 10 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 19
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(20): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 20
    Info (332050): set_output_delay -fall -min -clock CLK50MHZ -0.5 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 20
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(21): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 21
    Info (332050): set_output_delay -fall -max -clock CLK50MHZ -0.5 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 21
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(22): RAM0_ADDRESS* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(22): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM0_ADDRESS*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(23): RAM0_RW* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(23): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
    Info (332050): set_output_delay -fall -clock CLK50MHZ 3 [get_ports RAM0_RW*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(24): RAM0_BE* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(24): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
    Info (332050): set_output_delay -fall -clock CLK50MHZ 3 [get_ports RAM0_BE*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(26): RAM1_DATA* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(26): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
    Info (332050): set_input_delay -fall -clock CLK50MHZ 10 [get_ports RAM1_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(27): RAM1_ADDRESS* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(27): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM1_ADDRESS*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(28): RAM1_RW* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(28): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM1_RW*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(29): RAM1_BE* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(29): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
    Info (332050): set_output_delay -fall -clock CLK50MHZ 4 [get_ports RAM1_BE*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(31): PH_2 could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(31): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports PH_2] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CRES[0] is being clocked by PH_2_RAW
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[4] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|rdptr_g[3] is being clocked by MCLOCK[2]
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|NUM_ROW[2]~5 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: UART1_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_TX:TX|TX_DONE is being clocked by UART1_CLK
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DATA_IN[3] is being clocked by MCLOCK[6]
Warning (332060): Node: WF_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|READY is being clocked by WF_CLOCK
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_rx:rx|READY is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: EE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by EE
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY4_COUNT[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY2_COUNT[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY1_COUNT[0] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY3_COUNT[0] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 CLK50MHZ 
Info (332146): Worst-case recovery slack is 15.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.129               0.000 CLK50MHZ 
Info (332146): Worst-case removal slack is 1.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.497               0.000 CLK50MHZ 
Info (332146): Worst-case minimum pulse width slack is 9.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.541               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CRES[0] is being clocked by PH_2_RAW
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[4] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|rdptr_g[3] is being clocked by MCLOCK[2]
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|NUM_ROW[2]~5 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: UART1_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_TX:TX|TX_DONE is being clocked by UART1_CLK
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DATA_IN[3] is being clocked by MCLOCK[6]
Warning (332060): Node: WF_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|READY is being clocked by WF_CLOCK
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_rx:rx|READY is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: EE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by EE
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY4_COUNT[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY2_COUNT[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY1_COUNT[0] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY3_COUNT[0] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.899               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 CLK50MHZ 
Info (332146): Worst-case recovery slack is 15.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.577               0.000 CLK50MHZ 
Info (332146): Worst-case removal slack is 1.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.353               0.000 CLK50MHZ 
Info (332146): Worst-case minimum pulse width slack is 9.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.481               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CRES[0] is being clocked by PH_2_RAW
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[4] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|rdptr_g[3] is being clocked by MCLOCK[2]
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|NUM_ROW[2]~5 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: UART1_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_TX:TX|TX_DONE is being clocked by UART1_CLK
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DATA_IN[3] is being clocked by MCLOCK[6]
Warning (332060): Node: WF_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|READY is being clocked by WF_CLOCK
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_rx:rx|READY is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: EE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by EE
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY4_COUNT[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY2_COUNT[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY1_COUNT[0] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY3_COUNT[0] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.762               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 CLK50MHZ 
Info (332146): Worst-case recovery slack is 17.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.305               0.000 CLK50MHZ 
Info (332146): Worst-case removal slack is 0.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.696               0.000 CLK50MHZ 
Info (332146): Worst-case minimum pulse width slack is 9.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.196               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 5478 megabytes
    Info: Processing ended: Sun Aug 08 21:19:12 2021
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:31


