#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f958bf0f1e0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f958bf073c0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f958bf21d80_0 .var "a", 0 0;
v0x7f958bf21e10_0 .var "b", 0 0;
v0x7f958bf21ea0_0 .var "c", 0 0;
v0x7f958bf21f30_0 .var "d", 0 0;
v0x7f958bf21fe0_0 .var "e", 0 0;
v0x7f958bf220b0_0 .var/i "mismatch_count", 31 0;
v0x7f958bf22140_0 .net "out", 24 0, L_0x7f958bf249b0;  1 drivers
S_0x7f958bf0f3d0 .scope module, "UUT" "top_module" 2 19, 3 1 0, S_0x7f958bf0f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x7f958bf221f0 .functor XOR 1, v0x7f958bf21d80_0, v0x7f958bf21d80_0, C4<0>, C4<0>;
L_0x7f958bf222e0 .functor NOT 1, L_0x7f958bf221f0, C4<0>, C4<0>, C4<0>;
L_0x7f958bf22390 .functor XOR 1, v0x7f958bf21d80_0, v0x7f958bf21e10_0, C4<0>, C4<0>;
L_0x7f958bf224a0 .functor NOT 1, L_0x7f958bf22390, C4<0>, C4<0>, C4<0>;
L_0x7f958bf22570 .functor XOR 1, v0x7f958bf21d80_0, v0x7f958bf21ea0_0, C4<0>, C4<0>;
L_0x7f958bf22640 .functor NOT 1, L_0x7f958bf22570, C4<0>, C4<0>, C4<0>;
L_0x7f958bf226f0 .functor XOR 1, v0x7f958bf21d80_0, v0x7f958bf21f30_0, C4<0>, C4<0>;
L_0x7f958bf22800 .functor NOT 1, L_0x7f958bf226f0, C4<0>, C4<0>, C4<0>;
L_0x7f958bf228b0 .functor XOR 1, v0x7f958bf21d80_0, v0x7f958bf21fe0_0, C4<0>, C4<0>;
L_0x7f958bf229b0 .functor NOT 1, L_0x7f958bf228b0, C4<0>, C4<0>, C4<0>;
L_0x7f958bf22a20 .functor XOR 1, v0x7f958bf21e10_0, v0x7f958bf21d80_0, C4<0>, C4<0>;
L_0x7f958bf22420 .functor NOT 1, L_0x7f958bf22a20, C4<0>, C4<0>, C4<0>;
L_0x7f958bf22c30 .functor XOR 1, v0x7f958bf21e10_0, v0x7f958bf21e10_0, C4<0>, C4<0>;
L_0x7f958bf22db0 .functor NOT 1, L_0x7f958bf22c30, C4<0>, C4<0>, C4<0>;
L_0x7f958bf22e20 .functor XOR 1, v0x7f958bf21e10_0, v0x7f958bf21ea0_0, C4<0>, C4<0>;
L_0x7f958bf22d40 .functor NOT 1, L_0x7f958bf22e20, C4<0>, C4<0>, C4<0>;
L_0x7f958bf22f50 .functor XOR 1, v0x7f958bf21e10_0, v0x7f958bf21f30_0, C4<0>, C4<0>;
L_0x7f958bf23070 .functor NOT 1, L_0x7f958bf22f50, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23100 .functor XOR 1, v0x7f958bf21e10_0, v0x7f958bf21fe0_0, C4<0>, C4<0>;
L_0x7f958bf22cc0 .functor NOT 1, L_0x7f958bf23100, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23310 .functor XOR 1, v0x7f958bf21ea0_0, v0x7f958bf21d80_0, C4<0>, C4<0>;
L_0x7f958bf234b0 .functor NOT 1, L_0x7f958bf23310, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23270 .functor XOR 1, v0x7f958bf21ea0_0, v0x7f958bf21e10_0, C4<0>, C4<0>;
L_0x7f958bf235e0 .functor NOT 1, L_0x7f958bf23270, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23440 .functor XOR 1, v0x7f958bf21ea0_0, v0x7f958bf21ea0_0, C4<0>, C4<0>;
L_0x7f958bf23760 .functor NOT 1, L_0x7f958bf23440, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23560 .functor XOR 1, v0x7f958bf21ea0_0, v0x7f958bf21f30_0, C4<0>, C4<0>;
L_0x7f958bf239f0 .functor NOT 1, L_0x7f958bf23560, C4<0>, C4<0>, C4<0>;
L_0x7f958bf236d0 .functor XOR 1, v0x7f958bf21ea0_0, v0x7f958bf21fe0_0, C4<0>, C4<0>;
L_0x7f958bf23bd0 .functor NOT 1, L_0x7f958bf236d0, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23910 .functor XOR 1, v0x7f958bf21f30_0, v0x7f958bf21d80_0, C4<0>, C4<0>;
L_0x7f958bf23d40 .functor NOT 1, L_0x7f958bf23910, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23b20 .functor XOR 1, v0x7f958bf21f30_0, v0x7f958bf21e10_0, C4<0>, C4<0>;
L_0x7f958bf23c40 .functor NOT 1, L_0x7f958bf23b20, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23ec0 .functor XOR 1, v0x7f958bf21f30_0, v0x7f958bf21ea0_0, C4<0>, C4<0>;
L_0x7f958bf23db0 .functor NOT 1, L_0x7f958bf23ec0, C4<0>, C4<0>, C4<0>;
L_0x7f958bf24050 .functor XOR 1, v0x7f958bf21f30_0, v0x7f958bf21f30_0, C4<0>, C4<0>;
L_0x7f958bf23f30 .functor NOT 1, L_0x7f958bf24050, C4<0>, C4<0>, C4<0>;
L_0x7f958bf23380 .functor XOR 1, v0x7f958bf21f30_0, v0x7f958bf21fe0_0, C4<0>, C4<0>;
L_0x7f958bf23fc0 .functor NOT 1, L_0x7f958bf23380, C4<0>, C4<0>, C4<0>;
L_0x7f958bf24340 .functor XOR 1, v0x7f958bf21fe0_0, v0x7f958bf21d80_0, C4<0>, C4<0>;
L_0x7f958bf241c0 .functor NOT 1, L_0x7f958bf24340, C4<0>, C4<0>, C4<0>;
L_0x7f958bf24290 .functor XOR 1, v0x7f958bf21fe0_0, v0x7f958bf21e10_0, C4<0>, C4<0>;
L_0x7f958bf243d0 .functor NOT 1, L_0x7f958bf24290, C4<0>, C4<0>, C4<0>;
L_0x7f958bf244a0 .functor XOR 1, v0x7f958bf21fe0_0, v0x7f958bf21ea0_0, C4<0>, C4<0>;
L_0x7f958bf24540 .functor NOT 1, L_0x7f958bf244a0, C4<0>, C4<0>, C4<0>;
L_0x7f958bf245d0 .functor XOR 1, v0x7f958bf21fe0_0, v0x7f958bf21f30_0, C4<0>, C4<0>;
L_0x7f958bf24940 .functor NOT 1, L_0x7f958bf245d0, C4<0>, C4<0>, C4<0>;
L_0x7f958bf25060 .functor XOR 1, v0x7f958bf21fe0_0, v0x7f958bf21fe0_0, C4<0>, C4<0>;
L_0x7f958bf247c0 .functor NOT 1, L_0x7f958bf25060, C4<0>, C4<0>, C4<0>;
v0x7f958bf0f5d0_0 .net *"_ivl_10", 0 0, L_0x7f958bf224a0;  1 drivers
v0x7f958bf1f520_0 .net *"_ivl_100", 0 0, L_0x7f958bf23c40;  1 drivers
v0x7f958bf1f5c0_0 .net *"_ivl_104", 0 0, L_0x7f958bf23ec0;  1 drivers
v0x7f958bf1f670_0 .net *"_ivl_106", 0 0, L_0x7f958bf23db0;  1 drivers
v0x7f958bf1f720_0 .net *"_ivl_110", 0 0, L_0x7f958bf24050;  1 drivers
v0x7f958bf1f810_0 .net *"_ivl_112", 0 0, L_0x7f958bf23f30;  1 drivers
v0x7f958bf1f8c0_0 .net *"_ivl_116", 0 0, L_0x7f958bf23380;  1 drivers
v0x7f958bf1f970_0 .net *"_ivl_118", 0 0, L_0x7f958bf23fc0;  1 drivers
v0x7f958bf1fa20_0 .net *"_ivl_122", 0 0, L_0x7f958bf24340;  1 drivers
v0x7f958bf1fb30_0 .net *"_ivl_124", 0 0, L_0x7f958bf241c0;  1 drivers
v0x7f958bf1fbe0_0 .net *"_ivl_128", 0 0, L_0x7f958bf24290;  1 drivers
v0x7f958bf1fc90_0 .net *"_ivl_130", 0 0, L_0x7f958bf243d0;  1 drivers
v0x7f958bf1fd40_0 .net *"_ivl_134", 0 0, L_0x7f958bf244a0;  1 drivers
v0x7f958bf1fdf0_0 .net *"_ivl_136", 0 0, L_0x7f958bf24540;  1 drivers
v0x7f958bf1fea0_0 .net *"_ivl_14", 0 0, L_0x7f958bf22570;  1 drivers
v0x7f958bf1ff50_0 .net *"_ivl_140", 0 0, L_0x7f958bf245d0;  1 drivers
v0x7f958bf20000_0 .net *"_ivl_142", 0 0, L_0x7f958bf24940;  1 drivers
v0x7f958bf20190_0 .net *"_ivl_147", 0 0, L_0x7f958bf25060;  1 drivers
v0x7f958bf20220_0 .net *"_ivl_149", 0 0, L_0x7f958bf247c0;  1 drivers
v0x7f958bf202d0_0 .net *"_ivl_16", 0 0, L_0x7f958bf22640;  1 drivers
v0x7f958bf20380_0 .net *"_ivl_2", 0 0, L_0x7f958bf221f0;  1 drivers
v0x7f958bf20430_0 .net *"_ivl_20", 0 0, L_0x7f958bf226f0;  1 drivers
v0x7f958bf204e0_0 .net *"_ivl_22", 0 0, L_0x7f958bf22800;  1 drivers
v0x7f958bf20590_0 .net *"_ivl_26", 0 0, L_0x7f958bf228b0;  1 drivers
v0x7f958bf20640_0 .net *"_ivl_28", 0 0, L_0x7f958bf229b0;  1 drivers
v0x7f958bf206f0_0 .net *"_ivl_32", 0 0, L_0x7f958bf22a20;  1 drivers
v0x7f958bf207a0_0 .net *"_ivl_34", 0 0, L_0x7f958bf22420;  1 drivers
v0x7f958bf20850_0 .net *"_ivl_38", 0 0, L_0x7f958bf22c30;  1 drivers
v0x7f958bf20900_0 .net *"_ivl_4", 0 0, L_0x7f958bf222e0;  1 drivers
v0x7f958bf209b0_0 .net *"_ivl_40", 0 0, L_0x7f958bf22db0;  1 drivers
v0x7f958bf20a60_0 .net *"_ivl_44", 0 0, L_0x7f958bf22e20;  1 drivers
v0x7f958bf20b10_0 .net *"_ivl_46", 0 0, L_0x7f958bf22d40;  1 drivers
v0x7f958bf20bc0_0 .net *"_ivl_50", 0 0, L_0x7f958bf22f50;  1 drivers
v0x7f958bf200b0_0 .net *"_ivl_52", 0 0, L_0x7f958bf23070;  1 drivers
v0x7f958bf20e50_0 .net *"_ivl_56", 0 0, L_0x7f958bf23100;  1 drivers
v0x7f958bf20ee0_0 .net *"_ivl_58", 0 0, L_0x7f958bf22cc0;  1 drivers
v0x7f958bf20f80_0 .net *"_ivl_62", 0 0, L_0x7f958bf23310;  1 drivers
v0x7f958bf21030_0 .net *"_ivl_64", 0 0, L_0x7f958bf234b0;  1 drivers
v0x7f958bf210e0_0 .net *"_ivl_68", 0 0, L_0x7f958bf23270;  1 drivers
v0x7f958bf21190_0 .net *"_ivl_70", 0 0, L_0x7f958bf235e0;  1 drivers
v0x7f958bf21240_0 .net *"_ivl_74", 0 0, L_0x7f958bf23440;  1 drivers
v0x7f958bf212f0_0 .net *"_ivl_76", 0 0, L_0x7f958bf23760;  1 drivers
v0x7f958bf213a0_0 .net *"_ivl_8", 0 0, L_0x7f958bf22390;  1 drivers
v0x7f958bf21450_0 .net *"_ivl_80", 0 0, L_0x7f958bf23560;  1 drivers
v0x7f958bf21500_0 .net *"_ivl_82", 0 0, L_0x7f958bf239f0;  1 drivers
v0x7f958bf215b0_0 .net *"_ivl_86", 0 0, L_0x7f958bf236d0;  1 drivers
v0x7f958bf21660_0 .net *"_ivl_88", 0 0, L_0x7f958bf23bd0;  1 drivers
v0x7f958bf21710_0 .net *"_ivl_92", 0 0, L_0x7f958bf23910;  1 drivers
v0x7f958bf217c0_0 .net *"_ivl_94", 0 0, L_0x7f958bf23d40;  1 drivers
v0x7f958bf21870_0 .net *"_ivl_98", 0 0, L_0x7f958bf23b20;  1 drivers
v0x7f958bf21920_0 .net "a", 0 0, v0x7f958bf21d80_0;  1 drivers
v0x7f958bf219c0_0 .net "b", 0 0, v0x7f958bf21e10_0;  1 drivers
v0x7f958bf21a60_0 .net "c", 0 0, v0x7f958bf21ea0_0;  1 drivers
v0x7f958bf21b00_0 .net "d", 0 0, v0x7f958bf21f30_0;  1 drivers
v0x7f958bf21ba0_0 .net "e", 0 0, v0x7f958bf21fe0_0;  1 drivers
v0x7f958bf21c40_0 .net "out", 24 0, L_0x7f958bf249b0;  alias, 1 drivers
LS_0x7f958bf249b0_0_0 .concat8 [ 1 1 1 1], L_0x7f958bf247c0, L_0x7f958bf24940, L_0x7f958bf24540, L_0x7f958bf243d0;
LS_0x7f958bf249b0_0_4 .concat8 [ 1 1 1 1], L_0x7f958bf241c0, L_0x7f958bf23fc0, L_0x7f958bf23f30, L_0x7f958bf23db0;
LS_0x7f958bf249b0_0_8 .concat8 [ 1 1 1 1], L_0x7f958bf23c40, L_0x7f958bf23d40, L_0x7f958bf23bd0, L_0x7f958bf239f0;
LS_0x7f958bf249b0_0_12 .concat8 [ 1 1 1 1], L_0x7f958bf23760, L_0x7f958bf235e0, L_0x7f958bf234b0, L_0x7f958bf22cc0;
LS_0x7f958bf249b0_0_16 .concat8 [ 1 1 1 1], L_0x7f958bf23070, L_0x7f958bf22d40, L_0x7f958bf22db0, L_0x7f958bf22420;
LS_0x7f958bf249b0_0_20 .concat8 [ 1 1 1 1], L_0x7f958bf229b0, L_0x7f958bf22800, L_0x7f958bf22640, L_0x7f958bf224a0;
LS_0x7f958bf249b0_0_24 .concat8 [ 1 0 0 0], L_0x7f958bf222e0;
LS_0x7f958bf249b0_1_0 .concat8 [ 4 4 4 4], LS_0x7f958bf249b0_0_0, LS_0x7f958bf249b0_0_4, LS_0x7f958bf249b0_0_8, LS_0x7f958bf249b0_0_12;
LS_0x7f958bf249b0_1_4 .concat8 [ 4 4 1 0], LS_0x7f958bf249b0_0_16, LS_0x7f958bf249b0_0_20, LS_0x7f958bf249b0_0_24;
L_0x7f958bf249b0 .concat8 [ 16 9 0 0], LS_0x7f958bf249b0_1_0, LS_0x7f958bf249b0_1_4;
    .scope S_0x7f958bf0f1e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21fe0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f958bf22140_0;
    %pushi/vec4 29201275, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 28 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, v0x7f958bf22140_0, 25'b1101111011001001101111011 {0 0 0};
    %load/vec4 v0x7f958bf220b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 33 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21fe0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f958bf22140_0;
    %pushi/vec4 32472001, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 40 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, v0x7f958bf22140_0, 25'b1111011110111101111000001 {0 0 0};
    %load/vec4 v0x7f958bf220b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 45 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21fe0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f958bf22140_0;
    %pushi/vec4 23386825, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 52 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b0, 1'b0, 1'b1, v0x7f958bf22140_0, 25'b1011001001101101011001001 {0 0 0};
    %load/vec4 v0x7f958bf220b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 57 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21fe0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f958bf22140_0;
    %pushi/vec4 30306403, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 64 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, v0x7f958bf22140_0, 25'b1110011100111000001100011 {0 0 0};
    %load/vec4 v0x7f958bf220b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 69 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21fe0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f958bf22140_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 76 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, v0x7f958bf22140_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7f958bf220b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 81 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21fe0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f958bf22140_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 88 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, v0x7f958bf22140_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7f958bf220b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 93 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21fe0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f958bf22140_0;
    %pushi/vec4 28120901, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 100 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b1, 1'b0, 1'b1, v0x7f958bf22140_0, 25'b1101011010001011101000101 {0 0 0};
    %load/vec4 v0x7f958bf220b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f958bf21f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f958bf21fe0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f958bf22140_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 112 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, 1'b1, 1'b0, v0x7f958bf22140_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7f958bf220b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f958bf220b0_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 117 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %load/vec4 v0x7f958bf220b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 121 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 123 "$display", "%0d mismatches out of %0d total tests.", v0x7f958bf220b0_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.17 ;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Vector5_0_tb.v";
    "Zero-shot/modules/Vector5.v";
