vunit formal_vld_rdy(vld_rdy(rtl)) { 
   -----------------------------------------------------------------
   -- Assumptions
   -----------------------------------------------------------------
	default clock is rising_edge(clk);

  -----------------------------------------------------------------
   -- Assertions
   -----------------------------------------------------------------
  stable_output : assert always not rst and vld and not rdy -> next vld and stable(data);

	-----------------------------------------------------------------
	-- Cover
  -----------------------------------------------------------------
}