<!-- set: ai sw=1 ts=1 sta et -->
<pb_type name="PIO" capacity="2" xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- SB_IO inputs   -->
 <output name="D_IN" num_pins="2"/>

 <!-- SB_IO outputs -->
 <input  name="D_OUT" num_pins="2"/>

 <!-- Control signals -->
 <input  name="OUT_ENB" num_pins="1"/>

 <input  name="CEN"     num_pins="1"/>
 <clock  name="INCLK"   num_pins="1"/>
 <clock  name="OUTCLK"  num_pins="1"/>
 <input  name="LATCH"   num_pins="1"/>

 <output name="PACKAGE_PIN" num_pins="1"/>

 <!-- IO operating as an output -->
 <mode name="PAD_IS_OUTPUT">
  <pb_type name="PAD" num_pb="1">
   <input name="D_OUT" num_pins="2"/>
   <pb_type name="output" blif_model=".output" num_pb="1">
    <input name="outpad" num_pins="1"/>
    <metadata>
     <meta name="type">bel</meta>
     <meta name="subtype">output</meta>
    </metadata>
   </pb_type>
   <interconnect>
    <mux name="D_OUT" input="PAD.D_OUT[0]" output="output.outpad"/>
   </interconnect>
   <metadata>
    <meta name="type">block</meta>
    <meta name="subtype">ignore</meta>
   </metadata>
  </pb_type>

  <interconnect>
   <!-- SB_IO outputs -->
   <direct>
     <port type="input" name="D_OUT[0]"/>
     <port type="output" name="D_OUT[0]" from="PAD" />
     <metadata>
       <meta name="fasm_mux">
	 PIO.D_OUT[0] = SimpleOutput
       </meta>
     </metadata>
   </direct>
   <direct>
     <port type="input" name="D_OUT[1]"/>
     <port type="output" name="D_OUT[1]" from="PAD" />
     <metadata>
       <meta name="fasm_mux">
	 PIO.D_OUT[1] = SimpleOutput
       </meta>
     </metadata>
   </direct>
  </interconnect>
 </mode>

 <!-- IO operating as an input -->
 <mode name="PAD_IS_INPUT">
  <pb_type name="PAD" num_pb="1">
   <output name="D_IN" num_pins="2"/>
   <output name="PIN"  num_pins="1"/>
   <pb_type name="input" blif_model=".input" num_pb="1">
    <output name="inpad" num_pins="1"/>
    <metadata>
     <meta name="type">bel</meta>
     <meta name="subtype">input</meta>
    </metadata>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="inpad" from="input" /><port type="output" name="D_IN[0]" from="PAD" /></direct>
    <direct><port type="input" name="inpad" from="input" /><port type="output" name="PIN" from="PAD" /></direct>
   </interconnect>
   <metadata>
    <meta name="type">block</meta>
    <meta name="subtype">ignore</meta>
   </metadata>
  </pb_type>

  <interconnect>
   <!-- SB_IO inputs -->
   <direct>
     <port type="input" name="D_IN[0]" from="PAD" />
     <port type="output" name="D_IN[0]"/>
     <metadata>
       <meta name="fasm_mux">
	 PAD[0].D_IN[0] = SimpleInput
       </meta>
     </metadata>
   </direct>
   <direct>
     <port type="input" name="D_IN[1]" from="PAD" />
     <port type="output" name="D_IN[1]"/>
     <metadata>
       <meta name="fasm_mux">
	PAD[0].D_IN[1] = SimpleInput
       </meta>
     </metadata>
   </direct>
   <direct><port type="input" name="PIN" from="PAD" /><port type="output" name="PACKAGE_PIN"/></direct>
  </interconnect>

 </mode>

 <pinlocations pattern="custom">
  <loc side="right" xoffset="0" yoffset="0">
   PIO.D_IN
   PIO.D_OUT
   PIO.OUT_ENB
   PIO.CEN
   PIO.INCLK
   PIO.OUTCLK
   PIO.LATCH
   PIO.PACKAGE_PIN
  </loc>
 </pinlocations>
 <fc in_type="frac" in_val="1.0" out_type="frac" out_val="1.0" />
 <metadata>
  <meta name="type">block</meta>
  <meta name="subtype">tile</meta>
 </metadata>
</pb_type>
