$date
	Sat Oct 22 18:53:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1028549
b1110 !
1"
#1028550
b1110 &
b1110 %
1$
#1028551
0"
#1028554
b111 &
b111 %
#1028558
b10110 &
b10110 %
#1028562
b1011 &
b1011 %
#1028566
b100010 &
b100010 %
#1028570
b10001 &
b10001 %
#1028574
b110100 &
b110100 %
#1028578
b11010 &
b11010 %
#1028582
b1101 &
b1101 %
#1028586
b101000 &
b101000 %
#1028590
b10100 &
b10100 %
#1028594
b1010 &
b1010 %
#1028598
b101 &
b101 %
#1028602
b10000 &
b10000 %
#1028606
b1000 &
b1000 %
#1028610
b100 &
b100 %
#1028614
b10 &
b10 %
#1028618
b1 &
b1 %
1#
#1028622
b0 &
0#
b0 %
0$
#2075087
b1100 !
1"
#2075090
b1100 &
b1100 %
1$
#2075091
0"
#2075094
b110 &
b110 %
#2075098
b11 &
b11 %
#2075102
b1010 &
b1010 %
#2075106
b101 &
b101 %
#2075110
b10000 &
b10000 %
#2075114
b1000 &
b1000 %
#2075118
b100 &
b100 %
#2075122
b10 &
b10 %
#2075126
b1 &
1#
b1 %
#2075130
b0 &
b0 %
0#
0$
#3049879
b1010 !
1"
#3049882
b1010 &
b1010 %
1$
#3049883
0"
#3049886
b101 &
b101 %
#3049890
b10000 &
b10000 %
#3049894
b1000 &
b1000 %
#3049898
b100 &
b100 %
#3049902
b10 &
b10 %
#3049906
b1 &
b1 %
1#
#3049910
b0 &
0#
b0 %
0$
#4500012
