Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 15 20:15:10 2022
| Host         : MihaiPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vgaDriver_control_sets_placed.rpt
| Design       : vgaDriver
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |              35 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           16 |
| Yes          | No                    | Yes                    |              35 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+--------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------+------------------+------------------+----------------+--------------+
|  clk50              |               |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      |               |                  |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG | videoOn       | rst_IBUF         |                1 |              3 |         3.00 |
|  clk25_reg_n_0_BUFG |               |                  |                4 |              7 |         1.75 |
|  clk25_reg_n_0_BUFG | vPos          | rst_IBUF         |                6 |             32 |         5.33 |
|  clk25_reg_n_0_BUFG | x[0]_i_1_n_0  |                  |                8 |             32 |         4.00 |
|  clk25_reg_n_0_BUFG | y             |                  |                8 |             32 |         4.00 |
|  clk25_reg_n_0_BUFG |               | rst_IBUF         |                9 |             35 |         3.89 |
+---------------------+---------------+------------------+------------------+----------------+--------------+


