<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN"
   "http://www.w3.org/TR/html4/strict.dtd">
<!--
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
-->
<html>
<head>
  <title></title>
  <meta http-equiv="content-type" content="text/html; charset=None">
  <style type="text/css">
/*
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
*/
td.linenos { background-color: #f0f0f0; padding-right: 10px; }
span.lineno { background-color: #f0f0f0; padding: 0 5px 0 5px; }
pre { line-height: 125%; }
body .hll { background-color: #ffffcc }
body  { background: #f8f8f8; }
body .c { color: #408080; font-style: italic } /* Comment */
body .err { border: 1px solid #FF0000 } /* Error */
body .k { color: #008000; font-weight: bold } /* Keyword */
body .o { color: #666666 } /* Operator */
body .ch { color: #408080; font-style: italic } /* Comment.Hashbang */
body .cm { color: #408080; font-style: italic } /* Comment.Multiline */
body .cp { color: #BC7A00 } /* Comment.Preproc */
body .cpf { color: #408080; font-style: italic } /* Comment.PreprocFile */
body .c1 { color: #408080; font-style: italic } /* Comment.Single */
body .cs { color: #408080; font-style: italic } /* Comment.Special */
body .gd { color: #A00000 } /* Generic.Deleted */
body .ge { font-style: italic } /* Generic.Emph */
body .gr { color: #FF0000 } /* Generic.Error */
body .gh { color: #000080; font-weight: bold } /* Generic.Heading */
body .gi { color: #00A000 } /* Generic.Inserted */
body .go { color: #888888 } /* Generic.Output */
body .gp { color: #000080; font-weight: bold } /* Generic.Prompt */
body .gs { font-weight: bold } /* Generic.Strong */
body .gu { color: #800080; font-weight: bold } /* Generic.Subheading */
body .gt { color: #0044DD } /* Generic.Traceback */
body .kc { color: #008000; font-weight: bold } /* Keyword.Constant */
body .kd { color: #008000; font-weight: bold } /* Keyword.Declaration */
body .kn { color: #008000; font-weight: bold } /* Keyword.Namespace */
body .kp { color: #008000 } /* Keyword.Pseudo */
body .kr { color: #008000; font-weight: bold } /* Keyword.Reserved */
body .kt { color: #B00040 } /* Keyword.Type */
body .m { color: #666666 } /* Literal.Number */
body .s { color: #BA2121 } /* Literal.String */
body .na { color: #7D9029 } /* Name.Attribute */
body .nb { color: #008000 } /* Name.Builtin */
body .nc { color: #0000FF; font-weight: bold } /* Name.Class */
body .no { color: #880000 } /* Name.Constant */
body .nd { color: #AA22FF } /* Name.Decorator */
body .ni { color: #999999; font-weight: bold } /* Name.Entity */
body .ne { color: #D2413A; font-weight: bold } /* Name.Exception */
body .nf { color: #0000FF } /* Name.Function */
body .nl { color: #A0A000 } /* Name.Label */
body .nn { color: #0000FF; font-weight: bold } /* Name.Namespace */
body .nt { color: #008000; font-weight: bold } /* Name.Tag */
body .nv { color: #19177C } /* Name.Variable */
body .ow { color: #AA22FF; font-weight: bold } /* Operator.Word */
body .w { color: #bbbbbb } /* Text.Whitespace */
body .mb { color: #666666 } /* Literal.Number.Bin */
body .mf { color: #666666 } /* Literal.Number.Float */
body .mh { color: #666666 } /* Literal.Number.Hex */
body .mi { color: #666666 } /* Literal.Number.Integer */
body .mo { color: #666666 } /* Literal.Number.Oct */
body .sa { color: #BA2121 } /* Literal.String.Affix */
body .sb { color: #BA2121 } /* Literal.String.Backtick */
body .sc { color: #BA2121 } /* Literal.String.Char */
body .dl { color: #BA2121 } /* Literal.String.Delimiter */
body .sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */
body .s2 { color: #BA2121 } /* Literal.String.Double */
body .se { color: #BB6622; font-weight: bold } /* Literal.String.Escape */
body .sh { color: #BA2121 } /* Literal.String.Heredoc */
body .si { color: #BB6688; font-weight: bold } /* Literal.String.Interpol */
body .sx { color: #008000 } /* Literal.String.Other */
body .sr { color: #BB6688 } /* Literal.String.Regex */
body .s1 { color: #BA2121 } /* Literal.String.Single */
body .ss { color: #19177C } /* Literal.String.Symbol */
body .bp { color: #008000 } /* Name.Builtin.Pseudo */
body .fm { color: #0000FF } /* Name.Function.Magic */
body .vc { color: #19177C } /* Name.Variable.Class */
body .vg { color: #19177C } /* Name.Variable.Global */
body .vi { color: #19177C } /* Name.Variable.Instance */
body .vm { color: #19177C } /* Name.Variable.Magic */
body .il { color: #666666 } /* Literal.Number.Integer.Long */

  </style>
</head>
<body>
<h2></h2>

<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a>
<a href="#l-501">501</a>
<a href="#l-502">502</a>
<a href="#l-503">503</a>
<a href="#l-504">504</a>
<a href="#l-505">505</a>
<a href="#l-506">506</a>
<a href="#l-507">507</a>
<a href="#l-508">508</a>
<a href="#l-509">509</a>
<a href="#l-510">510</a>
<a href="#l-511">511</a>
<a href="#l-512">512</a></pre></div></td><td class="code"><div class="highlight"><span class="filename">third_party/cores/swerv/design/pic_ctrl.sv</span><pre><span></span><a name="l-1"></a><span class="c1">//********************************************************************************</span>
<a name="l-2"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-3"></a><span class="c1">// Copyright 2019 Western Digital Corporation or its affiliates.</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-6"></a><span class="c1">// you may not use this file except in compliance with the License.</span>
<a name="l-7"></a><span class="c1">// You may obtain a copy of the License at</span>
<a name="l-8"></a><span class="c1">//</span>
<a name="l-9"></a><span class="c1">// http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Unless required by applicable law or agreed to in writing, software</span>
<a name="l-12"></a><span class="c1">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-13"></a><span class="c1">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-14"></a><span class="c1">// See the License for the specific language governing permissions and</span>
<a name="l-15"></a><span class="c1">// limitations under the License.</span>
<a name="l-16"></a><span class="c1">//********************************************************************************</span>
<a name="l-17"></a>
<a name="l-18"></a><span class="c1">//********************************************************************************</span>
<a name="l-19"></a><span class="c1">// Function: Programmable Interrupt Controller </span>
<a name="l-20"></a><span class="c1">// Comments: </span>
<a name="l-21"></a><span class="c1">//********************************************************************************</span>
<a name="l-22"></a>
<a name="l-23"></a><span class="k">module</span> <span class="n">pic_ctrl</span>
<a name="l-24"></a>                  <span class="p">(</span>
<a name="l-25"></a>
<a name="l-26"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">clk</span><span class="p">,</span>                  <span class="c1">// Core clock</span>
<a name="l-27"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">free_clk</span><span class="p">,</span>             <span class="c1">// free clock</span>
<a name="l-28"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">active_clk</span><span class="p">,</span>           <span class="c1">// active clock</span>
<a name="l-29"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">rst_l</span><span class="p">,</span>                <span class="c1">// Reset for all flops</span>
<a name="l-30"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">clk_override</span><span class="p">,</span>         <span class="c1">// Clock over-ride for gating</span>
<a name="l-31"></a>                     <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_PIC_TOTAL_INT_PLUS1</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">extintsrc_req</span><span class="p">,</span>        <span class="c1">// Interrupt requests</span>
<a name="l-32"></a>                     <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">picm_addr</span><span class="p">,</span>            <span class="c1">// Address of the register</span>
<a name="l-33"></a>                     <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">picm_wr_data</span><span class="p">,</span>         <span class="c1">// Data to be written to the register</span>
<a name="l-34"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">picm_wren</span><span class="p">,</span>            <span class="c1">// Write enable to the register</span>
<a name="l-35"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">picm_rden</span><span class="p">,</span>            <span class="c1">// Read enable for the register</span>
<a name="l-36"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">picm_mken</span><span class="p">,</span>            <span class="c1">// Read the Mask for the register</span>
<a name="l-37"></a>                     <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">meicurpl</span><span class="p">,</span>             <span class="c1">// Current Priority Level</span>
<a name="l-38"></a>                     <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">meipt</span><span class="p">,</span>                <span class="c1">// Current Priority Threshold</span>
<a name="l-39"></a>
<a name="l-40"></a>                     <span class="k">output</span> <span class="k">logic</span>                   <span class="n">mexintpend</span><span class="p">,</span>           <span class="c1">// External Inerrupt request to the core</span>
<a name="l-41"></a>                     <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">claimid</span><span class="p">,</span>              <span class="c1">// Claim Id of the requested interrupt</span>
<a name="l-42"></a>                     <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">pl</span><span class="p">,</span>                   <span class="c1">// Priority level of the requested interrupt</span>
<a name="l-43"></a>                     <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">picm_rd_data</span><span class="p">,</span>         <span class="c1">// Read data of the register</span>
<a name="l-44"></a>                     <span class="k">output</span> <span class="k">logic</span>                   <span class="n">mhwakeup</span><span class="p">,</span>             <span class="c1">// Wake-up interrupt request</span>
<a name="l-45"></a>                     <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">scan_mode</span>             <span class="c1">// scan mode</span>
<a name="l-46"></a>                                     
<a name="l-47"></a><span class="p">);</span>
<a name="l-48"></a><span class="no">`include</span> <span class="s">&quot;global.h&quot;</span>
<a name="l-49"></a>   
<a name="l-50"></a><span class="k">localparam</span> <span class="no">NUM_LEVELS</span>            <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span><span class="no">TOTAL_INT</span><span class="p">);</span>
<a name="l-51"></a><span class="k">localparam</span> <span class="no">INTPRIORITY_BASE_ADDR</span> <span class="o">=</span> <span class="no">`RV_PIC_BASE_ADDR</span> <span class="p">;</span>
<a name="l-52"></a><span class="k">localparam</span> <span class="no">INTPEND_BASE_ADDR</span>     <span class="o">=</span> <span class="no">`RV_PIC_BASE_ADDR</span> <span class="o">+</span> <span class="mh">32&#39;h00001000</span> <span class="p">;</span>
<a name="l-53"></a><span class="k">localparam</span> <span class="no">INTENABLE_BASE_ADDR</span>   <span class="o">=</span> <span class="no">`RV_PIC_BASE_ADDR</span> <span class="o">+</span> <span class="mh">32&#39;h00002000</span> <span class="p">;</span>
<a name="l-54"></a><span class="k">localparam</span> <span class="no">EXT_INTR_PIC_CONFIG</span>   <span class="o">=</span> <span class="no">`RV_PIC_BASE_ADDR</span> <span class="o">+</span> <span class="mh">32&#39;h00003000</span> <span class="p">;</span>
<a name="l-55"></a><span class="k">localparam</span> <span class="no">EXT_INTR_GW_CONFIG</span>    <span class="o">=</span> <span class="no">`RV_PIC_BASE_ADDR</span> <span class="o">+</span> <span class="mh">32&#39;h00004000</span> <span class="p">;</span>
<a name="l-56"></a><span class="k">localparam</span> <span class="no">EXT_INTR_GW_CLEAR</span>     <span class="o">=</span> <span class="no">`RV_PIC_BASE_ADDR</span> <span class="o">+</span> <span class="mh">32&#39;h00005000</span> <span class="p">;</span>
<a name="l-57"></a>
<a name="l-58"></a>   
<a name="l-59"></a><span class="k">localparam</span> <span class="no">INTPEND_SIZE</span>          <span class="o">=</span> <span class="p">(</span><span class="no">TOTAL_INT</span> <span class="o">&lt;</span> <span class="mh">32</span><span class="p">)</span>  <span class="o">?</span> <span class="mh">32</span>  <span class="o">:</span> 
<a name="l-60"></a>                                   <span class="p">(</span><span class="no">TOTAL_INT</span> <span class="o">&lt;</span> <span class="mh">64</span><span class="p">)</span>  <span class="o">?</span> <span class="mh">64</span>  <span class="o">:</span>
<a name="l-61"></a>                                   <span class="p">(</span><span class="no">TOTAL_INT</span> <span class="o">&lt;</span> <span class="mh">128</span><span class="p">)</span> <span class="o">?</span> <span class="mh">128</span> <span class="o">:</span>
<a name="l-62"></a>                                   <span class="p">(</span><span class="no">TOTAL_INT</span> <span class="o">&lt;</span> <span class="mh">256</span><span class="p">)</span> <span class="o">?</span> <span class="mh">256</span> <span class="o">:</span>  
<a name="l-63"></a>                                   <span class="p">(</span><span class="no">TOTAL_INT</span> <span class="o">&lt;</span> <span class="mh">512</span><span class="p">)</span> <span class="o">?</span> <span class="mh">512</span> <span class="o">:</span>  <span class="mh">1024</span> <span class="p">;</span>
<a name="l-64"></a>
<a name="l-65"></a><span class="k">localparam</span> <span class="no">INT_GRPS</span>              <span class="o">=</span>   <span class="no">INTPEND_SIZE</span> <span class="o">/</span> <span class="mh">32</span> <span class="p">;</span>
<a name="l-66"></a><span class="k">localparam</span> <span class="no">INTPRIORITY_BITS</span>      <span class="o">=</span>  <span class="mh">4</span> <span class="p">;</span>
<a name="l-67"></a><span class="k">localparam</span> <span class="no">ID_BITS</span>               <span class="o">=</span>  <span class="mh">8</span> <span class="p">;</span>
<a name="l-68"></a><span class="k">localparam</span> <span class="k">int</span> <span class="no">GW_CONFIG</span><span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span><span class="mh">0</span><span class="p">}</span> <span class="p">;</span>  
<a name="l-69"></a>
<a name="l-70"></a><span class="k">logic</span>  <span class="n">addr_intpend_base_match</span><span class="p">;</span> 
<a name="l-71"></a><span class="k">logic</span>  <span class="n">addr_intenable_base_match</span><span class="p">;</span> 
<a name="l-72"></a><span class="k">logic</span>  <span class="n">addr_intpriority_base_match</span><span class="p">;</span> 
<a name="l-73"></a><span class="k">logic</span>  <span class="n">addr_config_pic_match</span> <span class="p">;</span>
<a name="l-74"></a><span class="k">logic</span>  <span class="n">addr_config_gw_base_match</span> <span class="p">;</span>
<a name="l-75"></a><span class="k">logic</span>  <span class="n">addr_clear_gw_base_match</span> <span class="p">;</span>
<a name="l-76"></a><span class="k">logic</span>  <span class="n">mexintpend_in</span><span class="p">;</span>
<a name="l-77"></a><span class="k">logic</span>  <span class="n">mhwakeup_in</span> <span class="p">;</span>
<a name="l-78"></a><span class="k">logic</span>  <span class="n">intpend_reg_read</span> <span class="p">;</span>
<a name="l-79"></a>
<a name="l-80"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                 <span class="n">picm_rd_data_in</span><span class="p">,</span> <span class="n">intpend_rd_out</span><span class="p">;</span>
<a name="l-81"></a><span class="k">logic</span>                                        <span class="n">intenable_rd_out</span> <span class="p">;</span>
<a name="l-82"></a><span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">intpriority_rd_out</span><span class="p">;</span>
<a name="l-83"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                  <span class="n">gw_config_rd_out</span><span class="p">;</span>
<a name="l-84"></a>
<a name="l-85"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">intpriority_reg</span><span class="p">;</span>
<a name="l-86"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">intpriority_reg_inv</span><span class="p">;</span>
<a name="l-87"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">intpriority_reg_we</span><span class="p">;</span>
<a name="l-88"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">intpriority_reg_re</span><span class="p">;</span>
<a name="l-89"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">gw_config_reg</span><span class="p">;</span>
<a name="l-90"></a>
<a name="l-91"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">intenable_reg</span><span class="p">;</span>
<a name="l-92"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">intenable_reg_we</span><span class="p">;</span>
<a name="l-93"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">intenable_reg_re</span><span class="p">;</span>
<a name="l-94"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">gw_config_reg_we</span><span class="p">;</span>
<a name="l-95"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">gw_config_reg_re</span><span class="p">;</span>
<a name="l-96"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">gw_clear_reg_we</span><span class="p">;</span>
<a name="l-97"></a>
<a name="l-98"></a><span class="k">logic</span> <span class="p">[</span><span class="no">INTPEND_SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">intpend_reg_extended</span><span class="p">;</span>
<a name="l-99"></a>
<a name="l-100"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">intpend_w_prior_en</span><span class="p">;</span>
<a name="l-101"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">intpend_id</span><span class="p">;</span>
<a name="l-102"></a><span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">maxint</span><span class="p">;</span>
<a name="l-103"></a><span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">selected_int_priority</span><span class="p">;</span>
<a name="l-104"></a><span class="k">logic</span> <span class="p">[</span><span class="no">INT_GRPS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">intpend_rd_part_out</span> <span class="p">;</span>
<a name="l-105"></a>
<a name="l-106"></a><span class="k">logic</span>                                        <span class="n">config_reg</span><span class="p">;</span>
<a name="l-107"></a><span class="k">logic</span>                                        <span class="n">intpriord</span><span class="p">;</span>
<a name="l-108"></a><span class="k">logic</span>                                        <span class="n">config_reg_we</span> <span class="p">;</span> 
<a name="l-109"></a><span class="k">logic</span>                                        <span class="n">config_reg_re</span> <span class="p">;</span>
<a name="l-110"></a><span class="k">logic</span>                                        <span class="n">config_reg_in</span> <span class="p">;</span>
<a name="l-111"></a><span class="k">logic</span>                                        <span class="n">prithresh_reg_write</span> <span class="p">,</span> <span class="n">prithresh_reg_read</span><span class="p">;</span>
<a name="l-112"></a><span class="k">logic</span>                                        <span class="n">intpriority_reg_read</span> <span class="p">;</span>
<a name="l-113"></a><span class="k">logic</span>                                        <span class="n">intenable_reg_read</span>   <span class="p">;</span>
<a name="l-114"></a><span class="k">logic</span>                                        <span class="n">gw_config_reg_read</span>   <span class="p">;</span>
<a name="l-115"></a><span class="k">logic</span>                                        <span class="n">picm_wren_ff</span> <span class="p">,</span> <span class="n">picm_rden_ff</span> <span class="p">;</span>
<a name="l-116"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                 <span class="n">picm_addr_ff</span><span class="p">;</span>
<a name="l-117"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                 <span class="n">picm_wr_data_ff</span><span class="p">;</span>
<a name="l-118"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                  <span class="n">mask</span><span class="p">;</span>
<a name="l-119"></a><span class="k">logic</span>                                        <span class="n">picm_mken_ff</span><span class="p">;</span>
<a name="l-120"></a><span class="k">logic</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                          <span class="n">claimid_in</span> <span class="p">;</span> 
<a name="l-121"></a><span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">pl_in</span> <span class="p">;</span> 
<a name="l-122"></a><span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">pl_in_q</span> <span class="p">;</span> 
<a name="l-123"></a>
<a name="l-124"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">extintsrc_req_sync</span><span class="p">;</span>
<a name="l-125"></a><span class="k">logic</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">extintsrc_req_gw</span><span class="p">;</span>
<a name="l-126"></a>
<a name="l-127"></a><span class="c1">// clkens</span>
<a name="l-128"></a>   <span class="k">logic</span>                                     <span class="n">pic_addr_c1_clken</span><span class="p">;</span>
<a name="l-129"></a>   <span class="k">logic</span>                                     <span class="n">pic_data_c1_clken</span><span class="p">;</span>
<a name="l-130"></a>   <span class="k">logic</span>                                     <span class="n">pic_pri_c1_clken</span><span class="p">;</span>
<a name="l-131"></a>   <span class="k">logic</span>                                     <span class="n">pic_int_c1_clken</span><span class="p">;</span>
<a name="l-132"></a>   <span class="k">logic</span>                                     <span class="n">gw_config_c1_clken</span><span class="p">;</span>
<a name="l-133"></a>   
<a name="l-134"></a><span class="c1">// clocks</span>
<a name="l-135"></a>   <span class="k">logic</span>                                     <span class="n">pic_addr_c1_clk</span><span class="p">;</span>
<a name="l-136"></a>   <span class="k">logic</span>                                     <span class="n">pic_data_c1_clk</span><span class="p">;</span>
<a name="l-137"></a>   <span class="k">logic</span>                                     <span class="n">pic_pri_c1_clk</span><span class="p">;</span>
<a name="l-138"></a>   <span class="k">logic</span>                                     <span class="n">pic_int_c1_clk</span><span class="p">;</span>
<a name="l-139"></a>   <span class="k">logic</span>                                     <span class="n">gw_config_c1_clk</span><span class="p">;</span>
<a name="l-140"></a>
<a name="l-141"></a><span class="c1">// ---- Clock gating section ------</span>
<a name="l-142"></a><span class="c1">// c1 clock enables</span>
<a name="l-143"></a>   <span class="k">assign</span> <span class="n">pic_addr_c1_clken</span>   <span class="o">=</span> <span class="n">picm_mken</span> <span class="o">|</span> <span class="n">picm_rden</span> <span class="o">|</span> <span class="n">picm_wren</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">;</span>
<a name="l-144"></a>   <span class="k">assign</span> <span class="n">pic_data_c1_clken</span>   <span class="o">=</span> <span class="n">picm_wren</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">;</span>
<a name="l-145"></a>   <span class="k">assign</span> <span class="n">pic_pri_c1_clken</span>    <span class="o">=</span> <span class="p">(</span><span class="n">addr_intpriority_base_match</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_wren_ff</span> <span class="o">|</span> <span class="n">picm_rden_ff</span><span class="p">))</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">;</span>
<a name="l-146"></a>   <span class="k">assign</span> <span class="n">pic_int_c1_clken</span>    <span class="o">=</span> <span class="p">(</span><span class="n">addr_intenable_base_match</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_wren_ff</span> <span class="o">|</span> <span class="n">picm_rden_ff</span><span class="p">))</span>   <span class="o">|</span> <span class="n">clk_override</span><span class="p">;</span>
<a name="l-147"></a>   <span class="k">assign</span> <span class="n">gw_config_c1_clken</span>  <span class="o">=</span> <span class="p">(</span><span class="n">addr_config_gw_base_match</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_wren_ff</span> <span class="o">|</span> <span class="n">picm_rden_ff</span><span class="p">))</span>   <span class="o">|</span> <span class="n">clk_override</span><span class="p">;</span>
<a name="l-148"></a>   
<a name="l-149"></a>   <span class="c1">// C1 - 1 clock pulse for data </span>
<a name="l-150"></a>   <span class="n">rvoclkhdr</span> <span class="n">pic_addr_c1_cgc</span>   <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">pic_addr_c1_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">pic_addr_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-151"></a>   <span class="n">rvoclkhdr</span> <span class="n">pic_data_c1_cgc</span>   <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">pic_data_c1_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">pic_data_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-152"></a>   <span class="n">rvoclkhdr</span> <span class="n">pic_pri_c1_cgc</span>    <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">pic_pri_c1_clken</span><span class="p">),</span>  <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">pic_pri_c1_clk</span><span class="p">),</span>  <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-153"></a>   <span class="n">rvoclkhdr</span> <span class="n">pic_int_c1_cgc</span>    <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">pic_int_c1_clken</span><span class="p">),</span>  <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">pic_int_c1_clk</span><span class="p">),</span>  <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-154"></a>   <span class="n">rvoclkhdr</span> <span class="n">gw_config_c1_cgc</span>  <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">gw_config_c1_clken</span><span class="p">),</span>  <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">gw_config_c1_clk</span><span class="p">),</span>  <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-155"></a>   
<a name="l-156"></a><span class="c1">// ------ end clock gating section ------------------------</span>
<a name="l-157"></a>   
<a name="l-158"></a><span class="k">assign</span> <span class="n">addr_intpend_base_match</span>      <span class="o">=</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">6</span><span class="p">]</span>            <span class="o">==</span> <span class="no">INTPEND_BASE_ADDR</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">6</span><span class="p">])</span> <span class="p">;</span>
<a name="l-159"></a><span class="k">assign</span> <span class="n">addr_intenable_base_match</span>    <span class="o">=</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="no">INTENABLE_BASE_ADDR</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">2</span><span class="p">])</span> <span class="p">;</span>
<a name="l-160"></a><span class="k">assign</span> <span class="n">addr_intpriority_base_match</span>  <span class="o">=</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="no">INTPRIORITY_BASE_ADDR</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">2</span><span class="p">])</span> <span class="p">;</span>
<a name="l-161"></a><span class="k">assign</span> <span class="n">addr_config_pic_match</span>        <span class="o">=</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="o">==</span> <span class="no">EXT_INTR_PIC_CONFIG</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="p">;</span>
<a name="l-162"></a><span class="k">assign</span> <span class="n">addr_config_gw_base_match</span>    <span class="o">=</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="no">EXT_INTR_GW_CONFIG</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">2</span><span class="p">])</span> <span class="p">;</span>
<a name="l-163"></a><span class="k">assign</span> <span class="n">addr_clear_gw_base_match</span>     <span class="o">=</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="no">EXT_INTR_GW_CLEAR</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">2</span><span class="p">])</span> <span class="p">;</span>
<a name="l-164"></a>
<a name="l-165"></a>
<a name="l-166"></a>
<a name="l-167"></a><span class="n">rvdff</span> <span class="p">#(</span><span class="mh">32</span><span class="p">)</span>                <span class="n">picm_add_flop</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">picm_addr</span><span class="p">),</span>                    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">),</span>         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">pic_addr_c1_clk</span><span class="p">));</span>
<a name="l-168"></a><span class="n">rvdff</span>  <span class="p">#(</span><span class="mh">1</span><span class="p">)</span>                <span class="n">picm_wre_flop</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">picm_wren</span><span class="p">),</span>                    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">picm_wren_ff</span><span class="p">),</span>         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">));</span>
<a name="l-169"></a><span class="n">rvdff</span>  <span class="p">#(</span><span class="mh">1</span><span class="p">)</span>                <span class="n">picm_rde_flop</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">picm_rden</span><span class="p">),</span>                    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">picm_rden_ff</span><span class="p">),</span>         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">));</span>
<a name="l-170"></a><span class="n">rvdff</span>  <span class="p">#(</span><span class="mh">1</span><span class="p">)</span>                <span class="n">picm_mke_flop</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">picm_mken</span><span class="p">),</span>                    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">picm_mken_ff</span><span class="p">),</span>         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">));</span>
<a name="l-171"></a><span class="n">rvdff</span> <span class="p">#(</span><span class="mh">32</span><span class="p">)</span>                <span class="n">picm_dat_flop</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">picm_wr_data</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>           <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">picm_wr_data_ff</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">pic_data_c1_clk</span><span class="p">));</span>
<a name="l-172"></a>
<a name="l-173"></a><span class="n">rvsyncss</span>  <span class="p">#(</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="p">)</span> <span class="n">sync_inst</span> 
<a name="l-174"></a><span class="p">(</span>
<a name="l-175"></a> <span class="p">.</span><span class="n">clk</span> <span class="p">(</span><span class="n">free_clk</span><span class="p">),</span>
<a name="l-176"></a> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">extintsrc_req_sync</span><span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">1</span><span class="p">]),</span>
<a name="l-177"></a> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">extintsrc_req</span><span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">1</span><span class="p">]),</span>        
<a name="l-178"></a> <span class="p">.</span><span class="o">*</span><span class="p">)</span> <span class="p">;</span>
<a name="l-179"></a>   
<a name="l-180"></a><span class="k">assign</span> <span class="n">extintsrc_req_sync</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">extintsrc_req</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<a name="l-181"></a>
<a name="l-182"></a><span class="k">genvar</span> <span class="n">i</span> <span class="p">;</span>
<a name="l-183"></a><span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="no">TOTAL_INT</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>  <span class="o">:</span> <span class="no">SETREG</span>
<a name="l-184"></a>
<a name="l-185"></a> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="mh">0</span> <span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="no">NON_ZERO_INT</span>
<a name="l-186"></a>     <span class="k">assign</span> <span class="n">intpriority_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>  <span class="n">addr_intpriority_base_match</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">picm_wren_ff</span><span class="p">;</span>
<a name="l-187"></a>     <span class="k">assign</span> <span class="n">intpriority_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>  <span class="n">addr_intpriority_base_match</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">picm_rden_ff</span><span class="p">;</span>
<a name="l-188"></a>
<a name="l-189"></a>     <span class="k">assign</span> <span class="n">intenable_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span>  <span class="n">addr_intenable_base_match</span>   <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">picm_wren_ff</span><span class="p">;</span>
<a name="l-190"></a>     <span class="k">assign</span> <span class="n">intenable_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span>  <span class="n">addr_intenable_base_match</span>   <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">picm_rden_ff</span><span class="p">;</span>
<a name="l-191"></a>
<a name="l-192"></a>     <span class="k">assign</span> <span class="n">gw_config_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span>  <span class="n">addr_config_gw_base_match</span>   <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">picm_wren_ff</span><span class="p">;</span>
<a name="l-193"></a>     <span class="k">assign</span> <span class="n">gw_config_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span>  <span class="n">addr_config_gw_base_match</span>   <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">picm_rden_ff</span><span class="p">;</span>
<a name="l-194"></a>
<a name="l-195"></a>     <span class="k">assign</span> <span class="n">gw_clear_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>    <span class="o">=</span>  <span class="n">addr_clear_gw_base_match</span>   <span class="o">&amp;</span> <span class="p">(</span><span class="n">picm_addr_ff</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">picm_wren_ff</span> <span class="p">;</span>
<a name="l-196"></a>
<a name="l-197"></a>     <span class="n">rvdffs</span> <span class="p">#(</span><span class="no">INTPRIORITY_BITS</span><span class="p">)</span> <span class="n">intpriority_ff</span>  <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span> <span class="n">intpriority_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">picm_wr_data_ff</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">intpriority_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">pic_pri_c1_clk</span><span class="p">));</span>
<a name="l-198"></a>     <span class="n">rvdffs</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span>                 <span class="n">intenable_ff</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span> <span class="n">intenable_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>   <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">picm_wr_data_ff</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>                    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">intenable_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>   <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">pic_int_c1_clk</span><span class="p">));</span>
<a name="l-199"></a>
<a name="l-200"></a>
<a name="l-201"></a><span class="c1">//     if (GW_CONFIG[i]) begin</span>
<a name="l-202"></a>
<a name="l-203"></a>        <span class="n">rvdffs</span> <span class="p">#(</span><span class="mh">2</span><span class="p">)</span>                 <span class="n">gw_config_ff</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span> <span class="n">gw_config_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>   <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">picm_wr_data_ff</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>                  <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">gw_config_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>   <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">gw_config_c1_clk</span><span class="p">));</span>
<a name="l-204"></a>        <span class="n">configurable_gw</span> <span class="n">config_gw_inst</span><span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span>
<a name="l-205"></a>                         <span class="p">.</span><span class="n">extintsrc_req_sync</span><span class="p">(</span><span class="n">extintsrc_req_sync</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">,</span>
<a name="l-206"></a>                         <span class="p">.</span><span class="n">meigwctrl_polarity</span><span class="p">(</span><span class="n">gw_config_reg</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mh">0</span><span class="p">])</span> <span class="p">,</span>
<a name="l-207"></a>                         <span class="p">.</span><span class="n">meigwctrl_type</span><span class="p">(</span><span class="n">gw_config_reg</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mh">1</span><span class="p">])</span> <span class="p">,</span>
<a name="l-208"></a>                         <span class="p">.</span><span class="n">meigwclr</span><span class="p">(</span><span class="n">gw_clear_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">,</span>
<a name="l-209"></a>                         <span class="p">.</span><span class="n">extintsrc_req_config</span><span class="p">(</span><span class="n">extintsrc_req_gw</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>  
<a name="l-210"></a>                            <span class="p">);</span>
<a name="l-211"></a><span class="c1">//    end else begin</span>
<a name="l-212"></a><span class="c1">//        assign extintsrc_req_gw[i] = extintsrc_req_sync[i] ;</span>
<a name="l-213"></a><span class="c1">//        assign gw_config_reg[i]    = &#39;0 ;</span>
<a name="l-214"></a><span class="c1">//    end</span>
<a name="l-215"></a>              
<a name="l-216"></a>          
<a name="l-217"></a> <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="no">INT_ZERO</span>
<a name="l-218"></a>     <span class="k">assign</span> <span class="n">intpriority_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>  <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<a name="l-219"></a>     <span class="k">assign</span> <span class="n">intpriority_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>  <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<a name="l-220"></a>     <span class="k">assign</span> <span class="n">intenable_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span>  <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<a name="l-221"></a>     <span class="k">assign</span> <span class="n">intenable_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span>  <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<a name="l-222"></a>
<a name="l-223"></a>     <span class="k">assign</span> <span class="n">gw_config_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span>  <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span> 
<a name="l-224"></a>     <span class="k">assign</span> <span class="n">gw_config_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span>  <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<a name="l-225"></a>     <span class="k">assign</span> <span class="n">gw_clear_reg_we</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>    <span class="o">=</span>  <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<a name="l-226"></a>
<a name="l-227"></a>     <span class="k">assign</span> <span class="n">gw_config_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>    <span class="o">=</span> <span class="m">&#39;0</span> <span class="p">;</span>
<a name="l-228"></a>
<a name="l-229"></a>     <span class="k">assign</span> <span class="n">intpriority_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="no">INTPRIORITY_BITS</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}}</span> <span class="p">;</span>
<a name="l-230"></a>     <span class="k">assign</span> <span class="n">intenable_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<a name="l-231"></a>     <span class="k">assign</span> <span class="n">extintsrc_req_gw</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<a name="l-232"></a> <span class="k">end</span>
<a name="l-233"></a>    
<a name="l-234"></a> 
<a name="l-235"></a>    <span class="k">assign</span> <span class="n">intpriority_reg_inv</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>  <span class="n">intpriord</span> <span class="o">?</span> <span class="o">~</span><span class="n">intpriority_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">:</span> <span class="n">intpriority_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="p">;</span>
<a name="l-236"></a>   
<a name="l-237"></a>    <span class="k">assign</span> <span class="n">intpend_w_prior_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>  <span class="o">=</span>  <span class="p">{</span><span class="no">INTPRIORITY_BITS</span><span class="p">{(</span><span class="n">extintsrc_req_gw</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">intenable_reg</span><span class="p">[</span><span class="n">i</span><span class="p">])}}</span> <span class="o">&amp;</span> <span class="n">intpriority_reg_inv</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="p">;</span>
<a name="l-238"></a>    <span class="k">assign</span> <span class="n">intpend_id</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>          <span class="o">=</span>  <span class="n">i</span> <span class="p">;</span>
<a name="l-239"></a><span class="k">end</span>
<a name="l-240"></a>
<a name="l-241"></a>
<a name="l-242"></a>        <span class="k">assign</span> <span class="n">pl_in</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="o">=</span>      <span class="n">selected_int_priority</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>
<a name="l-243"></a>
<a name="l-244"></a><span class="no">`ifdef</span> <span class="no">RV_PIC_2CYCLE</span>
<a name="l-245"></a>        <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">level_intpend_w_prior_en</span><span class="p">;</span>  
<a name="l-246"></a>        <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">level_intpend_id</span><span class="p">;</span>  
<a name="l-247"></a>        <span class="k">logic</span> <span class="p">[</span><span class="nl">NUM_LEVELS:</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">]</span> <span class="p">[(</span><span class="no">TOTAL_INT</span><span class="o">/</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">))</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">levelx_intpend_w_prior_en</span><span class="p">;</span>  
<a name="l-248"></a>        <span class="k">logic</span> <span class="p">[</span><span class="nl">NUM_LEVELS:</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">]</span> <span class="p">[(</span><span class="no">TOTAL_INT</span><span class="o">/</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">))</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">levelx_intpend_id</span><span class="p">;</span>  
<a name="l-249"></a>
<a name="l-250"></a>        <span class="k">assign</span> <span class="n">level_intpend_w_prior_en</span><span class="p">[</span><span class="mh">0</span><span class="p">][</span><span class="no">TOTAL_INT</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">4</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="mh">4</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="mh">4</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="n">intpend_w_prior_en</span><span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="p">;</span> 
<a name="l-251"></a>        <span class="k">assign</span> <span class="n">level_intpend_id</span><span class="p">[</span><span class="mh">0</span><span class="p">][</span><span class="no">TOTAL_INT</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="o">=</span> <span class="p">{</span><span class="mh">8</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="mh">8</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="mh">8</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="n">intpend_id</span><span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="p">;</span> 
<a name="l-252"></a>
<a name="l-253"></a>        <span class="k">logic</span> <span class="p">[(</span><span class="no">TOTAL_INT</span><span class="o">/</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">))</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">l2_intpend_w_prior_en_ff</span><span class="p">;</span>
<a name="l-254"></a>        <span class="k">logic</span> <span class="p">[(</span><span class="no">TOTAL_INT</span><span class="o">/</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">))</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">l2_intpend_id_ff</span><span class="p">;</span>
<a name="l-255"></a>        
<a name="l-256"></a>        <span class="k">assign</span> <span class="n">levelx_intpend_w_prior_en</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">][(</span><span class="no">TOTAL_INT</span><span class="o">/</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">))</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">1</span><span class="o">*</span><span class="no">INTPRIORITY_BITS</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span><span class="n">l2_intpend_w_prior_en_ff</span><span class="p">[(</span><span class="no">TOTAL_INT</span><span class="o">/</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">))</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="p">;</span> 
<a name="l-257"></a>        <span class="k">assign</span> <span class="n">levelx_intpend_id</span><span class="p">[</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">][(</span><span class="no">TOTAL_INT</span><span class="o">/</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">))</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="o">=</span> <span class="p">{{</span><span class="mh">1</span><span class="o">*</span><span class="no">ID_BITS</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">}},</span><span class="n">l2_intpend_id_ff</span><span class="p">[(</span><span class="no">TOTAL_INT</span><span class="o">/</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">NUM_LEVELS</span><span class="o">/</span><span class="mh">2</span><span class="p">))</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="p">;</span> 
<a name="l-258"></a>
<a name="l-259"></a><span class="no">`else</span>
<a name="l-260"></a>        <span class="k">logic</span> <span class="p">[</span><span class="nl">NUM_LEVELS:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">level_intpend_w_prior_en</span><span class="p">;</span>  
<a name="l-261"></a>        <span class="k">logic</span> <span class="p">[</span><span class="nl">NUM_LEVELS:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">level_intpend_id</span><span class="p">;</span>  
<a name="l-262"></a>
<a name="l-263"></a>        <span class="k">assign</span> <span class="n">level_intpend_w_prior_en</span><span class="p">[</span><span class="mh">0</span><span class="p">][</span><span class="no">TOTAL_INT</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">2</span><span class="o">*</span><span class="no">INTPRIORITY_BITS</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span><span class="n">intpend_w_prior_en</span><span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="p">;</span> 
<a name="l-264"></a>        <span class="k">assign</span> <span class="n">level_intpend_id</span><span class="p">[</span><span class="mh">0</span><span class="p">][</span><span class="no">TOTAL_INT</span><span class="o">+</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">2</span><span class="o">*</span><span class="no">ID_BITS</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">}},</span><span class="n">intpend_id</span><span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="p">;</span> 
<a name="l-265"></a>
<a name="l-266"></a><span class="no">`endif</span>
<a name="l-267"></a> 
<a name="l-268"></a> <span class="k">genvar</span> <span class="n">l</span><span class="p">,</span> <span class="n">m</span> <span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span> 
<a name="l-269"></a>
<a name="l-270"></a><span class="c1">// `ifdef VERILATOR </span>
<a name="l-271"></a>      <span class="no">`include</span> <span class="s">&quot;pic_ctrl_verilator_unroll.sv&quot;</span>
<a name="l-272"></a><span class="c1">// `else</span>
<a name="l-273"></a><span class="c1">// `ifdef RV_PIC_2CYCLE</span>
<a name="l-274"></a><span class="c1">// ///  Do the prioritization of the interrupts here  ////////////</span>
<a name="l-275"></a><span class="c1">//  for (l=0; l&lt;NUM_LEVELS/2 ; l++) begin : TOP_LEVEL</span>
<a name="l-276"></a><span class="c1">//     for (m=0; m&lt;=(TOTAL_INT)/(2**(l+1)) ; m++) begin : COMPARE</span>
<a name="l-277"></a><span class="c1">//        if ( m == (TOTAL_INT)/(2**(l+1))) begin </span>
<a name="l-278"></a><span class="c1">//             assign level_intpend_w_prior_en[l+1][m+1] = &#39;0 ;</span>
<a name="l-279"></a><span class="c1">//             assign level_intpend_id[l+1][m+1]         = &#39;0 ;</span>
<a name="l-280"></a><span class="c1">//        end</span>
<a name="l-281"></a><span class="c1">//        cmp_and_mux  #(.ID_BITS(ID_BITS),</span>
<a name="l-282"></a><span class="c1">//                       .INTPRIORITY_BITS(INTPRIORITY_BITS)) cmp_l1 (</span>
<a name="l-283"></a><span class="c1">//                       .a_id(level_intpend_id[l][2*m]),</span>
<a name="l-284"></a><span class="c1">//                       .a_priority(level_intpend_w_prior_en[l][2*m]),</span>
<a name="l-285"></a><span class="c1">//                       .b_id(level_intpend_id[l][2*m+1]),</span>
<a name="l-286"></a><span class="c1">//                       .b_priority(level_intpend_w_prior_en[l][2*m+1]),</span>
<a name="l-287"></a><span class="c1">//                       .out_id(level_intpend_id[l+1][m]),</span>
<a name="l-288"></a><span class="c1">//                       .out_priority(level_intpend_w_prior_en[l+1][m])) ;</span>
<a name="l-289"></a><span class="c1">//         </span>
<a name="l-290"></a><span class="c1">//     end</span>
<a name="l-291"></a><span class="c1">//  end</span>
<a name="l-292"></a><span class="c1">// </span>
<a name="l-293"></a><span class="c1">//         for (i=0; i&lt;=TOTAL_INT/2**(NUM_LEVELS/2) ; i++) begin : MIDDLE_FLOPS</span>
<a name="l-294"></a><span class="c1">//           rvdff #(INTPRIORITY_BITS) level2_intpend_prior_reg  (.*, .din (level_intpend_w_prior_en[NUM_LEVELS/2][i]), .dout(l2_intpend_w_prior_en_ff[i]),  .clk(free_clk));</span>
<a name="l-295"></a><span class="c1">//           rvdff #(ID_BITS)          level2_intpend_id_reg     (.*, .din (level_intpend_id[NUM_LEVELS/2][i]),         .dout(l2_intpend_id_ff[i]),          .clk(free_clk));</span>
<a name="l-296"></a><span class="c1">//         end</span>
<a name="l-297"></a><span class="c1">// </span>
<a name="l-298"></a><span class="c1">//  for (j=NUM_LEVELS/2; j&lt;NUM_LEVELS ; j++) begin : BOT_LEVELS</span>
<a name="l-299"></a><span class="c1">//     for (k=0; k&lt;=(TOTAL_INT)/(2**(j+1)) ; k++) begin : COMPARE</span>
<a name="l-300"></a><span class="c1">//        if ( k == (TOTAL_INT)/(2**(j+1))) begin </span>
<a name="l-301"></a><span class="c1">//             assign levelx_intpend_w_prior_en[j+1][k+1] = &#39;0 ;</span>
<a name="l-302"></a><span class="c1">//             assign levelx_intpend_id[j+1][k+1]         = &#39;0 ;</span>
<a name="l-303"></a><span class="c1">//        end</span>
<a name="l-304"></a><span class="c1">//             cmp_and_mux  #(.ID_BITS(ID_BITS),</span>
<a name="l-305"></a><span class="c1">//                         .INTPRIORITY_BITS(INTPRIORITY_BITS)) </span>
<a name="l-306"></a><span class="c1">//                  cmp_l1 (</span>
<a name="l-307"></a><span class="c1">//                         .a_id(levelx_intpend_id[j][2*k]),</span>
<a name="l-308"></a><span class="c1">//                         .a_priority(levelx_intpend_w_prior_en[j][2*k]),</span>
<a name="l-309"></a><span class="c1">//                         .b_id(levelx_intpend_id[j][2*k+1]),</span>
<a name="l-310"></a><span class="c1">//                         .b_priority(levelx_intpend_w_prior_en[j][2*k+1]),</span>
<a name="l-311"></a><span class="c1">//                         .out_id(levelx_intpend_id[j+1][k]),</span>
<a name="l-312"></a><span class="c1">//                         .out_priority(levelx_intpend_w_prior_en[j+1][k])) ;</span>
<a name="l-313"></a><span class="c1">//     end</span>
<a name="l-314"></a><span class="c1">//   end</span>
<a name="l-315"></a><span class="c1">//         assign claimid_in[ID_BITS-1:0]                      =      levelx_intpend_id[NUM_LEVELS][0] ;   // This is the last level output</span>
<a name="l-316"></a><span class="c1">//         assign selected_int_priority[INTPRIORITY_BITS-1:0]  =      levelx_intpend_w_prior_en[NUM_LEVELS][0] ;</span>
<a name="l-317"></a><span class="c1">// </span>
<a name="l-318"></a><span class="c1">// `else</span>
<a name="l-319"></a><span class="c1">// </span>
<a name="l-320"></a><span class="c1">// ///  Do the prioritization of the interrupts here  ////////////</span>
<a name="l-321"></a><span class="c1">// // genvar l, m , j, k;  already declared outside ifdef</span>
<a name="l-322"></a><span class="c1">//  for (l=0; l&lt;NUM_LEVELS ; l++) begin : LEVEL</span>
<a name="l-323"></a><span class="c1">//     for (m=0; m&lt;=(TOTAL_INT)/(2**(l+1)) ; m++) begin : COMPARE</span>
<a name="l-324"></a><span class="c1">//        if ( m == (TOTAL_INT)/(2**(l+1))) begin </span>
<a name="l-325"></a><span class="c1">//             assign level_intpend_w_prior_en[l+1][m+1] = &#39;0 ;</span>
<a name="l-326"></a><span class="c1">//             assign level_intpend_id[l+1][m+1]         = &#39;0 ;</span>
<a name="l-327"></a><span class="c1">//        end</span>
<a name="l-328"></a><span class="c1">//        cmp_and_mux  #(.ID_BITS(ID_BITS),</span>
<a name="l-329"></a><span class="c1">//                       .INTPRIORITY_BITS(INTPRIORITY_BITS)) cmp_l1 (</span>
<a name="l-330"></a><span class="c1">//                       .a_id(level_intpend_id[l][2*m]),</span>
<a name="l-331"></a><span class="c1">//                       .a_priority(level_intpend_w_prior_en[l][2*m]),</span>
<a name="l-332"></a><span class="c1">//                       .b_id(level_intpend_id[l][2*m+1]),</span>
<a name="l-333"></a><span class="c1">//                       .b_priority(level_intpend_w_prior_en[l][2*m+1]),</span>
<a name="l-334"></a><span class="c1">//                       .out_id(level_intpend_id[l+1][m]),</span>
<a name="l-335"></a><span class="c1">//                       .out_priority(level_intpend_w_prior_en[l+1][m])) ;</span>
<a name="l-336"></a><span class="c1">//         </span>
<a name="l-337"></a><span class="c1">//     end</span>
<a name="l-338"></a><span class="c1">//  end</span>
<a name="l-339"></a><span class="c1">//         assign claimid_in[ID_BITS-1:0]                      =      level_intpend_id[NUM_LEVELS][0] ;   // This is the last level output</span>
<a name="l-340"></a><span class="c1">//         assign selected_int_priority[INTPRIORITY_BITS-1:0]  =      level_intpend_w_prior_en[NUM_LEVELS][0] ;</span>
<a name="l-341"></a><span class="c1">// </span>
<a name="l-342"></a><span class="c1">// `endif</span>
<a name="l-343"></a><span class="c1">// `endif</span>
<a name="l-344"></a>
<a name="l-345"></a>
<a name="l-346"></a>
<a name="l-347"></a><span class="c1">///////////////////////////////////////////////////////////////////////</span>
<a name="l-348"></a><span class="c1">// Config Reg` </span>
<a name="l-349"></a><span class="c1">///////////////////////////////////////////////////////////////////////</span>
<a name="l-350"></a><span class="k">assign</span> <span class="n">config_reg_we</span>               <span class="o">=</span>  <span class="n">addr_config_pic_match</span> <span class="o">&amp;</span> <span class="n">picm_wren_ff</span><span class="p">;</span> 
<a name="l-351"></a><span class="k">assign</span> <span class="n">config_reg_re</span>               <span class="o">=</span>  <span class="n">addr_config_pic_match</span> <span class="o">&amp;</span> <span class="n">picm_rden_ff</span><span class="p">;</span> 
<a name="l-352"></a>
<a name="l-353"></a><span class="k">assign</span> <span class="n">config_reg_in</span>  <span class="o">=</span>  <span class="n">picm_wr_data_ff</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>   <span class="c1">// </span>
<a name="l-354"></a><span class="n">rvdffs</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">config_reg_ff</span>  <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">config_reg_we</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">config_reg_in</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">config_reg</span><span class="p">));</span>
<a name="l-355"></a>
<a name="l-356"></a><span class="k">assign</span> <span class="n">intpriord</span>  <span class="o">=</span> <span class="n">config_reg</span> <span class="p">;</span>
<a name="l-357"></a>
<a name="l-358"></a>
<a name="l-359"></a><span class="c1">///////////////////////////////////////////////////////////////////////</span>
<a name="l-360"></a><span class="c1">// Thresh-hold Reg` </span>
<a name="l-361"></a><span class="c1">///////////////////////////////////////////////////////////////////////</span>
<a name="l-362"></a><span class="c1">//assign prithresh_reg_write              =  addr_prithresh_match &amp; picm_wren_ff; </span>
<a name="l-363"></a><span class="c1">//assign prithresh_reg_read               =  addr_prithresh_match &amp; picm_rden_ff; </span>
<a name="l-364"></a><span class="c1">//</span>
<a name="l-365"></a><span class="c1">//assign prithresh_reg_in[INTPRIORITY_BITS-1:0]  =  picm_wr_data_ff[INTPRIORITY_BITS-1:0] ;   // Thresh-hold priority. </span>
<a name="l-366"></a><span class="c1">//rvdffs #(INTPRIORITY_BITS) prithresh_reg_ff  (.*, .en(prithresh_reg_write), .din (prithresh_reg_in[INTPRIORITY_BITS-1:0]), .dout(prithresh_reg[INTPRIORITY_BITS-1:0]));</span>
<a name="l-367"></a><span class="c1">//</span>
<a name="l-368"></a>
<a name="l-369"></a><span class="c1">//////////////////////////////////////////////////////////////////////////</span>
<a name="l-370"></a><span class="c1">// Send the interrupt to the core if it is above the thresh-hold</span>
<a name="l-371"></a><span class="c1">//////////////////////////////////////////////////////////////////////////</span>
<a name="l-372"></a><span class="c1">///////////////////////////////////////////////////////////</span>
<a name="l-373"></a><span class="c1">/// ClaimId  Reg and Corresponding PL</span>
<a name="l-374"></a><span class="c1">///////////////////////////////////////////////////////////</span>
<a name="l-375"></a><span class="c1">// logic   atleast_one_int_enabled_in,atleast_one_int_enabled ;  </span>
<a name="l-376"></a><span class="c1">// logic   mexintpend_unq ;  </span>
<a name="l-377"></a><span class="c1">// logic   mhwakeup_unq ;  </span>
<a name="l-378"></a><span class="c1">// </span>
<a name="l-379"></a><span class="k">assign</span> <span class="n">pl_in_q</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">intpriord</span> <span class="o">?</span> <span class="o">~</span><span class="n">pl_in</span> <span class="o">:</span> <span class="n">pl_in</span> <span class="p">;</span>
<a name="l-380"></a><span class="n">rvdff</span> <span class="p">#(</span><span class="no">ID_BITS</span><span class="p">)</span>          <span class="n">claimid_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span>  <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">claimid_in</span><span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">00</span><span class="p">]),</span>    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">claimid</span><span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">00</span><span class="p">]),</span>         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">));</span>
<a name="l-381"></a><span class="n">rvdff</span>  <span class="p">#(</span><span class="no">INTPRIORITY_BITS</span><span class="p">)</span> <span class="n">pl_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">pl_in_q</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">pl</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">));</span>
<a name="l-382"></a>
<a name="l-383"></a><span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">meipt_inv</span> <span class="p">,</span> <span class="n">meicurpl_inv</span> <span class="p">;</span>
<a name="l-384"></a><span class="k">assign</span> <span class="n">meipt_inv</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">intpriord</span> <span class="o">?</span> <span class="o">~</span><span class="n">meipt</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="o">:</span> <span class="n">meipt</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>
<a name="l-385"></a><span class="k">assign</span> <span class="n">meicurpl_inv</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">intpriord</span> <span class="o">?</span> <span class="o">~</span><span class="n">meicurpl</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">meicurpl</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>
<a name="l-386"></a><span class="k">assign</span> <span class="n">mexintpend_in</span> <span class="o">=</span> <span class="p">((</span> <span class="n">selected_int_priority</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">meipt_inv</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">&amp;</span>  
<a name="l-387"></a>                        <span class="p">(</span> <span class="n">selected_int_priority</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">meicurpl_inv</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="p">);</span>
<a name="l-388"></a><span class="n">rvdff</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">mexintpend_ff</span>  <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">mexintpend_in</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mexintpend</span><span class="p">));</span>
<a name="l-389"></a>
<a name="l-390"></a><span class="k">assign</span> <span class="n">maxint</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="o">=</span>  <span class="n">intpriord</span> <span class="o">?</span> <span class="mh">0</span> <span class="o">:</span> <span class="mh">15</span> <span class="p">;</span>
<a name="l-391"></a><span class="k">assign</span> <span class="n">mhwakeup_in</span> <span class="o">=</span> <span class="p">(</span> <span class="n">pl_in_q</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">maxint</span><span class="p">)</span> <span class="p">;</span>
<a name="l-392"></a><span class="n">rvdff</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">wake_up_ff</span>  <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">mhwakeup_in</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhwakeup</span><span class="p">));</span>
<a name="l-393"></a>
<a name="l-394"></a>
<a name="l-395"></a><span class="c1">// assign atleast_one_int_enabled_in      =  |intenable_reg[TOTAL_INT-1:0] ;</span>
<a name="l-396"></a><span class="c1">// rvdff #(1) one_int_en_ff  (.*, .din (atleast_one_int_enabled_in), .dout(atleast_one_int_enabled));</span>
<a name="l-397"></a><span class="c1">// </span>
<a name="l-398"></a><span class="c1">// assign mexintpend  = mexintpend_unq &amp; atleast_one_int_enabled ;</span>
<a name="l-399"></a><span class="c1">// assign mhwakeup    = mhwakeup_unq   &amp; atleast_one_int_enabled ;</span>
<a name="l-400"></a>
<a name="l-401"></a>
<a name="l-402"></a>
<a name="l-403"></a><span class="c1">//////////////////////////////////////////////////////////////////////////</span>
<a name="l-404"></a><span class="c1">//  Reads of register.  </span>
<a name="l-405"></a><span class="c1">//  1- intpending</span>
<a name="l-406"></a><span class="c1">//////////////////////////////////////////////////////////////////////////</span>
<a name="l-407"></a>
<a name="l-408"></a><span class="k">assign</span> <span class="n">intpend_reg_read</span>     <span class="o">=</span>  <span class="n">addr_intpend_base_match</span>     <span class="o">&amp;</span> <span class="n">picm_rden_ff</span> <span class="p">;</span> 
<a name="l-409"></a><span class="k">assign</span> <span class="n">intpriority_reg_read</span> <span class="o">=</span>  <span class="n">addr_intpriority_base_match</span> <span class="o">&amp;</span> <span class="n">picm_rden_ff</span><span class="p">;</span>
<a name="l-410"></a><span class="k">assign</span> <span class="n">intenable_reg_read</span>   <span class="o">=</span>  <span class="n">addr_intenable_base_match</span>   <span class="o">&amp;</span> <span class="n">picm_rden_ff</span><span class="p">;</span>
<a name="l-411"></a><span class="k">assign</span> <span class="n">gw_config_reg_read</span>   <span class="o">=</span>  <span class="n">addr_config_gw_base_match</span>   <span class="o">&amp;</span> <span class="n">picm_rden_ff</span><span class="p">;</span>
<a name="l-412"></a>
<a name="l-413"></a><span class="k">assign</span> <span class="n">intpend_reg_extended</span><span class="p">[</span><span class="no">INTPEND_SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="p">{{</span><span class="no">INTPEND_SIZE</span><span class="o">-</span><span class="no">TOTAL_INT</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span><span class="n">extintsrc_req_gw</span><span class="p">[</span><span class="no">TOTAL_INT</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="p">;</span>
<a name="l-414"></a>
<a name="l-415"></a>   <span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="p">(</span><span class="no">INT_GRPS</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-416"></a>            <span class="k">assign</span> <span class="n">intpend_rd_part_out</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>  <span class="p">(({</span><span class="mh">32</span><span class="p">{</span><span class="n">intpend_reg_read</span> <span class="o">&amp;</span> <span class="n">picm_addr_ff</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">i</span><span class="p">}})</span> <span class="o">&amp;</span> <span class="n">intpend_reg_extended</span><span class="p">[((</span><span class="mh">32</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">31</span><span class="p">)</span><span class="o">:</span><span class="p">(</span><span class="mh">32</span><span class="o">*</span><span class="n">i</span><span class="p">)])</span> <span class="p">;</span>
<a name="l-417"></a>   <span class="k">end</span>
<a name="l-418"></a>
<a name="l-419"></a>   <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="no">INTPEND_RD</span> 
<a name="l-420"></a>         <span class="n">intpend_rd_out</span> <span class="o">=</span>  <span class="m">&#39;0</span> <span class="p">;</span>
<a name="l-421"></a>         <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="no">INT_GRPS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-422"></a>               <span class="n">intpend_rd_out</span> <span class="o">|=</span>  <span class="n">intpend_rd_part_out</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="p">;</span>
<a name="l-423"></a>         <span class="k">end</span>
<a name="l-424"></a>   <span class="k">end</span>
<a name="l-425"></a>
<a name="l-426"></a>   <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="no">INTEN_RD</span> 
<a name="l-427"></a>         <span class="n">intenable_rd_out</span> <span class="o">=</span>  <span class="m">&#39;0</span> <span class="p">;</span>
<a name="l-428"></a>         <span class="n">intpriority_rd_out</span> <span class="o">=</span>  <span class="m">&#39;0</span> <span class="p">;</span>
<a name="l-429"></a>         <span class="n">gw_config_rd_out</span> <span class="o">=</span>  <span class="m">&#39;0</span> <span class="p">;</span>
<a name="l-430"></a>         <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="no">TOTAL_INT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-431"></a>              <span class="k">if</span> <span class="p">(</span><span class="n">intenable_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-432"></a>               <span class="n">intenable_rd_out</span>    <span class="o">=</span>  <span class="n">intenable_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>  <span class="p">;</span>
<a name="l-433"></a>              <span class="k">end</span>
<a name="l-434"></a>              <span class="k">if</span> <span class="p">(</span><span class="n">intpriority_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-435"></a>               <span class="n">intpriority_rd_out</span>  <span class="o">=</span>  <span class="n">intpriority_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="p">;</span>
<a name="l-436"></a>              <span class="k">end</span>
<a name="l-437"></a>              <span class="k">if</span> <span class="p">(</span><span class="n">gw_config_reg_re</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-438"></a>               <span class="n">gw_config_rd_out</span>  <span class="o">=</span>  <span class="n">gw_config_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="p">;</span>
<a name="l-439"></a>              <span class="k">end</span>
<a name="l-440"></a>         <span class="k">end</span>
<a name="l-441"></a>   <span class="k">end</span>
<a name="l-442"></a>   
<a name="l-443"></a>
<a name="l-444"></a> <span class="k">assign</span> <span class="n">picm_rd_data_in</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">intpend_reg_read</span>      <span class="p">}}</span> <span class="o">&amp;</span>   <span class="n">intpend_rd_out</span>                                                    <span class="p">)</span> <span class="o">|</span> 
<a name="l-445"></a>                                <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">intpriority_reg_read</span>  <span class="p">}}</span> <span class="o">&amp;</span>  <span class="p">{{</span><span class="mh">32</span><span class="o">-</span><span class="no">INTPRIORITY_BITS</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span> <span class="n">intpriority_rd_out</span>                 <span class="p">}</span> <span class="p">)</span> <span class="o">|</span> 
<a name="l-446"></a>                                <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">intenable_reg_read</span>    <span class="p">}}</span> <span class="o">&amp;</span>  <span class="p">{</span><span class="mh">31</span><span class="mb">&#39;b0</span> <span class="p">,</span> <span class="n">intenable_rd_out</span>                                        <span class="p">}</span> <span class="p">)</span> <span class="o">|</span>
<a name="l-447"></a>                                <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">gw_config_reg_read</span>    <span class="p">}}</span> <span class="o">&amp;</span>  <span class="p">{</span><span class="mh">30</span><span class="mb">&#39;b0</span> <span class="p">,</span> <span class="n">gw_config_rd_out</span>                                        <span class="p">}</span> <span class="p">)</span> <span class="o">|</span>
<a name="l-448"></a>                                <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">config_reg_re</span>         <span class="p">}}</span> <span class="o">&amp;</span>  <span class="p">{</span><span class="mh">31</span><span class="mb">&#39;b0</span> <span class="p">,</span> <span class="n">config_reg</span>                                              <span class="p">}</span> <span class="p">)</span> <span class="o">|</span> 
<a name="l-449"></a>                                <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">picm_mken_ff</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="mh">3</span><span class="p">]}}</span> <span class="o">&amp;</span>  <span class="p">{</span><span class="mh">30</span><span class="mb">&#39;b0</span> <span class="p">,</span> <span class="mh">2</span><span class="mb">&#39;b11</span>                                                   <span class="p">}</span> <span class="p">)</span> <span class="o">|</span>
<a name="l-450"></a>                                <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">picm_mken_ff</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="mh">2</span><span class="p">]}}</span> <span class="o">&amp;</span>  <span class="p">{</span><span class="mh">31</span><span class="mb">&#39;b0</span> <span class="p">,</span> <span class="mh">1</span><span class="mb">&#39;b1</span>                                                    <span class="p">}</span> <span class="p">)</span> <span class="o">|</span>
<a name="l-451"></a>                                <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">picm_mken_ff</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="mh">1</span><span class="p">]}}</span> <span class="o">&amp;</span>  <span class="p">{</span><span class="mh">28</span><span class="mb">&#39;b0</span> <span class="p">,</span> <span class="mh">4</span><span class="mb">&#39;b1111</span>                                                 <span class="p">}</span> <span class="p">)</span> <span class="o">|</span>
<a name="l-452"></a>                                <span class="p">({</span><span class="mh">32</span><span class="p">{</span><span class="n">picm_mken_ff</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="mh">0</span><span class="p">]}}</span> <span class="o">&amp;</span>   <span class="mh">32</span><span class="mb">&#39;b0</span>                                                             <span class="p">)</span> <span class="p">;</span> 
<a name="l-453"></a>
<a name="l-454"></a>
<a name="l-455"></a><span class="k">assign</span> <span class="n">picm_rd_data</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">picm_rd_data_in</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>
<a name="l-456"></a>
<a name="l-457"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">address</span><span class="p">;</span>
<a name="l-458"></a>   
<a name="l-459"></a><span class="k">assign</span> <span class="n">address</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">picm_addr_ff</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-460"></a>
<a name="l-461"></a><span class="no">`include</span> <span class="s">&quot;pic_map_auto.h&quot;</span>
<a name="l-462"></a>
<a name="l-463"></a><span class="k">endmodule</span> 
<a name="l-464"></a>
<a name="l-465"></a>
<a name="l-466"></a><span class="k">module</span> <span class="n">cmp_and_mux</span> <span class="p">#(</span><span class="k">parameter</span> <span class="no">ID_BITS</span><span class="o">=</span><span class="mh">8</span><span class="p">,</span>
<a name="l-467"></a>                               <span class="no">INTPRIORITY_BITS</span> <span class="o">=</span> <span class="mh">4</span><span class="p">)</span>
<a name="l-468"></a>                    <span class="p">(</span>
<a name="l-469"></a>                        <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">a_id</span><span class="p">,</span>
<a name="l-470"></a>                        <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">a_priority</span><span class="p">,</span>
<a name="l-471"></a>                               
<a name="l-472"></a>                        <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">b_id</span><span class="p">,</span>
<a name="l-473"></a>                        <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">b_priority</span><span class="p">,</span>
<a name="l-474"></a>                               
<a name="l-475"></a>                        <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">out_id</span><span class="p">,</span>
<a name="l-476"></a>                        <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">out_priority</span> 
<a name="l-477"></a>                           
<a name="l-478"></a>                    <span class="p">);</span>
<a name="l-479"></a>    
<a name="l-480"></a><span class="k">logic</span>   <span class="n">a_is_lt_b</span> <span class="p">;</span>
<a name="l-481"></a>
<a name="l-482"></a><span class="k">assign</span>  <span class="n">a_is_lt_b</span>  <span class="o">=</span> <span class="p">(</span> <span class="n">a_priority</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;</span> <span class="n">b_priority</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">)</span> <span class="p">;</span>
<a name="l-483"></a><span class="c1">// assign  a_is_eq_b  = ( a_priority[INTPRIORITY_BITS-1:0] == b_priority[INTPRIORITY_BITS-1:0]) ;</span>
<a name="l-484"></a>
<a name="l-485"></a><span class="k">assign</span>  <span class="n">out_id</span><span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="o">=</span> <span class="n">a_is_lt_b</span> <span class="o">?</span> <span class="n">b_id</span><span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> 
<a name="l-486"></a>                                                         <span class="n">a_id</span><span class="p">[</span><span class="no">ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>
<a name="l-487"></a><span class="k">assign</span>  <span class="n">out_priority</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">a_is_lt_b</span> <span class="o">?</span> <span class="n">b_priority</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> 
<a name="l-488"></a>                                                         <span class="n">a_priority</span><span class="p">[</span><span class="no">INTPRIORITY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>
<a name="l-489"></a><span class="k">endmodule</span> <span class="c1">// cmp_and_mux</span>
<a name="l-490"></a>                               
<a name="l-491"></a>
<a name="l-492"></a><span class="k">module</span> <span class="n">configurable_gw</span> <span class="p">(</span>
<a name="l-493"></a>                             <span class="k">input</span> <span class="k">logic</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-494"></a>                             <span class="k">input</span> <span class="k">logic</span> <span class="n">rst_l</span><span class="p">,</span>
<a name="l-495"></a>
<a name="l-496"></a>                             <span class="k">input</span> <span class="k">logic</span> <span class="n">extintsrc_req_sync</span> <span class="p">,</span>
<a name="l-497"></a>                             <span class="k">input</span> <span class="k">logic</span> <span class="n">meigwctrl_polarity</span> <span class="p">,</span>
<a name="l-498"></a>                             <span class="k">input</span> <span class="k">logic</span> <span class="n">meigwctrl_type</span> <span class="p">,</span>
<a name="l-499"></a>                             <span class="k">input</span> <span class="k">logic</span> <span class="n">meigwclr</span> <span class="p">,</span>
<a name="l-500"></a>        
<a name="l-501"></a>                             <span class="k">output</span> <span class="k">logic</span> <span class="n">extintsrc_req_config</span>  
<a name="l-502"></a>                            <span class="p">);</span>
<a name="l-503"></a>                           
<a name="l-504"></a>
<a name="l-505"></a>  <span class="k">logic</span>  <span class="n">gw_int_pending_in</span> <span class="p">,</span> <span class="n">gw_int_pending</span> <span class="p">;</span>
<a name="l-506"></a>
<a name="l-507"></a>  <span class="k">assign</span> <span class="n">gw_int_pending_in</span> <span class="o">=</span>  <span class="p">(</span><span class="n">extintsrc_req_sync</span> <span class="o">^</span> <span class="n">meigwctrl_polarity</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">gw_int_pending</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">meigwclr</span><span class="p">)</span> <span class="p">;</span>
<a name="l-508"></a>  <span class="n">rvdff</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">int_pend_ff</span>        <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span> <span class="p">(</span><span class="n">gw_int_pending_in</span><span class="p">),</span>     <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">gw_int_pending</span><span class="p">));</span>
<a name="l-509"></a>
<a name="l-510"></a>  <span class="k">assign</span> <span class="n">extintsrc_req_config</span> <span class="o">=</span>  <span class="n">meigwctrl_type</span> <span class="o">?</span> <span class="p">((</span><span class="n">extintsrc_req_sync</span> <span class="o">^</span>  <span class="n">meigwctrl_polarity</span><span class="p">)</span> <span class="o">|</span> <span class="n">gw_int_pending</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">extintsrc_req_sync</span> <span class="o">^</span>  <span class="n">meigwctrl_polarity</span><span class="p">)</span> <span class="p">;</span>
<a name="l-511"></a>
<a name="l-512"></a><span class="k">endmodule</span> <span class="c1">// configurable_gw</span>
</pre></div>
</td></tr></table></body>
</html>
