0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_10.1_UART_TX/project_2_pynq_z2/project_2_pynq_z2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_10.1_UART_TX/project_2_pynq_z2/project_2_pynq_z2.srcs/sim_1/new/tb_uart_tx.v,1757164081,verilog,,,,tb_uart_tx,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_10.1_UART_TX/project_2_pynq_z2/project_2_pynq_z2.srcs/sources_1/new/uart_tx.v,1757163534,verilog,,C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_10.1_UART_TX/project_2_pynq_z2/project_2_pynq_z2.srcs/sim_1/new/tb_uart_tx.v,,uart_tx,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
