$date
	Thu May 12 22:09:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 7 ! Sec_tens_segs [6:0] $end
$var wire 7 " Sec_ones_segs [6:0] $end
$var wire 7 # Min_segs [6:0] $end
$var reg 4 $ Min [3:0] $end
$var reg 4 % Sec_ones [3:0] $end
$var reg 4 & Sec_tens [3:0] $end
$scope module uut $end
$var wire 4 ' min [3:0] $end
$var wire 4 ( sec_ones [3:0] $end
$var wire 4 ) sec_tens [3:0] $end
$var wire 7 * sec_tens_segs [6:0] $end
$var wire 7 + sec_ones_segs [6:0] $end
$var wire 7 , min_segs [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110000 ,
b1111001 +
b110011 *
b100 )
b11 (
b111 '
b100 &
b11 %
b111 $
b1110000 #
b1111001 "
b110011 !
$end
#10
b1111001 !
b1111001 *
b1111110 "
b1111110 +
b110000 #
b110000 ,
b0 %
b0 (
b11 &
b11 )
b1 $
b1 '
#20
b1110011 "
b1110011 +
b1111110 !
b1111110 *
b1011011 #
b1011011 ,
b1001 %
b1001 (
b0 &
b0 )
b101 $
b101 '
#30
b1101101 "
b1101101 +
b110000 !
b110000 *
b0 #
b0 ,
b10 %
b10 (
b1 &
b1 )
b0 $
b0 '
#40
b0 "
b0 +
b0 !
b0 *
b0 %
b0 (
b0 &
b0 )
#60
