Command: /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/MemoriaHamming/TSMC_memoria_Hamming/FLOW/common/rtl/sverilog/results -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc -ucli -l /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/MemoriaHamming/TSMC_memoria_Hamming/FLOW/common/rtl/sverilog/verdiLog/sim.log
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2_Full64; Runtime version R-2020.12-SP2_Full64;  Jun  2 18:49 2025

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};config followactivescope on;catch {setUcliVerdiConnected};set watch::resultTagsForVerdiBP {<ucli_break_bp_status_begin> <ucli_break_bp_status_end>};set ucliCore::support_restore_through_stask_in_verdi 1;cbug::config pretty_print auto;fsdbDumpfile {/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/MemoriaHamming/TSMC_memoria_Hamming/FLOW/common/rtl/sverilog/inter.fsdb} ;fsdbDumpflush ; 
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP2, Linux x86_64/64bit, 05/23/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/MemoriaHamming/TSMC_memoria_Hamming/FLOW/common/rtl/sverilog/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
726023
ucli% sps_interactive
*Verdi* : Enable RPC Server(726023)

ucli% ucliCore::getToolPID
726023
ucli% ucliCore::getToolPID
726023
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
726023
ucli% pid
726041
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.VARGAS_CHAVARRIA_2025.726023 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\n<VERDI_Terminated>\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\n<VERDI_RESTORE>\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% proc checkpoint::beforeRecreate {} { sps_interactive }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% info procs
ipi_get_str fsdbDumpMDAByFile fsdbDumpMDA echo fsdbDumpMemNow fsdbAutoSwitchDumpfile unknown sps_interactive auto_import stat fsdbDumpfile setenv auto_execok pkg_mkIndex stateVerdiChangeCB fsdbDumpSingle proc_body ipi_begin fsdbDumpoff getenv fsdbDumplimit fsdbDumpPattern ipi_handle ipi_get_prop fsdbDumpvarsByFile fsdbDumpMDAInScope lminus ipi_sim_get ls auto_load_index proc_args fsdbAddRuntimeSignal fsdbDumpSC print_message_info ridbDump fsdbDumpSVAoff fsdbSuppress fsdbDumpvars help fsdbDumpMDAOnChange ipi_control auto_qualify fsdbDumpMem tclPkgUnknown printenv ipi_handle_by_name helpdoc fsdbDumpMemInScope fsdbDumpFinish is_true fsdbDumpon sh fsdbQueryInfo LoadFSDBDumpCmd fsdbDumpPSL fsdbDumpSVA ipi_end wrapperSpecmanSn fsdbDumpSVAon fsdbDumpClassObjectByFile is_false auto_load fsdbDumpPSLon ipi_get_int64 fsdbSubstituteHier ipi_get_value ipi_iterate exit fsdbDumpMemInFile tclLog fsdbDumpflush get_unix_variable mem_debug ipi_scan fsdbDumpPSLoff fsdbDumpClassObject fsdbDumpvarsToFile set_unix_variable bgerror fsdbDumpStrength clock add_group fsdbSwitchDumpfile source add_wave ipi_set_prop unsetenv fsdbDumpvarsES readline fsdbDisplay ipi_handle_free set_group ipi_get quit define_proc_attributes tclPkgSetup fsdbDumpMDANow ipi_init_play_tcl fsdbDumpIO
ucli% set ucliCore::resultTagsForVerdi [list <?special_verdi_begin?> <?special_verdi_end?>]
<?special_verdi_begin?> <?special_verdi_end?>
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: tb_prueba2TMR.sv
activeFrame: 
activeLine: 5
activeScope: tb_sram_2kbit
activeThread: 
endCol: 0
file: tb_prueba2TMR.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 5
logFilename: /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/MemoriaHamming/TSMC_memoria_Hamming/FLOW/common/rtl/sverilog/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 726023
scope: tb_sram_2kbit
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename tb_prueba2TMR.sv
tb_prueba2TMR.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 "tb_sram_2kbit.dut"  +all +trace_process;fsdbDumpflush 
*Verdi* : Begin traversing the scope (tb_sram_2kbit.dut), layer (1).
*Verdi* : Enable +trace_process and +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 "tb_sram_2kbit.dut.syndrome_hight"  +all +trace_process;fsdbDumpflush 
*Verdi* : Begin traversing the scope (tb_sram_2kbit.dut.syndrome_hight), layer (1).
*Verdi* : Enable +trace_process and +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 "tb_sram_2kbit.dut.syndrome_hight"  +all +trace_process;fsdbDumpflush 
*Verdi* : Begin traversing the scope (tb_sram_2kbit.dut.syndrome_hight), layer (1).
*Verdi* : Enable +trace_process and +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 "tb_sram_2kbit.dut.syndrome_low"  +all +trace_process;fsdbDumpflush 
*Verdi* : Begin traversing the scope (tb_sram_2kbit.dut.syndrome_low), layer (1).
*Verdi* : Enable +trace_process and +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
<slp!&*()_+>
t=25000 en=0 ? data_out=xxxxxxxx (esperado X)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 54<sls!&*()_+>time: 25000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Lectura normal 10 ? xx (esperado A5)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 65<sls!&*()_+>time: 65000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[10] antes del error = 01010100111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 68<sls!&*()_+>time: 65000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Error inyectado en bit 2 de mem[10]
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 75<sls!&*()_+>time: 75000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[10] despuÃ©s del error = 01010100111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 80<sls!&*()_+>time: 85000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Lectura tras correcciÃ³n ? 2c (esperado A5)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 84<sls!&*()_+>time: 85000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Lectura 20 ? 2c (esperado 3C)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 87<sls!&*()_+>time: 85000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Lectura 255 ? 2c (esperado FF)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 89<sls!&*()_+>time: 85000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[20] = 01100110111110
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 90<sls!&*()_+>time: 85000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[10] despuÃ©s del error corregido = 01010100111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 91<sls!&*()_+>time: 85000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[10] despuÃ©s del error corregido = 01010100111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 98<sls!&*()_+>time: 115000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[20] = 01100110111110
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 99<sls!&*()_+>time: 115000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
t=115000 en=0 post ? data_out=00101100 (esperado X)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 100<sls!&*()_+>time: 115000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Lectura normal 10 ? 2c (esperado A5)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 116<sls!&*()_+>time: 205000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[10] antes del error = 01010100111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 119<sls!&*()_+>time: 205000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Error inyectado en bit 2 de mem[10]
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 127<sls!&*()_+>time: 205000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[10] despuÃ©s del error = 01010100111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 130<sls!&*()_+>time: 205000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Lectura tras correcciÃ³n ? 2c (esperado A5)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 134<sls!&*()_+>time: 205000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Lectura 20 ? 48 (esperado 3C)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 138<sls!&*()_+>time: 225000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Lectura 255 ? 2f (esperado FF)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 140<sls!&*()_+>time: 235000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[20] = 01100110111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 141<sls!&*()_+>time: 235000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[10] despuÃ©s del error corregido = 01010100111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 142<sls!&*()_+>time: 235000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[10] despuÃ©s del error corregido = 01010100111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 149<sls!&*()_+>time: 245000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
mem[20] = 01100110111100
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 150<sls!&*()_+>time: 245000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
t=245000 en=0 post ? data_out=10101000 (esperado X)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_prueba2TMR.sv<sls!&*()_+>line: 151<sls!&*()_+>time: 245000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
$finish called from file "tb_prueba2TMR.sv", line 158.
$finish at simulation time               295000
Simulation complete, time is 295000 ps.
tb_prueba2TMR.sv, 158 :         $finish;

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
726023
ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 295,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: tb_prueba2TMR.sv
activeFrame: 
activeLine: 158
activeScope: tb_sram_2kbit
activeThread: 
endCol: 0
file: tb_prueba2TMR.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 158
logFilename: /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/MemoriaHamming/TSMC_memoria_Hamming/FLOW/common/rtl/sverilog/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 726023
scope: tb_sram_2kbit
startCol: 0
state: stopped
thread: 
time: 295000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename tb_prueba2TMR.sv
tb_prueba2TMR.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 295000 ps
CPU Time:      0.150 seconds;       Data structure size:   0.0Mb
Mon Jun  2 19:19:35 2025

<VERDI_Terminated>

