# Generated by Yosys 0.9+3901 (git sha1 9f7cd10c, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os)
autoidx 11
attribute \src "test.v:1.1-11.10"
module \decode
  attribute \src "test.v:2.17-2.26"
  wire width 2 input 1 \io_opcode
  attribute \src "test.v:3.17-3.23"
  wire output 2 \is_add
  attribute \src "test.v:4.17-4.23"
  wire output 3 \is_and
  attribute \src "test.v:5.17-5.22"
  wire output 4 \is_or
  attribute \src "test.v:10.18-10.35"
  cell $eq $eq$test.v:10$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_opcode
    connect \B 2'11
    connect \Y \is_or
  end
  attribute \src "test.v:8.19-8.36"
  cell $eq $eq$test.v:8$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_opcode
    connect \B 1'1
    connect \Y \is_add
  end
  attribute \src "test.v:9.19-9.36"
  cell $eq $eq$test.v:9$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_opcode
    connect \B 2'10
    connect \Y \is_and
  end
end
attribute \top 1
attribute \src "test.v:13.1-39.10"
module \test
  attribute \src "test.v:36.15-36.21"
  wire width 16 \_GEN_0
  attribute \src "test.v:37.15-37.21"
  wire width 16 \_GEN_1
  attribute \src "test.v:21.9-21.11"
  wire \_T
  attribute \src "test.v:22.15-22.19"
  wire width 16 \_T_2
  attribute \src "test.v:23.9-23.13"
  wire \_T_3
  attribute \src "test.v:24.15-24.19"
  wire width 16 \_T_4
  attribute \src "test.v:25.9-25.13"
  wire \_T_5
  attribute \src "test.v:34.15-34.19"
  wire width 16 \_T_6
  attribute \src "test.v:35.15-35.19"
  wire width 16 \_T_8
  attribute \src "test.v:14.17-14.22"
  wire input 1 \clock
  attribute \src "test.v:18.17-18.26"
  wire width 2 input 5 \io_opcode
  attribute \src "test.v:19.17-19.26"
  wire width 16 output 6 \io_result
  attribute \src "test.v:16.17-16.21"
  wire width 16 input 3 \io_x
  attribute \src "test.v:17.17-17.21"
  wire width 16 input 4 \io_y
  attribute \src "test.v:15.17-15.22"
  wire input 2 \reset
  attribute \src "test.v:22.22-22.33"
  cell $add $add$test.v:22$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_2
  end
  attribute \src "test.v:24.22-24.33"
  cell $and $and$test.v:24$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_4
  end
  attribute \src "test.v:34.22-34.33"
  cell $or $or$test.v:34$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_6
  end
  attribute \src "test.v:35.22-35.33"
  cell $sub $sub$test.v:35$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_8
  end
  attribute \src "test.v:36.24-36.42"
  cell $mux $ternary$test.v:36$8
    parameter \WIDTH 16
    connect \A \_T_8
    connect \B \_T_6
    connect \S \_T_5
    connect \Y \_GEN_0
  end
  attribute \src "test.v:37.24-37.44"
  cell $mux $ternary$test.v:37$9
    parameter \WIDTH 16
    connect \A \_GEN_0
    connect \B \_T_4
    connect \S \_T_3
    connect \Y \_GEN_1
  end
  attribute \src "test.v:38.22-38.40"
  cell $mux $ternary$test.v:38$10
    parameter \WIDTH 16
    connect \A \_GEN_1
    connect \B \_T_2
    connect \S \_T
    connect \Y \io_result
  end
  attribute \module_not_derived 1
  attribute \src "test.v:27.10-32.4"
  cell \decode \u0
    connect \io_opcode \io_opcode
    connect \is_add \_T
    connect \is_and \_T_3
    connect \is_or \_T_5
  end
end
