Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Sep 11 05:37:44 2020
| Host         : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu2cg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   421 |
|    Minimum number of control sets                        |   381 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    40 |
| Unused register locations in slices containing registers |   434 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   421 |
| >= 0 to < 4        |    94 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     6 |
| >= 16              |   248 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1883 |          495 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1131 |          364 |
| Yes          | No                    | No                     |            7612 |          810 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           12788 |         1708 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal |                                                                                                                                                      Enable Signal                                                                                                                                                      |                                                                                                                                                    Set/Reset Signal                                                                                                                                                    | Slice Load Count | Bel Load Count |
+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                          |                1 |              1 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                          |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                    |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                           | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                      | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                    |                2 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                2 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                    |                2 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                   | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                                                                  |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                                                                | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                  |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                  |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                         |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                      | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                                                      |                1 |              2 |
| ~clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                    |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                       | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                2 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                       | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                     | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                          | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                               |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                                                      | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_1_n_0                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |
|  clk_ref_BUFG | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                   | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                            |                1 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                   |                1 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                               |                1 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                            |                1 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                      |                2 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                2 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                  |                2 |              2 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                 |                1 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                3 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                2 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                                          | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                               |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                               |                1 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                                                                                        |                1 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                3 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                           | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                               |                1 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                3 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                                                                                                                         |                2 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                                          | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                               |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                    | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                               |                1 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                       | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                               |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                           | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                   |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                    | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                   | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                                  |                2 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                           | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                               |                2 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                                                      | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                  |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                               | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                               |                2 |              3 |
| ~clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                    |                2 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                          | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                               |                1 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                3 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                              | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                             |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                    | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                      |                2 |              3 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                     | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                                                                 |                1 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                                                              |                1 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                2 |              3 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                              |                2 |              4 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                               |                4 |              4 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |                2 |              4 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                1 |              4 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                               | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                               |                2 |              4 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                2 |              4 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                 | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                  |                1 |              4 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                     | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |                1 |              4 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                           |                1 |              4 |
|  clk_ref_BUFG | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                            |                2 |              4 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |                1 |              4 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                 |                3 |              4 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                      |                2 |              4 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              4 |
|  clk_ref_BUFG | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                            | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                              |                1 |              4 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                  | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              5 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                               | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0]                                                                                                                                                                         |                1 |              5 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                               | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[4]_i_1_n_0                                                                                                                                                              |                1 |              5 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1][0]                                                                                                                                                                                                                | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                             |                2 |              5 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                           | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                2 |              5 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                                                     | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                             |                2 |              5 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                      |                3 |              5 |
| ~clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                3 |              6 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                2 |              6 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |                3 |              6 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              6 |
| ~clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                      |                2 |              6 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                    |                5 |              6 |
| ~clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                    |                4 |              6 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |                3 |              6 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                    | my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                      |                1 |              6 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                  | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                   |                2 |              6 |
|  clk_ref_BUFG | my_design/design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                   | my_design/design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                     |                2 |              6 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                6 |              6 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                4 |              7 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                                       |                1 |              7 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                  | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                  |                1 |              7 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                                                                                                                         |                2 |              7 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                 | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[134]_i_1_n_0                                                                                                              |                1 |              7 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              7 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |                5 |              7 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              7 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                               | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                 |                1 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                        | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                2 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                                                                                                                         |                2 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                     | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                                             |                2 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                           | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                           |                1 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |                2 |              8 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                                                             | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                    |                2 |              8 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                5 |              9 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                    | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |              9 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                               | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                4 |              9 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                6 |             10 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                7 |             10 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |                4 |             10 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                                                             |                3 |             10 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                3 |             10 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |                5 |             10 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                        |                6 |             10 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |                5 |             11 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                           | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                4 |             12 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                             | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                2 |             12 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                                   | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                3 |             12 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                              | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                6 |             12 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |             12 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                3 |             12 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                     | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                6 |             13 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                                                             | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                    |                4 |             14 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                                                        |                5 |             14 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                    |               14 |             14 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                        |                2 |             15 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                      | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                4 |             15 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                5 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                2 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                5 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                4 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                      |                6 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                      |                5 |             16 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                               |                8 |             16 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |                5 |             17 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                                                             | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                6 |             17 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                        |                5 |             18 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |                5 |             18 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                           | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                3 |             18 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                9 |             22 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                8 |             22 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                             | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                7 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             24 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                3 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                3 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                              | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                7 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                3 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                 | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             24 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                  | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                4 |             24 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                4 |             25 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                8 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                7 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             26 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                                                           | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                5 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                8 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                7 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                8 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             26 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                    | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                4 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                8 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             26 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                7 |             26 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                                        |                2 |             29 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                3 |             29 |
| ~clk_ref_BUFG | enable_sampling_logic                                                                                                                                                                                                                                                                                                   | enable_sampling_logic                                                                                                                                                                                                                                                                                                  |                4 |             31 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                    | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                8 |             31 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                                                               | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |                6 |             31 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/counter_TLAST[0]_i_1__14_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                    |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/counter_TLAST[0]_i_1__9_n_0                                                                                                                                                                                                                                                     | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_1_n_0                                                                                                                                                                                                                                                         | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                3 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/counter_TLAST[0]_i_1__1_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/counter_TLAST[0]_i_1__4_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/counter_TLAST[0]_i_1__5_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/counter_TLAST[0]_i_1__13_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/counter_TLAST[0]_i_1__21_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                5 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                3 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                2 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                2 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/counter_TLAST[0]_i_1__10_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/counter_TLAST[0]_i_1__15_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/counter_TLAST[0]_i_1__7_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/counter_TLAST[0]_i_1__3_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/counter_TLAST[0]_i_1__6_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/counter_TLAST[0]_i_1__20_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                      |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/counter_TLAST[0]_i_1__19_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                      |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_1__2_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/counter_TLAST[0]_i_1__16_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                    |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                2 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                3 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                3 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/counter_TLAST[0]_i_1__18_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/counter_TLAST[0]_i_1__22_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                      |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST[0]_i_1__0_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/counter_TLAST[0]_i_1__8_n_0                                                                                                                                                                                                                                                      | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/counter_TLAST[0]_i_1__11_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                    |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                2 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/counter_TLAST[0]_i_1__12_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                    |                4 |             32 |
| ~clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/counter_TLAST[0]_i_1__17_n_0                                                                                                                                                                                                                                                    | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                    |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | p_1_in                                                                                                                                                                                                                                                                                                                  | my_design/reset_counter_reg[31]_0[0]                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                    |                                                                                                                                                                                                                                                                                                                        |                2 |             32 |
|  clk_ref_BUFG | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                    | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                            |               11 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                5 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                     | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                            |               10 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                3 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                6 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                               | DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                             |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                                                                              |                6 |             32 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                                                            | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               12 |             32 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                             | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               14 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/write_en                                                                                                                                                                                                                                                                        | DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                  |                4 |             32 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                               | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               11 |             32 |
|  clk_ref_BUFG | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                            |                9 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/write_en                                                                                                                                                                                                                                                                         | DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/data_in_fifo0                                                                                                                                                                                                                                                                   |                4 |             32 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                                | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                       |                3 |             33 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                7 |             34 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                   | my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |                8 |             34 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                8 |             35 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |               12 |             35 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |               10 |             37 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                                                             | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                    |                9 |             40 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                            |               16 |             45 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                9 |             46 |
| ~clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |               37 |             48 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                              | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |               14 |             49 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |               11 |             51 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                        |               10 |             51 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                    | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_btt_cntr0                                                                                                                                                                                                            |                9 |             52 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |               13 |             62 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |               13 |             62 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |               13 |             62 |
|  clk_ref_BUFG | my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |               14 |             62 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                                                     |               17 |             64 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |               26 |             66 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                        | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                         |               15 |             68 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                        |               10 |             71 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |               10 |             71 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                             | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |               13 |             74 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                                                        |                5 |             75 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                        |               10 |             75 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |               10 |             75 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |               14 |             75 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |               14 |             75 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |               13 |             76 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |               13 |             76 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                 | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                                                                                        |                8 |             78 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg16_out                                                                                                                                                                    | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0                                                                                                                                         |               17 |             79 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |               12 |             86 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_error_reg_1                                                                                                                                                                                    | my_design/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               22 |             91 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |               21 |             92 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                                                             | my_design/design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                    |               29 |            113 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |               12 |            119 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                        | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |               65 |            129 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[1023]_i_1__1_n_0                                                                                                                                                                            | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |               35 |            129 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                              | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |               35 |            129 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                 |                                                                                                                                                                                                                                                                                                                        |               32 |            131 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                      | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                       |               29 |            133 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                             | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |               79 |            136 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            |                                                                                                                                                                                                                                                                                                                        |               10 |            138 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en   | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |               36 |            138 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                9 |            144 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                9 |            144 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |               21 |            145 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |               21 |            145 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf |                                                                                                                                                                                                                                                                                                                        |               10 |            160 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |              168 |            768 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                             |                                                                                                                                                                                                                                                                                                                        |              168 |            768 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                                               | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[1023]_i_1__2_n_0                                                                                                                                                          |              285 |            897 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                             | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |              274 |            897 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[1023]_i_1__1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |              272 |           1024 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                        |              254 |           1024 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2176]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |              263 |           1153 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                        |              259 |           1153 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                             | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |              205 |           1162 |
|  clk_ref_BUFG | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                         | my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                                 |              206 |           1162 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr                                                                                                                               | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |               97 |           1190 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[4].inst_rd_addrb/rd_addrb_incr                                                                                                                               | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |               94 |           1190 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |               84 |           1344 |
|  clk_ref_BUFG | my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |               88 |           1408 |
|  clk_ref_BUFG |                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |              461 |           1837 |
+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


