// Seed: 1780687218
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    output wand id_4,
    input uwire id_5,
    output wand id_6,
    input tri id_7,
    output wand id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wire id_12,
    output wor id_13
);
  always #id_15
    if (id_15) begin
      id_0 <= ^id_9;
    end
  id_16 :
  assert property (@(negedge 1) 1)
  else begin
    if (id_9) id_6 = 1;
  end
  final $display(1 ^ 1'b0, id_11);
  wire id_17;
  module_0();
  always @(posedge 1 or posedge 1 + (1'b0)) id_16 = 1'b0;
endmodule
