#Start recording tcl command: 9/30/2021 09:52:39
#Project Location: D:/Clases/Arqui/adderlib8bit00; Project name: adderlib8bit00
prj_project new -name "adderlib8bit00" -impl "adderlib8bit0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_project save
prj_src add "D:/Clases/Arqui/adderlib8bit00/adderlib8bit00.vhdl"
#Stop recording: 9/30/2021 10:05:55
