
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ectf_master/pl/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.074 ; gain = 43.633 ; free physical = 1701 ; free virtual = 10477
Command: synth_design -top system_wrapper -part xc7z007sclg400-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11418 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.172 ; gain = 88.969 ; free physical = 1555 ; free virtual = 10360
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/ectf_master/pl/src/bd/system/hdl/system_wrapper.vhd:66]
INFO: [Synth 8-3491] module 'system' declared at '/ectf_master/pl/src/bd/system/synth/system.vhd:11673' bound to instance 'system_i' of component 'system' [/ectf_master/pl/src/bd/system/hdl/system_wrapper.vhd:119]
INFO: [Synth 8-638] synthesizing module 'system' [/ectf_master/pl/src/bd/system/synth/system.vhd:11729]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/ectf_master/pl/src/bd/system/synth/system.vhd:11730]
INFO: [Synth 8-3491] module 'system_axi_dma_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_axi_dma_0_0_stub.vhdl:5' bound to instance 'axi_dma_0' of component 'system_axi_dma_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13512]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_axi_dma_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'system_axi_intc_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'system_axi_intc_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13554]
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'system_axis_data_fifo_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_axis_data_fifo_0_0_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'system_axis_data_fifo_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13578]
INFO: [Synth 8-638] synthesizing module 'system_axis_data_fifo_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_axis_data_fifo_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'system_blk_mem_gen_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'system_blk_mem_gen_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13598]
INFO: [Synth 8-638] synthesizing module 'system_blk_mem_gen_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_blk_mem_gen_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'system_clk_wiz_25M_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_clk_wiz_25M_0_stub.vhdl:5' bound to instance 'clk_wiz_25M' of component 'system_clk_wiz_25M_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13747]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_25M_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_clk_wiz_25M_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'system_data_lmb_bram_if_cntlr_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_data_lmb_bram_if_cntlr_1_0_stub.vhdl:5' bound to instance 'data_lmb_bram_if_cntlr_1' of component 'system_data_lmb_bram_if_cntlr_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13756]
INFO: [Synth 8-638] synthesizing module 'system_data_lmb_bram_if_cntlr_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_data_lmb_bram_if_cntlr_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_data_lmb_v10_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_data_lmb_v10_1_0_stub.vhdl:5' bound to instance 'data_lmb_v10_1' of component 'system_data_lmb_v10_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13810]
INFO: [Synth 8-638] synthesizing module 'system_data_lmb_v10_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_data_lmb_v10_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_dma_axi_bram_ctrl_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_dma_axi_bram_ctrl_1_0_stub.vhdl:5' bound to instance 'dma_axi_bram_ctrl_1' of component 'system_dma_axi_bram_ctrl_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13838]
INFO: [Synth 8-638] synthesizing module 'system_dma_axi_bram_ctrl_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_dma_axi_bram_ctrl_1_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'system_dma_blk_mem_gen_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_dma_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'dma_blk_mem_gen_1' of component 'system_dma_blk_mem_gen_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13881]
INFO: [Synth 8-638] synthesizing module 'system_dma_blk_mem_gen_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_dma_blk_mem_gen_1_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'system_fifo_count_axi_gpio_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_fifo_count_axi_gpio_0_0_stub.vhdl:5' bound to instance 'fifo_count_axi_gpio_0' of component 'system_fifo_count_axi_gpio_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13902]
INFO: [Synth 8-638] synthesizing module 'system_fifo_count_axi_gpio_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_fifo_count_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_i2s_output_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_i2s_output_1_0_stub.vhdl:5' bound to instance 'i2s_output_1' of component 'system_i2s_output_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13925]
INFO: [Synth 8-638] synthesizing module 'system_i2s_output_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_i2s_output_1_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'system_ins_lmb_bram_if_cntlr_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_ins_lmb_bram_if_cntlr_0_0_stub.vhdl:5' bound to instance 'ins_lmb_bram_if_cntlr_0' of component 'system_ins_lmb_bram_if_cntlr_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13936]
INFO: [Synth 8-638] synthesizing module 'system_ins_lmb_bram_if_cntlr_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_ins_lmb_bram_if_cntlr_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_ins_lmb_v10_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_ins_lmb_v10_0_0_stub.vhdl:5' bound to instance 'ins_lmb_v10_0' of component 'system_ins_lmb_v10_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:13990]
INFO: [Synth 8-638] synthesizing module 'system_ins_lmb_v10_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_ins_lmb_v10_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_int_axi_gpio_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_int_axi_gpio_0_0_stub.vhdl:5' bound to instance 'int_axi_gpio_0' of component 'system_int_axi_gpio_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:14018]
INFO: [Synth 8-638] synthesizing module 'system_int_axi_gpio_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_int_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'system_mb_axi_mem_interconnect_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:6212]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OC4YJ2' [/ectf_master/pl/src/bd/system/synth/system.vhd:417]
INFO: [Synth 8-3491] module 'system_auto_pc_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:660]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_0_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OC4YJ2' (1#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:417]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1XBVZ33' [/ectf_master/pl/src/bd/system/synth/system.vhd:811]
INFO: [Synth 8-3491] module 'system_auto_pc_1' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_1' [/ectf_master/pl/src/bd/system/synth/system.vhd:994]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_1_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1XBVZ33' (2#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:811]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1LQIX7X' [/ectf_master/pl/src/bd/system/synth/system.vhd:1332]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1LQIX7X' (3#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:1332]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_Z3IX4S' [/ectf_master/pl/src/bd/system/synth/system.vhd:2037]
INFO: [Synth 8-3491] module 'system_auto_pc_2' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_2' [/ectf_master/pl/src/bd/system/synth/system.vhd:2221]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_2_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_Z3IX4S' (4#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:2037]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_10HSSAX' [/ectf_master/pl/src/bd/system/synth/system.vhd:2356]
INFO: [Synth 8-3491] module 'system_auto_pc_3' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_3' [/ectf_master/pl/src/bd/system/synth/system.vhd:2542]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_3_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_10HSSAX' (5#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:2356]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_CQUEHK' [/ectf_master/pl/src/bd/system/synth/system.vhd:3217]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_CQUEHK' (6#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:3217]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_15HAUI' [/ectf_master/pl/src/bd/system/synth/system.vhd:3394]
INFO: [Synth 8-3491] module 'system_auto_pc_4' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_4' [/ectf_master/pl/src/bd/system/synth/system.vhd:3578]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_4' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_4_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_15HAUI' (7#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:3394]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_QP40NZ' [/ectf_master/pl/src/bd/system/synth/system.vhd:4352]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_QP40NZ' (8#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:4352]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1L8TOEM' [/ectf_master/pl/src/bd/system/synth/system.vhd:4553]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1L8TOEM' (9#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:4553]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1S9BUIK' [/ectf_master/pl/src/bd/system/synth/system.vhd:4933]
INFO: [Synth 8-3491] module 'system_auto_cc_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'system_auto_cc_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:5174]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-3491] module 'system_auto_pc_5' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_5' [/ectf_master/pl/src/bd/system/synth/system.vhd:5219]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_5' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1S9BUIK' (10#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:4933]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_KIK8FH' [/ectf_master/pl/src/bd/system/synth/system.vhd:5315]
INFO: [Synth 8-3491] module 'system_auto_cc_1' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_cc_1_stub.vhdl:5' bound to instance 'auto_cc' of component 'system_auto_cc_1' [/ectf_master/pl/src/bd/system/synth/system.vhd:5434]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_1' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_cc_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_auto_pc_6' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_6' [/ectf_master/pl/src/bd/system/synth/system.vhd:5457]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_6' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_6_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_KIK8FH' (11#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:5315]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_1DYC6HK' [/ectf_master/pl/src/bd/system/synth/system.vhd:5566]
INFO: [Synth 8-3491] module 'system_auto_cc_2' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_cc_2_stub.vhdl:5' bound to instance 'auto_cc' of component 'system_auto_cc_2' [/ectf_master/pl/src/bd/system/synth/system.vhd:5788]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_2' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_cc_2_stub.vhdl:85]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_1DYC6HK' (12#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:5566]
INFO: [Synth 8-3491] module 'system_xbar_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'system_xbar_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:8215]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'system_mb_axi_mem_interconnect_0_0' (13#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:6212]
INFO: [Synth 8-3491] module 'system_mb_dma_axi_bram_ctrl_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_mb_dma_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'mb_dma_axi_bram_ctrl_0' of component 'system_mb_dma_axi_bram_ctrl_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:14381]
INFO: [Synth 8-638] synthesizing module 'system_mb_dma_axi_bram_ctrl_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_mb_dma_axi_bram_ctrl_0_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'system_mdm_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_mdm_0_0_stub.vhdl:5' bound to instance 'mdm_0' of component 'system_mdm_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:14428]
INFO: [Synth 8-638] synthesizing module 'system_mdm_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_mdm_0_0_stub.vhdl:91]
INFO: [Synth 8-3491] module 'system_microblaze_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'system_microblaze_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:14511]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_microblaze_0_0_stub.vhdl:86]
INFO: [Synth 8-3491] module 'system_proc_sys_reset_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'system_proc_sys_reset_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:14589]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_proc_sys_reset_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'system_proc_sys_reset_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:14602]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_processing_system7_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'system_processing_system7_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:14615]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_processing_system7_0_0_stub.vhdl:136]
INFO: [Synth 8-638] synthesizing module 'system_ps7_0_axi_periph_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:9250]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1H7AUOX' [/ectf_master/pl/src/bd/system/synth/system.vhd:79]
INFO: [Synth 8-3491] module 'system_auto_pc_7' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_7_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_7' [/ectf_master/pl/src/bd/system/synth/system.vhd:263]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_7' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_7_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1H7AUOX' (14#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:79]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_4Y7TYO' [/ectf_master/pl/src/bd/system/synth/system.vhd:1141]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_4Y7TYO' (15#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_FKL2TE' [/ectf_master/pl/src/bd/system/synth/system.vhd:1531]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_FKL2TE' (16#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:1531]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_15QZ4LV' [/ectf_master/pl/src/bd/system/synth/system.vhd:1720]
INFO: [Synth 8-3491] module 'system_auto_pc_8' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_8_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_8' [/ectf_master/pl/src/bd/system/synth/system.vhd:1904]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_8' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_8_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_15QZ4LV' (17#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:1720]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_TUCI1Y' [/ectf_master/pl/src/bd/system/synth/system.vhd:2697]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_TUCI1Y' (18#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:2697]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1IWS6WN' [/ectf_master/pl/src/bd/system/synth/system.vhd:2886]
INFO: [Synth 8-3491] module 'system_auto_pc_9' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_9_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_9' [/ectf_master/pl/src/bd/system/synth/system.vhd:3070]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_9' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_9_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1IWS6WN' (19#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:2886]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1TJ5H51' [/ectf_master/pl/src/bd/system/synth/system.vhd:3733]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1TJ5H51' (20#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:3733]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_11SE3QO' [/ectf_master/pl/src/bd/system/synth/system.vhd:3941]
INFO: [Synth 8-3491] module 'system_auto_pc_10' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_10_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_10' [/ectf_master/pl/src/bd/system/synth/system.vhd:4182]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_10' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_auto_pc_10_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_11SE3QO' (21#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:3941]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_AN2PCX' [/ectf_master/pl/src/bd/system/synth/system.vhd:4754]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_AN2PCX' (22#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:4754]
INFO: [Synth 8-3491] module 'system_xbar_1' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'system_xbar_1' [/ectf_master/pl/src/bd/system/synth/system.vhd:10961]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'system_ps7_0_axi_periph_0' (23#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:9250]
INFO: [Synth 8-3491] module 'system_rgb_PWM_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_rgb_PWM_0_0_stub.vhdl:5' bound to instance 'rgb_PWM_0' of component 'system_rgb_PWM_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15047]
INFO: [Synth 8-638] synthesizing module 'system_rgb_PWM_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_rgb_PWM_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'system_rst_ps7_0_100M_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'system_rst_ps7_0_100M_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15072]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_100M_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_share_axi_bram_ctrl_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_share_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'share_axi_bram_ctrl_0' of component 'system_share_axi_bram_ctrl_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15085]
INFO: [Synth 8-638] synthesizing module 'system_share_axi_bram_ctrl_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_share_axi_bram_ctrl_0_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'system_share_axi_bram_ctrl_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_share_axi_bram_ctrl_1_0_stub.vhdl:5' bound to instance 'share_axi_bram_ctrl_1' of component 'system_share_axi_bram_ctrl_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15132]
INFO: [Synth 8-638] synthesizing module 'system_share_axi_bram_ctrl_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_share_axi_bram_ctrl_1_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'system_share_blk_mem_gen_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_share_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'share_blk_mem_gen_1' of component 'system_share_blk_mem_gen_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15179]
INFO: [Synth 8-638] synthesizing module 'system_share_blk_mem_gen_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_share_blk_mem_gen_1_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'system_xadc_wiz_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'system_xadc_wiz_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15200]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xadc_wiz_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'system_xlconcat_2_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xlconcat_2_0_stub.vhdl:5' bound to instance 'xlconcat_2' of component 'system_xlconcat_2_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15255]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_2_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xlconcat_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'system_xlconstant_0_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'system_xlconstant_0_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15262]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'system_xlconstant_1_0' declared at '/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'system_xlconstant_1_0' [/ectf_master/pl/src/bd/system/synth/system.vhd:15266]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_1_0' [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/realtime/system_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'system' (24#1) [/ectf_master/pl/src/bd/system/synth/system.vhd:11729]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (25#1) [/ectf_master/pl/src/bd/system/hdl/system_wrapper.vhd:66]
WARNING: [Synth 8-3331] design s01_couplers_imp_AN2PCX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_AN2PCX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_AN2PCX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_AN2PCX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_11SE3QO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_11SE3QO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_11SE3QO has unconnected port M_AXI_bid[12]
WARNING: [Synth 8-3331] design s00_couplers_imp_11SE3QO has unconnected port M_AXI_rid[12]
WARNING: [Synth 8-3331] design m06_couplers_imp_1TJ5H51 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1TJ5H51 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1TJ5H51 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1TJ5H51 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1IWS6WN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1IWS6WN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_TUCI1Y has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_TUCI1Y has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_TUCI1Y has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_TUCI1Y has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_15QZ4LV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_15QZ4LV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_FKL2TE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_FKL2TE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_FKL2TE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_FKL2TE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_4Y7TYO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_4Y7TYO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_4Y7TYO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_4Y7TYO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1H7AUOX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1H7AUOX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1L8TOEM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1L8TOEM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1L8TOEM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1L8TOEM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_QP40NZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_QP40NZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_QP40NZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_QP40NZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_15HAUI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_15HAUI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_CQUEHK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_CQUEHK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_CQUEHK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_CQUEHK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_10HSSAX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_10HSSAX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_Z3IX4S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_Z3IX4S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1LQIX7X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1LQIX7X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1LQIX7X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1LQIX7X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1XBVZ33 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1XBVZ33 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OC4YJ2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OC4YJ2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OC4YJ2 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_OC4YJ2 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_OC4YJ2 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_OC4YJ2 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_OC4YJ2 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_OC4YJ2 has unconnected port M_AXI_rid[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.703 ; gain = 154.500 ; free physical = 1551 ; free virtual = 10355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.703 ; gain = 154.500 ; free physical = 1557 ; free virtual = 10361
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp45/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/axi_dma_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp45/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/axi_dma_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp46/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp46/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp47/system_axis_data_fifo_0_0_in_context.xdc] for cell 'system_i/axis_data_fifo_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp47/system_axis_data_fifo_0_0_in_context.xdc] for cell 'system_i/axis_data_fifo_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp48/system_blk_mem_gen_0_0_in_context.xdc] for cell 'system_i/blk_mem_gen_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp48/system_blk_mem_gen_0_0_in_context.xdc] for cell 'system_i/blk_mem_gen_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp49/system_clk_wiz_25M_0_in_context.xdc] for cell 'system_i/clk_wiz_25M'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp49/system_clk_wiz_25M_0_in_context.xdc] for cell 'system_i/clk_wiz_25M'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp50/system_data_lmb_bram_if_cntlr_1_0_in_context.xdc] for cell 'system_i/data_lmb_bram_if_cntlr_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp50/system_data_lmb_bram_if_cntlr_1_0_in_context.xdc] for cell 'system_i/data_lmb_bram_if_cntlr_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp51/system_data_lmb_v10_1_0_in_context.xdc] for cell 'system_i/data_lmb_v10_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp51/system_data_lmb_v10_1_0_in_context.xdc] for cell 'system_i/data_lmb_v10_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp52/system_dma_axi_bram_ctrl_1_0_in_context.xdc] for cell 'system_i/dma_axi_bram_ctrl_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp52/system_dma_axi_bram_ctrl_1_0_in_context.xdc] for cell 'system_i/dma_axi_bram_ctrl_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp53/system_dma_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/dma_blk_mem_gen_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp53/system_dma_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/dma_blk_mem_gen_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp54/system_fifo_count_axi_gpio_0_0_in_context.xdc] for cell 'system_i/fifo_count_axi_gpio_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp54/system_fifo_count_axi_gpio_0_0_in_context.xdc] for cell 'system_i/fifo_count_axi_gpio_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp55/system_i2s_output_1_0_in_context.xdc] for cell 'system_i/i2s_output_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp55/system_i2s_output_1_0_in_context.xdc] for cell 'system_i/i2s_output_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp56/system_data_lmb_bram_if_cntlr_1_0_in_context.xdc] for cell 'system_i/ins_lmb_bram_if_cntlr_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp56/system_data_lmb_bram_if_cntlr_1_0_in_context.xdc] for cell 'system_i/ins_lmb_bram_if_cntlr_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp57/system_data_lmb_v10_1_0_in_context.xdc] for cell 'system_i/ins_lmb_v10_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp57/system_data_lmb_v10_1_0_in_context.xdc] for cell 'system_i/ins_lmb_v10_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp58/system_int_axi_gpio_0_0_in_context.xdc] for cell 'system_i/int_axi_gpio_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp58/system_int_axi_gpio_0_0_in_context.xdc] for cell 'system_i/int_axi_gpio_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp59/system_mb_dma_axi_bram_ctrl_0_0_in_context.xdc] for cell 'system_i/mb_dma_axi_bram_ctrl_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp59/system_mb_dma_axi_bram_ctrl_0_0_in_context.xdc] for cell 'system_i/mb_dma_axi_bram_ctrl_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp60/system_mdm_0_0_in_context.xdc] for cell 'system_i/mdm_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp60/system_mdm_0_0_in_context.xdc] for cell 'system_i/mdm_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp61/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp61/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp62/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp62/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp64/system_rgb_PWM_0_0_in_context.xdc] for cell 'system_i/rgb_PWM_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp64/system_rgb_PWM_0_0_in_context.xdc] for cell 'system_i/rgb_PWM_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp65/system_rst_ps7_0_100M_0_in_context.xdc] for cell 'system_i/rst_ps7_0_100M'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp65/system_rst_ps7_0_100M_0_in_context.xdc] for cell 'system_i/rst_ps7_0_100M'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp66/system_share_axi_bram_ctrl_0_0_in_context.xdc] for cell 'system_i/share_axi_bram_ctrl_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp66/system_share_axi_bram_ctrl_0_0_in_context.xdc] for cell 'system_i/share_axi_bram_ctrl_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp67/system_share_axi_bram_ctrl_1_0_in_context.xdc] for cell 'system_i/share_axi_bram_ctrl_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp67/system_share_axi_bram_ctrl_1_0_in_context.xdc] for cell 'system_i/share_axi_bram_ctrl_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp68/system_share_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/share_blk_mem_gen_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp68/system_share_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/share_blk_mem_gen_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp69/system_xadc_wiz_0_0_in_context.xdc] for cell 'system_i/xadc_wiz_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp69/system_xadc_wiz_0_0_in_context.xdc] for cell 'system_i/xadc_wiz_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp70/system_xlconcat_2_0_in_context.xdc] for cell 'system_i/xlconcat_2'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp70/system_xlconcat_2_0_in_context.xdc] for cell 'system_i/xlconcat_2'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp71/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp71/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp72/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp72/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp73/system_xbar_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp73/system_xbar_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp74/system_xbar_0_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/xbar'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp74/system_xbar_0_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/xbar'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp75/system_proc_sys_reset_1_0_in_context.xdc] for cell 'system_i/proc_sys_reset_1'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp75/system_proc_sys_reset_1_0_in_context.xdc] for cell 'system_i/proc_sys_reset_1'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp76/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp76/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp77/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp77/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp78/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp78/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp79/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp79/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp80/system_auto_pc_4_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp80/system_auto_pc_4_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp81/system_auto_pc_4_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp81/system_auto_pc_4_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp82/system_auto_pc_4_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp82/system_auto_pc_4_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp83/system_auto_pc_4_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp83/system_auto_pc_4_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp84/system_auto_pc_0_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp84/system_auto_pc_0_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp85/system_auto_cc_2_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s04_couplers/auto_cc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp85/system_auto_cc_2_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s04_couplers/auto_cc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp86/system_auto_cc_1_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s03_couplers/auto_cc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp86/system_auto_cc_1_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s03_couplers/auto_cc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp87/system_auto_pc_6_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s03_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp87/system_auto_pc_6_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s03_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp88/system_auto_cc_0_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s02_couplers/auto_cc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp88/system_auto_cc_0_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s02_couplers/auto_cc'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp89/system_auto_pc_5_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s02_couplers/auto_pc'
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp89/system_auto_pc_5_in_context.xdc] for cell 'system_i/mb_axi_mem_interconnect_0/s02_couplers/auto_pc'
Parsing XDC File [/ectf_master/pl/src/constraints/Cora-Z7-Master.xdc]
Finished Parsing XDC File [/ectf_master/pl/src/constraints/Cora-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ectf_master/pl/src/constraints/Cora-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1668.148 ; gain = 0.000 ; free physical = 1104 ; free virtual = 10013
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_dma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '9.912', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_i/axis_data_fifo_0' at clock pin 'm_axis_aclk' is different from the actual clock period '40.708', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '7.080', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/dma_blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '9.912', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/fifo_count_axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '9.912', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/int_axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '9.912', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/share_blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '9.912', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/xadc_wiz_0' at clock pin 's_axi_aclk' is different from the actual clock period '9.912', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1235 ; free virtual = 10101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1235 ; free virtual = 10101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk50. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp49/system_clk_wiz_25M_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk50. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp49/system_clk_wiz_25M_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /ectf_master/pl/proj/test/test.runs/synth_1/.Xil/Vivado-11390-ssg1/dcp63/system_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_25M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/data_lmb_bram_if_cntlr_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/data_lmb_v10_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/dma_axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/dma_blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/fifo_count_axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/i2s_output_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ins_lmb_bram_if_cntlr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ins_lmb_v10_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/int_axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/s02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/s03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/s03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/s04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_axi_mem_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_dma_axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rgb_PWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/share_axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/share_axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/share_blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1238 ; free virtual = 10104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1237 ; free virtual = 10103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M00_AXI_bid[5]
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M00_AXI_rid[5]
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M00_AXI_rid[4]
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M00_AXI_rid[3]
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_mb_axi_mem_interconnect_0_0 has unconnected port S00_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1236 ; free virtual = 10102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_25M/clk_bus' to pin 'system_i/clk_wiz_25M/bbstub_clk_bus/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_25M/clk_codec' to pin 'system_i/clk_wiz_25M/bbstub_clk_codec/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_25M/clk_mb' to pin 'system_i/clk_wiz_25M/bbstub_clk_mb/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/data_lmb_bram_if_cntlr_1/BRAM_Clk_A' to pin 'system_i/data_lmb_bram_if_cntlr_1/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/dma_axi_bram_ctrl_1/bram_clk_a' to pin 'system_i/dma_axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ins_lmb_bram_if_cntlr_0/BRAM_Clk_A' to pin 'system_i/ins_lmb_bram_if_cntlr_0/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mb_dma_axi_bram_ctrl_0/bram_clk_a' to pin 'system_i/mb_dma_axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_0/Dbg_Clk_0' to pin 'system_i/mdm_0/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_0/Dbg_Update_0' to pin 'system_i/mdm_0/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/processing_system7_0/FCLK_CLK0' to pin 'system_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/share_axi_bram_ctrl_0/bram_clk_a' to pin 'system_i/share_axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/share_axi_bram_ctrl_1/bram_clk_a' to pin 'system_i/share_axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 12 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1092 ; free virtual = 9980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:04 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1091 ; free virtual = 9979
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1089 ; free virtual = 9978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1088 ; free virtual = 9977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1088 ; free virtual = 9977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1088 ; free virtual = 9976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1088 ; free virtual = 9976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1087 ; free virtual = 9975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1087 ; free virtual = 9975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |system_xbar_0                     |         1|
|2     |system_auto_pc_0                  |         1|
|3     |system_auto_pc_1                  |         1|
|4     |system_auto_pc_2                  |         1|
|5     |system_auto_pc_3                  |         1|
|6     |system_auto_pc_4                  |         1|
|7     |system_auto_cc_0                  |         1|
|8     |system_auto_pc_5                  |         1|
|9     |system_auto_cc_1                  |         1|
|10    |system_auto_pc_6                  |         1|
|11    |system_auto_cc_2                  |         1|
|12    |system_xbar_1                     |         1|
|13    |system_auto_pc_7                  |         1|
|14    |system_auto_pc_8                  |         1|
|15    |system_auto_pc_9                  |         1|
|16    |system_auto_pc_10                 |         1|
|17    |system_axi_dma_0_0                |         1|
|18    |system_axi_intc_0_0               |         1|
|19    |system_axis_data_fifo_0_0         |         1|
|20    |system_blk_mem_gen_0_0            |         1|
|21    |system_clk_wiz_25M_0              |         1|
|22    |system_data_lmb_bram_if_cntlr_1_0 |         1|
|23    |system_data_lmb_v10_1_0           |         1|
|24    |system_dma_axi_bram_ctrl_1_0      |         1|
|25    |system_dma_blk_mem_gen_1_0        |         1|
|26    |system_fifo_count_axi_gpio_0_0    |         1|
|27    |system_i2s_output_1_0             |         1|
|28    |system_ins_lmb_bram_if_cntlr_0_0  |         1|
|29    |system_ins_lmb_v10_0_0            |         1|
|30    |system_int_axi_gpio_0_0           |         1|
|31    |system_mb_dma_axi_bram_ctrl_0_0   |         1|
|32    |system_mdm_0_0                    |         1|
|33    |system_microblaze_0_0             |         1|
|34    |system_proc_sys_reset_0_0         |         1|
|35    |system_proc_sys_reset_1_0         |         1|
|36    |system_processing_system7_0_0     |         1|
|37    |system_rgb_PWM_0_0                |         1|
|38    |system_rst_ps7_0_100M_0           |         1|
|39    |system_share_axi_bram_ctrl_0_0    |         1|
|40    |system_share_axi_bram_ctrl_1_0    |         1|
|41    |system_share_blk_mem_gen_1_0      |         1|
|42    |system_xadc_wiz_0_0               |         1|
|43    |system_xlconcat_2_0               |         1|
|44    |system_xlconstant_0_0             |         1|
|45    |system_xlconstant_1_0             |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |system_auto_cc_0_bbox_19                 |     1|
|2     |system_auto_cc_1_bbox_21                 |     1|
|3     |system_auto_cc_2_bbox_23                 |     1|
|4     |system_auto_pc_0_bbox_14                 |     1|
|5     |system_auto_pc_10_bbox_34                |     1|
|6     |system_auto_pc_1_bbox_15                 |     1|
|7     |system_auto_pc_2_bbox_16                 |     1|
|8     |system_auto_pc_3_bbox_17                 |     1|
|9     |system_auto_pc_4_bbox_18                 |     1|
|10    |system_auto_pc_5_bbox_20                 |     1|
|11    |system_auto_pc_6_bbox_22                 |     1|
|12    |system_auto_pc_7_bbox_31                 |     1|
|13    |system_auto_pc_8_bbox_32                 |     1|
|14    |system_auto_pc_9_bbox_33                 |     1|
|15    |system_axi_dma_0_0_bbox_0                |     1|
|16    |system_axi_intc_0_0_bbox_1               |     1|
|17    |system_axis_data_fifo_0_0_bbox_2         |     1|
|18    |system_blk_mem_gen_0_0_bbox_3            |     1|
|19    |system_clk_wiz_25M_0_bbox_4              |     1|
|20    |system_data_lmb_bram_if_cntlr_1_0_bbox_5 |     1|
|21    |system_data_lmb_v10_1_0_bbox_6           |     1|
|22    |system_dma_axi_bram_ctrl_1_0_bbox_7      |     1|
|23    |system_dma_blk_mem_gen_1_0_bbox_8        |     1|
|24    |system_fifo_count_axi_gpio_0_0_bbox_9    |     1|
|25    |system_i2s_output_1_0_bbox_10            |     1|
|26    |system_ins_lmb_bram_if_cntlr_0_0_bbox_11 |     1|
|27    |system_ins_lmb_v10_0_0_bbox_12           |     1|
|28    |system_int_axi_gpio_0_0_bbox_13          |     1|
|29    |system_mb_dma_axi_bram_ctrl_0_0_bbox_25  |     1|
|30    |system_mdm_0_0_bbox_26                   |     1|
|31    |system_microblaze_0_0_bbox_27            |     1|
|32    |system_proc_sys_reset_0_0_bbox_28        |     1|
|33    |system_proc_sys_reset_1_0_bbox_29        |     1|
|34    |system_processing_system7_0_0_bbox_30    |     1|
|35    |system_rgb_PWM_0_0_bbox_36               |     1|
|36    |system_rst_ps7_0_100M_0_bbox_37          |     1|
|37    |system_share_axi_bram_ctrl_0_0_bbox_38   |     1|
|38    |system_share_axi_bram_ctrl_1_0_bbox_39   |     1|
|39    |system_share_blk_mem_gen_1_0_bbox_40     |     1|
|40    |system_xadc_wiz_0_0_bbox_41              |     1|
|41    |system_xbar_0_bbox_24                    |     1|
|42    |system_xbar_1_bbox_35                    |     1|
|43    |system_xlconcat_2_0_bbox_42              |     1|
|44    |system_xlconstant_0_0_bbox_43            |     1|
|45    |system_xlconstant_1_0_bbox_44            |     1|
|46    |IBUF                                     |    20|
|47    |OBUF                                     |    10|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------+------+
|      |Instance                      |Module                             |Cells |
+------+------------------------------+-----------------------------------+------+
|1     |top                           |                                   |  7758|
|2     |  system_i                    |system                             |  7728|
|3     |    mb_axi_mem_interconnect_0 |system_mb_axi_mem_interconnect_0_0 |  3008|
|4     |      m00_couplers            |m00_couplers_imp_OC4YJ2            |   207|
|5     |      m01_couplers            |m01_couplers_imp_1XBVZ33           |   159|
|6     |      m03_couplers            |m03_couplers_imp_Z3IX4S            |   159|
|7     |      m04_couplers            |m04_couplers_imp_10HSSAX           |   159|
|8     |      m06_couplers            |m06_couplers_imp_15HAUI            |   159|
|9     |      s02_couplers            |s02_couplers_imp_1S9BUIK           |   357|
|10    |      s03_couplers            |s03_couplers_imp_KIK8FH            |   172|
|11    |      s04_couplers            |s04_couplers_imp_1DYC6HK           |   206|
|12    |    ps7_0_axi_periph          |system_ps7_0_axi_periph_0          |  2257|
|13    |      m00_couplers            |m00_couplers_imp_1H7AUOX           |   179|
|14    |      m03_couplers            |m03_couplers_imp_15QZ4LV           |   179|
|15    |      m05_couplers            |m05_couplers_imp_1IWS6WN           |   179|
|16    |      s00_couplers            |s00_couplers_imp_11SE3QO           |   254|
+------+------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1668.148 ; gain = 473.945 ; free physical = 1087 ; free virtual = 9975
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1668.148 ; gain = 154.500 ; free physical = 1142 ; free virtual = 10031
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1668.156 ; gain = 473.945 ; free physical = 1150 ; free virtual = 10038
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
170 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 1668.156 ; gain = 493.082 ; free physical = 1128 ; free virtual = 10018
INFO: [Common 17-1381] The checkpoint '/ectf_master/pl/proj/test/test.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1668.156 ; gain = 0.000 ; free physical = 1277 ; free virtual = 10168
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 20:50:49 2020...
