
*** Running vivado
    with args -log fetch_memp_pila.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fetch_memp_pila.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fetch_memp_pila.tcl -notrace
Command: synth_design -top fetch_memp_pila -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18748 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 362.531 ; gain = 101.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fetch_memp_pila' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:12]
	Parameter n bound to: 16 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'stack' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P7/P7.srcs/sources_1/new/pila.vhd:8' bound to instance 'pila1' of component 'stack' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:30]
INFO: [Synth 8-638] synthesizing module 'stack' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P7/P7.srcs/sources_1/new/pila.vhd:20]
	Parameter n bound to: 16 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stack' (1#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P7/P7.srcs/sources_1/new/pila.vhd:20]
	Parameter p bound to: 10 - type: integer 
	Parameter d bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'memoriaPrograma' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P6.2/P6.2.srcs/sources_1/new/memoriaPrograma.vhd:7' bound to instance 'memoriaPrograma1' of component 'memoriaPrograma' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:43]
INFO: [Synth 8-638] synthesizing module 'memoriaPrograma' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P6.2/P6.2.srcs/sources_1/new/memoriaPrograma.vhd:18]
	Parameter p bound to: 10 - type: integer 
	Parameter d bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memoriaPrograma' (2#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P6.2/P6.2.srcs/sources_1/new/memoriaPrograma.vhd:18]
	Parameter p bound to: 10 - type: integer 
	Parameter d bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'memoriaDatos' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/PP6/PP6.srcs/sources_1/new/memoriaDatos.vhd:7' bound to instance 'memoriaDatos1' of component 'memoriaDatos' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:50]
INFO: [Synth 8-638] synthesizing module 'memoriaDatos' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/PP6/PP6.srcs/sources_1/new/memoriaDatos.vhd:22]
	Parameter p bound to: 10 - type: integer 
	Parameter d bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memoriaDatos' (3#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/PP6/PP6.srcs/sources_1/new/memoriaDatos.vhd:22]
INFO: [Synth 8-3491] module 'fileReg' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/Archivo de Registros.srcs/sources_1/new/fileReg.vhd:37' bound to instance 'ArchivoRegistros1' of component 'fileReg' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:60]
INFO: [Synth 8-638] synthesizing module 'fileReg' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/Archivo de Registros.srcs/sources_1/new/fileReg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'fileReg' (4#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/Archivo de Registros.srcs/sources_1/new/fileReg.vhd:48]
INFO: [Synth 8-3491] module 'ALU4B' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:4' bound to instance 'alu' of component 'ALU4B' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ALU4B' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:13]
INFO: [Synth 8-3491] module 'ALU1Bit' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU1Bit/ALU1Bit.srcs/sources_1/new/ALU1Bit.vhd:4' bound to instance 'iaux' of component 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:31]
INFO: [Synth 8-638] synthesizing module 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU1Bit/ALU1Bit.srcs/sources_1/new/ALU1Bit.vhd:10]
INFO: [Synth 8-3491] module 'Sumador1B' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P1/Sumador1bit/Sumador1bit.srcs/sources_1/new/Sumador1B.vhd:13' bound to instance 'sumador' of component 'Sumador1B' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU1Bit/ALU1Bit.srcs/sources_1/new/ALU1Bit.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Sumador1B' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P1/Sumador1bit/Sumador1bit.srcs/sources_1/new/Sumador1B.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Sumador1B' (5#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P1/Sumador1bit/Sumador1bit.srcs/sources_1/new/Sumador1B.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ALU1Bit' (6#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU1Bit/ALU1Bit.srcs/sources_1/new/ALU1Bit.vhd:10]
INFO: [Synth 8-3491] module 'ALU1Bit' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU1Bit/ALU1Bit.srcs/sources_1/new/ALU1Bit.vhd:4' bound to instance 'iaux' of component 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:31]
INFO: [Synth 8-3491] module 'ALU1Bit' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU1Bit/ALU1Bit.srcs/sources_1/new/ALU1Bit.vhd:4' bound to instance 'iaux' of component 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:31]
INFO: [Synth 8-3491] module 'ALU1Bit' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU1Bit/ALU1Bit.srcs/sources_1/new/ALU1Bit.vhd:4' bound to instance 'iaux' of component 'ALU1Bit' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ALU4B' (7#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P4/ALU4B/ALU4B.srcs/sources_1/new/ALU4B.vhd:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_sdmd_reg' and it is trimmed from '16' to '10' bits. [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:52]
WARNING: [Synth 8-3848] Net PC_OUT in module/entity fetch_memp_pila does not have driver. [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:9]
WARNING: [Synth 8-3848] Net read_data_2 in module/entity fetch_memp_pila does not have driver. [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:16]
WARNING: [Synth 8-3848] Net clk in module/entity fetch_memp_pila does not have driver. [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:17]
WARNING: [Synth 8-3848] Net clr in module/entity fetch_memp_pila does not have driver. [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:17]
WARNING: [Synth 8-3848] Net alu_cin in module/entity fetch_memp_pila does not have driver. [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:19]
WARNING: [Synth 8-3848] Net microcode in module/entity fetch_memp_pila does not have driver. [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fetch_memp_pila' (8#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.srcs/sources_1/new/fetch_memp_pila.vhd:12]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[15]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[14]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[13]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[12]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[11]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[10]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[9]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[8]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[7]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[6]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[5]
WARNING: [Synth 8-3331] design ALU4B has unconnected port s[4]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[15]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[14]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[13]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[12]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[11]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[10]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[9]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[8]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[7]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[6]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[5]
WARNING: [Synth 8-3331] design ALU4B has unconnected port a[4]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[15]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[14]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[13]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[12]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[11]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[10]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[9]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[8]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[7]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[6]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[5]
WARNING: [Synth 8-3331] design ALU4B has unconnected port b[4]
WARNING: [Synth 8-3331] design ALU4B has unconnected port cin
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[24]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[23]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[22]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[21]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[20]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[19]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[18]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[17]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[16]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[15]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[14]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[13]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[12]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[11]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[10]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[9]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[8]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[7]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[6]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[5]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[4]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[3]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[2]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[1]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[0]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[15]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[14]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[13]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[12]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[11]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[10]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[9]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[8]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[7]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[6]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[5]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[4]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[3]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[2]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[1]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_IN[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 418.859 ; gain = 157.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 418.859 ; gain = 157.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 418.859 ; gain = 157.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "registros_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registros_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 455.348 ; gain = 193.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               16 Bit    Registers := 24    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 134   
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fetch_memp_pila 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module stack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
	   2 Input      3 Bit        Muxes := 1     
Module fileReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 80    
Module Sumador1B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module ALU1Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module ALU4B 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[24]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[23]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[22]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[21]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[20]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[19]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[18]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[17]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[16]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[15]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[14]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[13]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[12]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[11]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[10]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[9]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[8]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[7]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[6]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[5]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[4]
WARNING: [Synth 8-3331] design fetch_memp_pila has unconnected port PC_OUT[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+--------------------------------+---------------+----------------+
|Module Name     | RTL Object                     | Depth x Width | Implemented As | 
+----------------+--------------------------------+---------------+----------------+
|memoriaPrograma | rom_memory[0]                  | 1024x25       | LUT            | 
|fetch_memp_pila | memoriaPrograma1/rom_memory[0] | 1024x25       | LUT            | 
+----------------+--------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    25|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    25|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 596.262 ; gain = 334.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 674.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 674.773 ; gain = 426.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 674.773 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P8/P8.runs/synth_1/fetch_memp_pila.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fetch_memp_pila_utilization_synth.rpt -pb fetch_memp_pila_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 20 20:48:07 2021...
