{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686409823171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686409823171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 23:10:23 2023 " "Processing started: Sat Jun 10 23:10:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686409823171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686409823171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demosaic -c demosaic " "Command: quartus_map --read_settings_files=on --write_settings_files=off demosaic -c demosaic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686409823171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686409823351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686409823351 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testfixture.v(48) " "Verilog HDL warning at testfixture.v(48): extended using \"x\" or \"z\"" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686409828131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testfixture.v(49) " "Verilog HDL warning at testfixture.v(49): extended using \"x\" or \"z\"" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686409828131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testfixture.v(50) " "Verilog HDL warning at testfixture.v(50): extended using \"x\" or \"z\"" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686409828131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testfixture.v(51) " "Verilog HDL warning at testfixture.v(51): extended using \"x\" or \"z\"" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686409828131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testfixture.v(90) " "Verilog HDL warning at testfixture.v(90): extended using \"x\" or \"z\"" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686409828131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testfixture.v(112) " "Verilog HDL warning at testfixture.v(112): extended using \"x\" or \"z\"" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686409828131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testfixture.v(116) " "Verilog HDL warning at testfixture.v(116): extended using \"x\" or \"z\"" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686409828131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testfixture.v(120) " "Verilog HDL warning at testfixture.v(120): extended using \"x\" or \"z\"" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686409828131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dic/hw5/file/testfixture.v 1 1 " "Found 1 design units, including 1 entities, in source file /dic/hw5/file/testfixture.v" { { "Info" "ISGN_ENTITY_NAME" "1 testfixture " "Found entity 1: testfixture" {  } { { "../../DIC/HW5/file/testfixture.v" "" { Text "C:/DIC/HW5/file/testfixture.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686409828132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686409828132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data_in DATA_IN demosaic.v(5) " "Verilog HDL Declaration information at demosaic.v(5): object \"data_in\" differs only in case from object \"DATA_IN\" in the same scope" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686409828133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dic/hw5/file/demosaic.v 1 1 " "Found 1 design units, including 1 entities, in source file /dic/hw5/file/demosaic.v" { { "Info" "ISGN_ENTITY_NAME" "1 demosaic " "Found entity 1: demosaic" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686409828133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686409828133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demosaic " "Elaborating entity \"demosaic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686409828148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 demosaic.v(106) " "Verilog HDL assignment warning at demosaic.v(106): truncated value with size 10 to match size of target (8)" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686409828149 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 demosaic.v(110) " "Verilog HDL assignment warning at demosaic.v(110): truncated value with size 10 to match size of target (8)" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686409828149 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 demosaic.v(146) " "Verilog HDL assignment warning at demosaic.v(146): truncated value with size 10 to match size of target (8)" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686409828150 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 demosaic.v(150) " "Verilog HDL assignment warning at demosaic.v(150): truncated value with size 10 to match size of target (8)" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686409828150 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 demosaic.v(186) " "Verilog HDL assignment warning at demosaic.v(186): truncated value with size 10 to match size of target (8)" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686409828151 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 demosaic.v(190) " "Verilog HDL assignment warning at demosaic.v(190): truncated value with size 10 to match size of target (8)" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686409828151 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 demosaic.v(214) " "Verilog HDL assignment warning at demosaic.v(214): truncated value with size 10 to match size of target (8)" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686409828152 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 demosaic.v(218) " "Verilog HDL assignment warning at demosaic.v(218): truncated value with size 10 to match size of target (8)" {  } { { "../../DIC/HW5/file/demosaic.v" "" { Text "C:/DIC/HW5/file/demosaic.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686409828152 "|demosaic"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686409828902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QUARTUS_DIC/HW5/output_files/demosaic.map.smsg " "Generated suppressed messages file C:/QUARTUS_DIC/HW5/output_files/demosaic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686409829318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686409829389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686409829389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "564 " "Implemented 564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686409829420 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686409829420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686409829420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686409829420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686409829427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 23:10:29 2023 " "Processing ended: Sat Jun 10 23:10:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686409829427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686409829427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686409829427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686409829427 ""}
