

================================================================
== Vitis HLS Report for 'CNN'
================================================================
* Date:           Mon Jan 29 11:40:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.503 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96   |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s  |    16801|    54241|  0.112 ms|  0.361 ms|  16801|  54241|       no|
        |grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s  |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122     |CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3     |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      265|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|   105|    11443|    10903|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       44|    -|
|Register             |        -|     -|      261|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   105|    11704|    11212|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     4|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+------+-----+
    |grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122     |CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3     |        0|    0|    645|  1264|    0|
    |grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s  |        0|    0|    140|   176|    0|
    |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96   |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s  |       16|  102|  10658|  9443|    0|
    |mul_32ns_32ns_126_1_1_U64                                                      |mul_32ns_32ns_126_1_1                                               |        0|    3|      0|    20|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+------+-----+
    |Total                                                                          |                                                                    |       16|  105|  11443| 10903|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_187_p2            |         +|   0|  0|  40|          33|           1|
    |add_ln118_fu_152_p2              |         +|   0|  0|  40|          33|           1|
    |empty_37_fu_180_p2               |      icmp|   0|  0|  20|          32|           1|
    |empty_fu_146_p2                  |      icmp|   0|  0|  20|          32|           1|
    |icmp_fu_253_p2                   |      icmp|   0|  0|  19|          31|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln118_1_fu_207_p3         |    select|   0|  0|  62|           1|          63|
    |select_ln118_fu_172_p3           |    select|   0|  0|  62|           1|          63|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 265|         164|         132|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  26|          5|    1|          5|
    |output_conv1_o         |   9|          2|   64|        128|
    |output_conv1_o_ap_vld  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  44|          9|   66|        135|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                            Name                                            |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                   |    4|   0|    4|          0|
    |bound_reg_285                                                                               |  126|   0|  126|          0|
    |empty_37_reg_280                                                                            |    1|   0|    1|          0|
    |grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122_ap_start_reg     |    1|   0|    1|          0|
    |grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114_ap_start_reg  |    1|   0|    1|          0|
    |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96_ap_start_reg   |    1|   0|    1|          0|
    |icmp_reg_295                                                                                |    1|   0|    1|          0|
    |tmp_5_reg_290                                                                               |  126|   0|  132|          6|
    +--------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                       |  261|   0|  267|          6|
    +--------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_local_block          |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_local_deadlock       |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_clk                  |   in|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|padding                 |   in|   32|     ap_none|          padding|        scalar|
|width                   |   in|   32|     ap_none|            width|        scalar|
|hight                   |   in|   32|     ap_none|            hight|        scalar|
|image_r                 |   in|   64|     ap_none|          image_r|       pointer|
|output_conv1_i          |   in|   64|     ap_ovld|     output_conv1|       pointer|
|output_conv1_o          |  out|   64|     ap_ovld|     output_conv1|       pointer|
|output_conv1_o_ap_vld   |  out|    1|     ap_ovld|     output_conv1|       pointer|
|output_pooling1         |  out|   64|      ap_vld|  output_pooling1|       pointer|
|output_pooling1_ap_vld  |  out|    1|      ap_vld|  output_pooling1|       pointer|
|output_conv2            |   in|   64|     ap_none|     output_conv2|       pointer|
+------------------------+-----+-----+------------+-----------------+--------------+

