Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VivadoSdk2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f9f6848797d48919883233c7aeb662a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MIps_behav xil_defaultlib.sim_MIps xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/datapath.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'busA' [D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/datapath.v:56]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/signext.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm_4k
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.sim_MIps
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MIps_behav
