
PompyBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e14  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08008fc8  08008fc8  00009fc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800940c  0800940c  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800940c  0800940c  0000a40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009414  08009414  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009414  08009414  0000a414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009418  08009418  0000a418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800941c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1d4  2**0
                  CONTENTS
 10 .bss          00000964  200001d4  200001d4  0000b1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b38  20000b38  0000b1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ce1b  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002883  00000000  00000000  0001801f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ad8  00000000  00000000  0001a8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000808  00000000  00000000  0001b380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026058  00000000  00000000  0001bb88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e5b5  00000000  00000000  00041be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e090c  00000000  00000000  00050195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00130aa1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003fa0  00000000  00000000  00130ae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  00134a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008fac 	.word	0x08008fac

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	08008fac 	.word	0x08008fac

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_ADC2_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	463b      	mov	r3, r7
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001052:	4b3d      	ldr	r3, [pc, #244]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001054:	4a3d      	ldr	r2, [pc, #244]	@ (800114c <MX_ADC2_Init+0x10c>)
 8001056:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001058:	4b3b      	ldr	r3, [pc, #236]	@ (8001148 <MX_ADC2_Init+0x108>)
 800105a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800105e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001060:	4b39      	ldr	r3, [pc, #228]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8001066:	4b38      	ldr	r3, [pc, #224]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001068:	2201      	movs	r2, #1
 800106a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800106c:	4b36      	ldr	r3, [pc, #216]	@ (8001148 <MX_ADC2_Init+0x108>)
 800106e:	2201      	movs	r2, #1
 8001070:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001072:	4b35      	ldr	r3, [pc, #212]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001074:	2200      	movs	r2, #0
 8001076:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107a:	4b33      	ldr	r3, [pc, #204]	@ (8001148 <MX_ADC2_Init+0x108>)
 800107c:	2200      	movs	r2, #0
 800107e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001080:	4b31      	ldr	r3, [pc, #196]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001082:	4a33      	ldr	r2, [pc, #204]	@ (8001150 <MX_ADC2_Init+0x110>)
 8001084:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001086:	4b30      	ldr	r3, [pc, #192]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001088:	2200      	movs	r2, #0
 800108a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 5;
 800108c:	4b2e      	ldr	r3, [pc, #184]	@ (8001148 <MX_ADC2_Init+0x108>)
 800108e:	2205      	movs	r2, #5
 8001090:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001092:	4b2d      	ldr	r3, [pc, #180]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800109a:	4b2b      	ldr	r3, [pc, #172]	@ (8001148 <MX_ADC2_Init+0x108>)
 800109c:	2200      	movs	r2, #0
 800109e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010a0:	4829      	ldr	r0, [pc, #164]	@ (8001148 <MX_ADC2_Init+0x108>)
 80010a2:	f000 ffe5 	bl	8002070 <HAL_ADC_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80010ac:	f000 fbf2 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80010b0:	2304      	movs	r3, #4
 80010b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010b4:	2301      	movs	r3, #1
 80010b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80010b8:	2307      	movs	r3, #7
 80010ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010bc:	463b      	mov	r3, r7
 80010be:	4619      	mov	r1, r3
 80010c0:	4821      	ldr	r0, [pc, #132]	@ (8001148 <MX_ADC2_Init+0x108>)
 80010c2:	f001 fa65 	bl	8002590 <HAL_ADC_ConfigChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80010cc:	f000 fbe2 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010d0:	2306      	movs	r3, #6
 80010d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010d4:	2302      	movs	r3, #2
 80010d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010d8:	463b      	mov	r3, r7
 80010da:	4619      	mov	r1, r3
 80010dc:	481a      	ldr	r0, [pc, #104]	@ (8001148 <MX_ADC2_Init+0x108>)
 80010de:	f001 fa57 	bl	8002590 <HAL_ADC_ConfigChannel>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80010e8:	f000 fbd4 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80010ec:	2307      	movs	r3, #7
 80010ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80010f0:	2303      	movs	r3, #3
 80010f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010f4:	463b      	mov	r3, r7
 80010f6:	4619      	mov	r1, r3
 80010f8:	4813      	ldr	r0, [pc, #76]	@ (8001148 <MX_ADC2_Init+0x108>)
 80010fa:	f001 fa49 	bl	8002590 <HAL_ADC_ConfigChannel>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8001104:	f000 fbc6 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001108:	230e      	movs	r3, #14
 800110a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800110c:	2304      	movs	r3, #4
 800110e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001110:	463b      	mov	r3, r7
 8001112:	4619      	mov	r1, r3
 8001114:	480c      	ldr	r0, [pc, #48]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001116:	f001 fa3b 	bl	8002590 <HAL_ADC_ConfigChannel>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8001120:	f000 fbb8 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001124:	230f      	movs	r3, #15
 8001126:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001128:	2305      	movs	r3, #5
 800112a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800112c:	463b      	mov	r3, r7
 800112e:	4619      	mov	r1, r3
 8001130:	4805      	ldr	r0, [pc, #20]	@ (8001148 <MX_ADC2_Init+0x108>)
 8001132:	f001 fa2d 	bl	8002590 <HAL_ADC_ConfigChannel>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 800113c:	f000 fbaa 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200001f0 	.word	0x200001f0
 800114c:	40012100 	.word	0x40012100
 8001150:	0f000001 	.word	0x0f000001

08001154 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800115a:	463b      	mov	r3, r7
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001166:	4b7c      	ldr	r3, [pc, #496]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001168:	4a7c      	ldr	r2, [pc, #496]	@ (800135c <MX_ADC3_Init+0x208>)
 800116a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800116c:	4b7a      	ldr	r3, [pc, #488]	@ (8001358 <MX_ADC3_Init+0x204>)
 800116e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001172:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001174:	4b78      	ldr	r3, [pc, #480]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 800117a:	4b77      	ldr	r3, [pc, #476]	@ (8001358 <MX_ADC3_Init+0x204>)
 800117c:	2201      	movs	r2, #1
 800117e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001180:	4b75      	ldr	r3, [pc, #468]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001182:	2201      	movs	r2, #1
 8001184:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001186:	4b74      	ldr	r3, [pc, #464]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001188:	2200      	movs	r2, #0
 800118a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800118e:	4b72      	ldr	r3, [pc, #456]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001190:	2200      	movs	r2, #0
 8001192:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001194:	4b70      	ldr	r3, [pc, #448]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001196:	4a72      	ldr	r2, [pc, #456]	@ (8001360 <MX_ADC3_Init+0x20c>)
 8001198:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800119a:	4b6f      	ldr	r3, [pc, #444]	@ (8001358 <MX_ADC3_Init+0x204>)
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 14;
 80011a0:	4b6d      	ldr	r3, [pc, #436]	@ (8001358 <MX_ADC3_Init+0x204>)
 80011a2:	220e      	movs	r2, #14
 80011a4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011a6:	4b6c      	ldr	r3, [pc, #432]	@ (8001358 <MX_ADC3_Init+0x204>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011ae:	4b6a      	ldr	r3, [pc, #424]	@ (8001358 <MX_ADC3_Init+0x204>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011b4:	4868      	ldr	r0, [pc, #416]	@ (8001358 <MX_ADC3_Init+0x204>)
 80011b6:	f000 ff5b 	bl	8002070 <HAL_ADC_Init>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80011c0:	f000 fb68 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80011c4:	2309      	movs	r3, #9
 80011c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80011cc:	2307      	movs	r3, #7
 80011ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011d0:	463b      	mov	r3, r7
 80011d2:	4619      	mov	r1, r3
 80011d4:	4860      	ldr	r0, [pc, #384]	@ (8001358 <MX_ADC3_Init+0x204>)
 80011d6:	f001 f9db 	bl	8002590 <HAL_ADC_ConfigChannel>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80011e0:	f000 fb58 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80011e4:	230e      	movs	r3, #14
 80011e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80011e8:	2302      	movs	r3, #2
 80011ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011ec:	463b      	mov	r3, r7
 80011ee:	4619      	mov	r1, r3
 80011f0:	4859      	ldr	r0, [pc, #356]	@ (8001358 <MX_ADC3_Init+0x204>)
 80011f2:	f001 f9cd 	bl	8002590 <HAL_ADC_ConfigChannel>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 80011fc:	f000 fb4a 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001200:	230f      	movs	r3, #15
 8001202:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001204:	2303      	movs	r3, #3
 8001206:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001208:	463b      	mov	r3, r7
 800120a:	4619      	mov	r1, r3
 800120c:	4852      	ldr	r0, [pc, #328]	@ (8001358 <MX_ADC3_Init+0x204>)
 800120e:	f001 f9bf 	bl	8002590 <HAL_ADC_ConfigChannel>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 8001218:	f000 fb3c 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800121c:	2304      	movs	r3, #4
 800121e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001220:	2304      	movs	r3, #4
 8001222:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001224:	463b      	mov	r3, r7
 8001226:	4619      	mov	r1, r3
 8001228:	484b      	ldr	r0, [pc, #300]	@ (8001358 <MX_ADC3_Init+0x204>)
 800122a:	f001 f9b1 	bl	8002590 <HAL_ADC_ConfigChannel>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_ADC3_Init+0xe4>
  {
    Error_Handler();
 8001234:	f000 fb2e 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001238:	2305      	movs	r3, #5
 800123a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800123c:	2305      	movs	r3, #5
 800123e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001240:	463b      	mov	r3, r7
 8001242:	4619      	mov	r1, r3
 8001244:	4844      	ldr	r0, [pc, #272]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001246:	f001 f9a3 	bl	8002590 <HAL_ADC_ConfigChannel>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_ADC3_Init+0x100>
  {
    Error_Handler();
 8001250:	f000 fb20 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001254:	2306      	movs	r3, #6
 8001256:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001258:	2306      	movs	r3, #6
 800125a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800125c:	463b      	mov	r3, r7
 800125e:	4619      	mov	r1, r3
 8001260:	483d      	ldr	r0, [pc, #244]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001262:	f001 f995 	bl	8002590 <HAL_ADC_ConfigChannel>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_ADC3_Init+0x11c>
  {
    Error_Handler();
 800126c:	f000 fb12 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001270:	2307      	movs	r3, #7
 8001272:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001274:	2307      	movs	r3, #7
 8001276:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001278:	463b      	mov	r3, r7
 800127a:	4619      	mov	r1, r3
 800127c:	4836      	ldr	r0, [pc, #216]	@ (8001358 <MX_ADC3_Init+0x204>)
 800127e:	f001 f987 	bl	8002590 <HAL_ADC_ConfigChannel>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_ADC3_Init+0x138>
  {
    Error_Handler();
 8001288:	f000 fb04 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800128c:	2308      	movs	r3, #8
 800128e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001290:	2308      	movs	r3, #8
 8001292:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001294:	463b      	mov	r3, r7
 8001296:	4619      	mov	r1, r3
 8001298:	482f      	ldr	r0, [pc, #188]	@ (8001358 <MX_ADC3_Init+0x204>)
 800129a:	f001 f979 	bl	8002590 <HAL_ADC_ConfigChannel>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_ADC3_Init+0x154>
  {
    Error_Handler();
 80012a4:	f000 faf6 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80012a8:	230b      	movs	r3, #11
 80012aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80012ac:	2309      	movs	r3, #9
 80012ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012b0:	463b      	mov	r3, r7
 80012b2:	4619      	mov	r1, r3
 80012b4:	4828      	ldr	r0, [pc, #160]	@ (8001358 <MX_ADC3_Init+0x204>)
 80012b6:	f001 f96b 	bl	8002590 <HAL_ADC_ConfigChannel>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_ADC3_Init+0x170>
  {
    Error_Handler();
 80012c0:	f000 fae8 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80012c4:	230c      	movs	r3, #12
 80012c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80012c8:	230a      	movs	r3, #10
 80012ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012cc:	463b      	mov	r3, r7
 80012ce:	4619      	mov	r1, r3
 80012d0:	4821      	ldr	r0, [pc, #132]	@ (8001358 <MX_ADC3_Init+0x204>)
 80012d2:	f001 f95d 	bl	8002590 <HAL_ADC_ConfigChannel>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_ADC3_Init+0x18c>
  {
    Error_Handler();
 80012dc:	f000 fada 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80012e0:	230d      	movs	r3, #13
 80012e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80012e4:	230b      	movs	r3, #11
 80012e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012e8:	463b      	mov	r3, r7
 80012ea:	4619      	mov	r1, r3
 80012ec:	481a      	ldr	r0, [pc, #104]	@ (8001358 <MX_ADC3_Init+0x204>)
 80012ee:	f001 f94f 	bl	8002590 <HAL_ADC_ConfigChannel>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_ADC3_Init+0x1a8>
  {
    Error_Handler();
 80012f8:	f000 facc 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012fc:	2301      	movs	r3, #1
 80012fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8001300:	230c      	movs	r3, #12
 8001302:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001304:	463b      	mov	r3, r7
 8001306:	4619      	mov	r1, r3
 8001308:	4813      	ldr	r0, [pc, #76]	@ (8001358 <MX_ADC3_Init+0x204>)
 800130a:	f001 f941 	bl	8002590 <HAL_ADC_ConfigChannel>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC3_Init+0x1c4>
  {
    Error_Handler();
 8001314:	f000 fabe 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001318:	2302      	movs	r3, #2
 800131a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800131c:	230d      	movs	r3, #13
 800131e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001320:	463b      	mov	r3, r7
 8001322:	4619      	mov	r1, r3
 8001324:	480c      	ldr	r0, [pc, #48]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001326:	f001 f933 	bl	8002590 <HAL_ADC_ConfigChannel>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_ADC3_Init+0x1e0>
  {
    Error_Handler();
 8001330:	f000 fab0 	bl	8001894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001334:	2303      	movs	r3, #3
 8001336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8001338:	230e      	movs	r3, #14
 800133a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800133c:	463b      	mov	r3, r7
 800133e:	4619      	mov	r1, r3
 8001340:	4805      	ldr	r0, [pc, #20]	@ (8001358 <MX_ADC3_Init+0x204>)
 8001342:	f001 f925 	bl	8002590 <HAL_ADC_ConfigChannel>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_ADC3_Init+0x1fc>
  {
    Error_Handler();
 800134c:	f000 faa2 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000238 	.word	0x20000238
 800135c:	40012200 	.word	0x40012200
 8001360:	0f000001 	.word	0x0f000001

08001364 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08e      	sub	sp, #56	@ 0x38
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a90      	ldr	r2, [pc, #576]	@ (80015c4 <HAL_ADC_MspInit+0x260>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d17c      	bne.n	8001480 <HAL_ADC_MspInit+0x11c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	623b      	str	r3, [r7, #32]
 800138a:	4b8f      	ldr	r3, [pc, #572]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138e:	4a8e      	ldr	r2, [pc, #568]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 8001390:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001394:	6453      	str	r3, [r2, #68]	@ 0x44
 8001396:	4b8c      	ldr	r3, [pc, #560]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800139e:	623b      	str	r3, [r7, #32]
 80013a0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]
 80013a6:	4b88      	ldr	r3, [pc, #544]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	4a87      	ldr	r2, [pc, #540]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b2:	4b85      	ldr	r3, [pc, #532]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	61fb      	str	r3, [r7, #28]
 80013bc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	61bb      	str	r3, [r7, #24]
 80013c2:	4b81      	ldr	r3, [pc, #516]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a80      	ldr	r2, [pc, #512]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80013c8:	f043 0304 	orr.w	r3, r3, #4
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b7e      	ldr	r3, [pc, #504]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f003 0304 	and.w	r3, r3, #4
 80013d6:	61bb      	str	r3, [r7, #24]
 80013d8:	69bb      	ldr	r3, [r7, #24]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PC4     ------> ADC2_IN14
    PC5     ------> ADC2_IN15
    */
    GPIO_InitStruct.Pin = MUX14_OUT_Pin|MUX15_OUT_Pin|MUX16_OUT_Pin;
 80013da:	23d0      	movs	r3, #208	@ 0xd0
 80013dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013de:	2303      	movs	r3, #3
 80013e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ea:	4619      	mov	r1, r3
 80013ec:	4877      	ldr	r0, [pc, #476]	@ (80015cc <HAL_ADC_MspInit+0x268>)
 80013ee:	f002 f80b 	bl	8003408 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MUX17_OUT_Pin|MUX18_OUT_Pin;
 80013f2:	2330      	movs	r3, #48	@ 0x30
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f6:	2303      	movs	r3, #3
 80013f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001402:	4619      	mov	r1, r3
 8001404:	4872      	ldr	r0, [pc, #456]	@ (80015d0 <HAL_ADC_MspInit+0x26c>)
 8001406:	f001 ffff 	bl	8003408 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 800140a:	4b72      	ldr	r3, [pc, #456]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 800140c:	4a72      	ldr	r2, [pc, #456]	@ (80015d8 <HAL_ADC_MspInit+0x274>)
 800140e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8001410:	4b70      	ldr	r3, [pc, #448]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 8001412:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001416:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001418:	4b6e      	ldr	r3, [pc, #440]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800141e:	4b6d      	ldr	r3, [pc, #436]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 8001420:	2200      	movs	r2, #0
 8001422:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001424:	4b6b      	ldr	r3, [pc, #428]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 8001426:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800142a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800142c:	4b69      	ldr	r3, [pc, #420]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 800142e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001432:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001434:	4b67      	ldr	r3, [pc, #412]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 8001436:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800143a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800143c:	4b65      	ldr	r3, [pc, #404]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 800143e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001442:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001444:	4b63      	ldr	r3, [pc, #396]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 8001446:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800144a:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800144c:	4b61      	ldr	r3, [pc, #388]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 800144e:	2200      	movs	r2, #0
 8001450:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001452:	4860      	ldr	r0, [pc, #384]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 8001454:	f001 fc68 	bl	8002d28 <HAL_DMA_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <HAL_ADC_MspInit+0xfe>
    {
      Error_Handler();
 800145e:	f000 fa19 	bl	8001894 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a5b      	ldr	r2, [pc, #364]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 8001466:	639a      	str	r2, [r3, #56]	@ 0x38
 8001468:	4a5a      	ldr	r2, [pc, #360]	@ (80015d4 <HAL_ADC_MspInit+0x270>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800146e:	2200      	movs	r2, #0
 8001470:	2100      	movs	r1, #0
 8001472:	2012      	movs	r0, #18
 8001474:	f001 fc21 	bl	8002cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001478:	2012      	movs	r0, #18
 800147a:	f001 fc3a 	bl	8002cf2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800147e:	e09c      	b.n	80015ba <HAL_ADC_MspInit+0x256>
  else if(adcHandle->Instance==ADC3)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a55      	ldr	r2, [pc, #340]	@ (80015dc <HAL_ADC_MspInit+0x278>)
 8001486:	4293      	cmp	r3, r2
 8001488:	f040 8097 	bne.w	80015ba <HAL_ADC_MspInit+0x256>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
 8001490:	4b4d      	ldr	r3, [pc, #308]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 8001492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001494:	4a4c      	ldr	r2, [pc, #304]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 8001496:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800149a:	6453      	str	r3, [r2, #68]	@ 0x44
 800149c:	4b4a      	ldr	r3, [pc, #296]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 800149e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80014a8:	2300      	movs	r3, #0
 80014aa:	613b      	str	r3, [r7, #16]
 80014ac:	4b46      	ldr	r3, [pc, #280]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b0:	4a45      	ldr	r2, [pc, #276]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014b2:	f043 0320 	orr.w	r3, r3, #32
 80014b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b8:	4b43      	ldr	r3, [pc, #268]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014bc:	f003 0320 	and.w	r3, r3, #32
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	4b3f      	ldr	r3, [pc, #252]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014cc:	4a3e      	ldr	r2, [pc, #248]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014ce:	f043 0304 	orr.w	r3, r3, #4
 80014d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d4:	4b3c      	ldr	r3, [pc, #240]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e0:	2300      	movs	r3, #0
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	4b38      	ldr	r3, [pc, #224]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e8:	4a37      	ldr	r2, [pc, #220]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014ea:	f043 0301 	orr.w	r3, r3, #1
 80014ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f0:	4b35      	ldr	r3, [pc, #212]	@ (80015c8 <HAL_ADC_MspInit+0x264>)
 80014f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MUX0_OUT_Pin|MUX1_OUT_Pin|MUX2_OUT_Pin|MUX3_OUT_Pin
 80014fc:	f44f 63ff 	mov.w	r3, #2040	@ 0x7f8
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001502:	2303      	movs	r3, #3
 8001504:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800150a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800150e:	4619      	mov	r1, r3
 8001510:	4833      	ldr	r0, [pc, #204]	@ (80015e0 <HAL_ADC_MspInit+0x27c>)
 8001512:	f001 ff79 	bl	8003408 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MUX8_OUT_Pin|MUX9_OUT_Pin|MUX10_OUT_Pin;
 8001516:	230e      	movs	r3, #14
 8001518:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800151a:	2303      	movs	r3, #3
 800151c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001522:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001526:	4619      	mov	r1, r3
 8001528:	4829      	ldr	r0, [pc, #164]	@ (80015d0 <HAL_ADC_MspInit+0x26c>)
 800152a:	f001 ff6d 	bl	8003408 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MUX11_OUT_Pin|MUX12_OUT_Pin|MUX13_OUT_Pin;
 800152e:	230e      	movs	r3, #14
 8001530:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001532:	2303      	movs	r3, #3
 8001534:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153e:	4619      	mov	r1, r3
 8001540:	4822      	ldr	r0, [pc, #136]	@ (80015cc <HAL_ADC_MspInit+0x268>)
 8001542:	f001 ff61 	bl	8003408 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream0;
 8001546:	4b27      	ldr	r3, [pc, #156]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 8001548:	4a27      	ldr	r2, [pc, #156]	@ (80015e8 <HAL_ADC_MspInit+0x284>)
 800154a:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800154c:	4b25      	ldr	r3, [pc, #148]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 800154e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001552:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001554:	4b23      	ldr	r3, [pc, #140]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 8001556:	2200      	movs	r2, #0
 8001558:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800155a:	4b22      	ldr	r3, [pc, #136]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 800155c:	2200      	movs	r2, #0
 800155e:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001560:	4b20      	ldr	r3, [pc, #128]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 8001562:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001566:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001568:	4b1e      	ldr	r3, [pc, #120]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 800156a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800156e:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001570:	4b1c      	ldr	r3, [pc, #112]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 8001572:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001576:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001578:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 800157a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800157e:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001580:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 8001582:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001586:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001588:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 800158a:	2200      	movs	r2, #0
 800158c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800158e:	4815      	ldr	r0, [pc, #84]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 8001590:	f001 fbca 	bl	8002d28 <HAL_DMA_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <HAL_ADC_MspInit+0x23a>
      Error_Handler();
 800159a:	f000 f97b 	bl	8001894 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a10      	ldr	r2, [pc, #64]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 80015a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80015a4:	4a0f      	ldr	r2, [pc, #60]	@ (80015e4 <HAL_ADC_MspInit+0x280>)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2100      	movs	r1, #0
 80015ae:	2012      	movs	r0, #18
 80015b0:	f001 fb83 	bl	8002cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80015b4:	2012      	movs	r0, #18
 80015b6:	f001 fb9c 	bl	8002cf2 <HAL_NVIC_EnableIRQ>
}
 80015ba:	bf00      	nop
 80015bc:	3738      	adds	r7, #56	@ 0x38
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40012100 	.word	0x40012100
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020000 	.word	0x40020000
 80015d0:	40020800 	.word	0x40020800
 80015d4:	20000280 	.word	0x20000280
 80015d8:	40026440 	.word	0x40026440
 80015dc:	40012200 	.word	0x40012200
 80015e0:	40021400 	.word	0x40021400
 80015e4:	200002e0 	.word	0x200002e0
 80015e8:	40026410 	.word	0x40026410

080015ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <MX_DMA_Init+0x4c>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001638 <MX_DMA_Init+0x4c>)
 80015fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001600:	6313      	str	r3, [r2, #48]	@ 0x30
 8001602:	4b0d      	ldr	r3, [pc, #52]	@ (8001638 <MX_DMA_Init+0x4c>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2100      	movs	r1, #0
 8001612:	2038      	movs	r0, #56	@ 0x38
 8001614:	f001 fb51 	bl	8002cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001618:	2038      	movs	r0, #56	@ 0x38
 800161a:	f001 fb6a 	bl	8002cf2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	203a      	movs	r0, #58	@ 0x3a
 8001624:	f001 fb49 	bl	8002cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001628:	203a      	movs	r0, #58	@ 0x3a
 800162a:	f001 fb62 	bl	8002cf2 <HAL_NVIC_EnableIRQ>

}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40023800 	.word	0x40023800

0800163c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b08a      	sub	sp, #40	@ 0x28
 8001640:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
 8001650:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
 8001656:	4b3c      	ldr	r3, [pc, #240]	@ (8001748 <MX_GPIO_Init+0x10c>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	4a3b      	ldr	r2, [pc, #236]	@ (8001748 <MX_GPIO_Init+0x10c>)
 800165c:	f043 0310 	orr.w	r3, r3, #16
 8001660:	6313      	str	r3, [r2, #48]	@ 0x30
 8001662:	4b39      	ldr	r3, [pc, #228]	@ (8001748 <MX_GPIO_Init+0x10c>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	f003 0310 	and.w	r3, r3, #16
 800166a:	613b      	str	r3, [r7, #16]
 800166c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	4b35      	ldr	r3, [pc, #212]	@ (8001748 <MX_GPIO_Init+0x10c>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	4a34      	ldr	r2, [pc, #208]	@ (8001748 <MX_GPIO_Init+0x10c>)
 8001678:	f043 0320 	orr.w	r3, r3, #32
 800167c:	6313      	str	r3, [r2, #48]	@ 0x30
 800167e:	4b32      	ldr	r3, [pc, #200]	@ (8001748 <MX_GPIO_Init+0x10c>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	f003 0320 	and.w	r3, r3, #32
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	4b2e      	ldr	r3, [pc, #184]	@ (8001748 <MX_GPIO_Init+0x10c>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a2d      	ldr	r2, [pc, #180]	@ (8001748 <MX_GPIO_Init+0x10c>)
 8001694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b2b      	ldr	r3, [pc, #172]	@ (8001748 <MX_GPIO_Init+0x10c>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	4b27      	ldr	r3, [pc, #156]	@ (8001748 <MX_GPIO_Init+0x10c>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a26      	ldr	r2, [pc, #152]	@ (8001748 <MX_GPIO_Init+0x10c>)
 80016b0:	f043 0304 	orr.w	r3, r3, #4
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b24      	ldr	r3, [pc, #144]	@ (8001748 <MX_GPIO_Init+0x10c>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0304 	and.w	r3, r3, #4
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	603b      	str	r3, [r7, #0]
 80016c6:	4b20      	ldr	r3, [pc, #128]	@ (8001748 <MX_GPIO_Init+0x10c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	4a1f      	ldr	r2, [pc, #124]	@ (8001748 <MX_GPIO_Init+0x10c>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001748 <MX_GPIO_Init+0x10c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, S3_Pin|S2_Pin|S1_Pin|S0_Pin, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	2178      	movs	r1, #120	@ 0x78
 80016e2:	481a      	ldr	r0, [pc, #104]	@ (800174c <MX_GPIO_Init+0x110>)
 80016e4:	f002 f83c 	bl	8003760 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : S3_Pin S2_Pin S1_Pin S0_Pin */
  GPIO_InitStruct.Pin = S3_Pin|S2_Pin|S1_Pin|S0_Pin;
 80016e8:	2378      	movs	r3, #120	@ 0x78
 80016ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	4813      	ldr	r0, [pc, #76]	@ (800174c <MX_GPIO_Init+0x110>)
 8001700:	f001 fe82 	bl	8003408 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin SW1_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|SW1_Pin;
 8001704:	2303      	movs	r3, #3
 8001706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001708:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800170c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800170e:	2301      	movs	r3, #1
 8001710:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	480c      	ldr	r0, [pc, #48]	@ (800174c <MX_GPIO_Init+0x110>)
 800171a:	f001 fe75 	bl	8003408 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	2006      	movs	r0, #6
 8001724:	f001 fac9 	bl	8002cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001728:	2006      	movs	r0, #6
 800172a:	f001 fae2 	bl	8002cf2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	2100      	movs	r1, #0
 8001732:	2007      	movs	r0, #7
 8001734:	f001 fac1 	bl	8002cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001738:	2007      	movs	r0, #7
 800173a:	f001 fada 	bl	8002cf2 <HAL_NVIC_EnableIRQ>

}
 800173e:	bf00      	nop
 8001740:	3728      	adds	r7, #40	@ 0x28
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40023800 	.word	0x40023800
 800174c:	40021000 	.word	0x40021000

08001750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001756:	f000 fbf5 	bl	8001f44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175a:	f000 f831 	bl	80017c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800175e:	f7ff ff6d 	bl	800163c <MX_GPIO_Init>
  MX_DMA_Init();
 8001762:	f7ff ff43 	bl	80015ec <MX_DMA_Init>
  MX_ADC2_Init();
 8001766:	f7ff fc6b 	bl	8001040 <MX_ADC2_Init>
  MX_ADC3_Init();
 800176a:	f7ff fcf3 	bl	8001154 <MX_ADC3_Init>
  MX_USB_OTG_FS_PCD_Init();
 800176e:	f000 f9f7 	bl	8001b60 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  SM_Init(&sensorMatrix, &hadc2, &hadc3, &hpcd_USB_OTG_FS);
 8001772:	4b0d      	ldr	r3, [pc, #52]	@ (80017a8 <main+0x58>)
 8001774:	4a0d      	ldr	r2, [pc, #52]	@ (80017ac <main+0x5c>)
 8001776:	490e      	ldr	r1, [pc, #56]	@ (80017b0 <main+0x60>)
 8001778:	480e      	ldr	r0, [pc, #56]	@ (80017b4 <main+0x64>)
 800177a:	f000 fa94 	bl	8001ca6 <SM_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  float *pos = SM_Get_XY_Position(&sensorMatrix);
 800177e:	480d      	ldr	r0, [pc, #52]	@ (80017b4 <main+0x64>)
 8001780:	f000 fb6d 	bl	8001e5e <SM_Get_XY_Position>
 8001784:	6078      	str	r0, [r7, #4]
//	  printf("X: %.2f, Y: %.2f\r\n", pos[0], pos[1]);
//	  free(pos);

	  // for live expressions
      sm_centerX = pos[0];
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a0b      	ldr	r2, [pc, #44]	@ (80017b8 <main+0x68>)
 800178c:	6013      	str	r3, [r2, #0]
      sm_centerY = pos[1];
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <main+0x6c>)
 8001794:	6013      	str	r3, [r2, #0]

      free(pos);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f003 f8a0 	bl	80048dc <free>
	  HAL_Delay(10);
 800179c:	200a      	movs	r0, #10
 800179e:	f000 fc43 	bl	8002028 <HAL_Delay>
  {
 80017a2:	bf00      	nop
 80017a4:	e7eb      	b.n	800177e <main+0x2e>
 80017a6:	bf00      	nop
 80017a8:	20000504 	.word	0x20000504
 80017ac:	20000238 	.word	0x20000238
 80017b0:	200001f0 	.word	0x200001f0
 80017b4:	20000340 	.word	0x20000340
 80017b8:	200004f8 	.word	0x200004f8
 80017bc:	200004fc 	.word	0x200004fc

080017c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b094      	sub	sp, #80	@ 0x50
 80017c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017c6:	f107 0320 	add.w	r3, r7, #32
 80017ca:	2230      	movs	r2, #48	@ 0x30
 80017cc:	2100      	movs	r1, #0
 80017ce:	4618      	mov	r0, r3
 80017d0:	f004 f8c5 	bl	800595e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e4:	2300      	movs	r3, #0
 80017e6:	60bb      	str	r3, [r7, #8]
 80017e8:	4b28      	ldr	r3, [pc, #160]	@ (800188c <SystemClock_Config+0xcc>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ec:	4a27      	ldr	r2, [pc, #156]	@ (800188c <SystemClock_Config+0xcc>)
 80017ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f4:	4b25      	ldr	r3, [pc, #148]	@ (800188c <SystemClock_Config+0xcc>)
 80017f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017fc:	60bb      	str	r3, [r7, #8]
 80017fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001800:	2300      	movs	r3, #0
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	4b22      	ldr	r3, [pc, #136]	@ (8001890 <SystemClock_Config+0xd0>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a21      	ldr	r2, [pc, #132]	@ (8001890 <SystemClock_Config+0xd0>)
 800180a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800180e:	6013      	str	r3, [r2, #0]
 8001810:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <SystemClock_Config+0xd0>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001818:	607b      	str	r3, [r7, #4]
 800181a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800181c:	2301      	movs	r3, #1
 800181e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001820:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001824:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001826:	2302      	movs	r3, #2
 8001828:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800182a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800182e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001830:	2304      	movs	r3, #4
 8001832:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001834:	23a8      	movs	r3, #168	@ 0xa8
 8001836:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001838:	2302      	movs	r3, #2
 800183a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800183c:	2307      	movs	r3, #7
 800183e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001840:	f107 0320 	add.w	r3, r7, #32
 8001844:	4618      	mov	r0, r3
 8001846:	f002 f8d7 	bl	80039f8 <HAL_RCC_OscConfig>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001850:	f000 f820 	bl	8001894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001854:	230f      	movs	r3, #15
 8001856:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001858:	2302      	movs	r3, #2
 800185a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001860:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001864:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001866:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800186a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800186c:	f107 030c 	add.w	r3, r7, #12
 8001870:	2105      	movs	r1, #5
 8001872:	4618      	mov	r0, r3
 8001874:	f002 fb38 	bl	8003ee8 <HAL_RCC_ClockConfig>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800187e:	f000 f809 	bl	8001894 <Error_Handler>
  }
}
 8001882:	bf00      	nop
 8001884:	3750      	adds	r7, #80	@ 0x50
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023800 	.word	0x40023800
 8001890:	40007000 	.word	0x40007000

08001894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001898:	b672      	cpsid	i
}
 800189a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <Error_Handler+0x8>

080018a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	4b10      	ldr	r3, [pc, #64]	@ (80018ec <HAL_MspInit+0x4c>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ae:	4a0f      	ldr	r2, [pc, #60]	@ (80018ec <HAL_MspInit+0x4c>)
 80018b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018b6:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <HAL_MspInit+0x4c>)
 80018b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	603b      	str	r3, [r7, #0]
 80018c6:	4b09      	ldr	r3, [pc, #36]	@ (80018ec <HAL_MspInit+0x4c>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	4a08      	ldr	r2, [pc, #32]	@ (80018ec <HAL_MspInit+0x4c>)
 80018cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018d2:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <HAL_MspInit+0x4c>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018da:	603b      	str	r3, [r7, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40023800 	.word	0x40023800

080018f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <NMI_Handler+0x4>

080018f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fc:	bf00      	nop
 80018fe:	e7fd      	b.n	80018fc <HardFault_Handler+0x4>

08001900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <MemManage_Handler+0x4>

08001908 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <BusFault_Handler+0x4>

08001910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <UsageFault_Handler+0x4>

08001918 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001946:	f000 fb4f 	bl	8001fe8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}

0800194e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW2_Pin);
 8001952:	2001      	movs	r0, #1
 8001954:	f001 ff1e 	bl	8003794 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}

0800195c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 8001960:	2002      	movs	r0, #2
 8001962:	f001 ff17 	bl	8003794 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001970:	4803      	ldr	r0, [pc, #12]	@ (8001980 <ADC_IRQHandler+0x14>)
 8001972:	f000 fbc0 	bl	80020f6 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8001976:	4803      	ldr	r0, [pc, #12]	@ (8001984 <ADC_IRQHandler+0x18>)
 8001978:	f000 fbbd 	bl	80020f6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200001f0 	.word	0x200001f0
 8001984:	20000238 	.word	0x20000238

08001988 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800198c:	4802      	ldr	r0, [pc, #8]	@ (8001998 <DMA2_Stream0_IRQHandler+0x10>)
 800198e:	f001 fad1 	bl	8002f34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	200002e0 	.word	0x200002e0

0800199c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80019a0:	4802      	ldr	r0, [pc, #8]	@ (80019ac <DMA2_Stream2_IRQHandler+0x10>)
 80019a2:	f001 fac7 	bl	8002f34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20000280 	.word	0x20000280

080019b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return 1;
 80019b4:	2301      	movs	r3, #1
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <_kill>:

int _kill(int pid, int sig)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ca:	f004 f82b 	bl	8005a24 <__errno>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2216      	movs	r2, #22
 80019d2:	601a      	str	r2, [r3, #0]
  return -1;
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <_exit>:

void _exit (int status)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff ffe7 	bl	80019c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019f2:	bf00      	nop
 80019f4:	e7fd      	b.n	80019f2 <_exit+0x12>

080019f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b086      	sub	sp, #24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	60f8      	str	r0, [r7, #12]
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	e00a      	b.n	8001a1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a08:	f3af 8000 	nop.w
 8001a0c:	4601      	mov	r1, r0
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	1c5a      	adds	r2, r3, #1
 8001a12:	60ba      	str	r2, [r7, #8]
 8001a14:	b2ca      	uxtb	r2, r1
 8001a16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	dbf0      	blt.n	8001a08 <_read+0x12>
  }

  return len;
 8001a26:	687b      	ldr	r3, [r7, #4]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	e009      	b.n	8001a56 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	1c5a      	adds	r2, r3, #1
 8001a46:	60ba      	str	r2, [r7, #8]
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	3301      	adds	r3, #1
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	dbf1      	blt.n	8001a42 <_write+0x12>
  }
  return len;
 8001a5e:	687b      	ldr	r3, [r7, #4]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3718      	adds	r7, #24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <_close>:

int _close(int file)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a90:	605a      	str	r2, [r3, #4]
  return 0;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <_isatty>:

int _isatty(int file)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aa8:	2301      	movs	r3, #1
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b085      	sub	sp, #20
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	60f8      	str	r0, [r7, #12]
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad8:	4a14      	ldr	r2, [pc, #80]	@ (8001b2c <_sbrk+0x5c>)
 8001ada:	4b15      	ldr	r3, [pc, #84]	@ (8001b30 <_sbrk+0x60>)
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ae4:	4b13      	ldr	r3, [pc, #76]	@ (8001b34 <_sbrk+0x64>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aec:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <_sbrk+0x64>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	@ (8001b38 <_sbrk+0x68>)
 8001af0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001af2:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <_sbrk+0x64>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d207      	bcs.n	8001b10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b00:	f003 ff90 	bl	8005a24 <__errno>
 8001b04:	4603      	mov	r3, r0
 8001b06:	220c      	movs	r2, #12
 8001b08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b0e:	e009      	b.n	8001b24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b10:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <_sbrk+0x64>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b16:	4b07      	ldr	r3, [pc, #28]	@ (8001b34 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	4a05      	ldr	r2, [pc, #20]	@ (8001b34 <_sbrk+0x64>)
 8001b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b22:	68fb      	ldr	r3, [r7, #12]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20030000 	.word	0x20030000
 8001b30:	00000400 	.word	0x00000400
 8001b34:	20000500 	.word	0x20000500
 8001b38:	20000b38 	.word	0x20000b38

08001b3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <SystemInit+0x20>)
 8001b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b46:	4a05      	ldr	r2, [pc, #20]	@ (8001b5c <SystemInit+0x20>)
 8001b48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001b64:	4b14      	ldr	r3, [pc, #80]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b66:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001b6a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001b6c:	4b12      	ldr	r3, [pc, #72]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b6e:	2204      	movs	r2, #4
 8001b70:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001b72:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b74:	2202      	movs	r2, #2
 8001b76:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001b78:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b80:	2202      	movs	r2, #2
 8001b82:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001b84:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001b90:	4b09      	ldr	r3, [pc, #36]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001b96:	4b08      	ldr	r3, [pc, #32]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001ba2:	4805      	ldr	r0, [pc, #20]	@ (8001bb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ba4:	f001 fe19 	bl	80037da <HAL_PCD_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001bae:	f7ff fe71 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000504 	.word	0x20000504

08001bbc <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08a      	sub	sp, #40	@ 0x28
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bdc:	d132      	bne.n	8001c44 <HAL_PCD_MspInit+0x88>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c4c <HAL_PCD_MspInit+0x90>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a19      	ldr	r2, [pc, #100]	@ (8001c4c <HAL_PCD_MspInit+0x90>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b17      	ldr	r3, [pc, #92]	@ (8001c4c <HAL_PCD_MspInit+0x90>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = D__Pin|D_A12_Pin;
 8001bfa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001bfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c00:	2302      	movs	r3, #2
 8001c02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c0c:	230a      	movs	r3, #10
 8001c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	4619      	mov	r1, r3
 8001c16:	480e      	ldr	r0, [pc, #56]	@ (8001c50 <HAL_PCD_MspInit+0x94>)
 8001c18:	f001 fbf6 	bl	8003408 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c4c <HAL_PCD_MspInit+0x90>)
 8001c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c20:	4a0a      	ldr	r2, [pc, #40]	@ (8001c4c <HAL_PCD_MspInit+0x90>)
 8001c22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c26:	6353      	str	r3, [r2, #52]	@ 0x34
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	4b07      	ldr	r3, [pc, #28]	@ (8001c4c <HAL_PCD_MspInit+0x90>)
 8001c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c30:	4a06      	ldr	r2, [pc, #24]	@ (8001c4c <HAL_PCD_MspInit+0x90>)
 8001c32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c36:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c38:	4b04      	ldr	r3, [pc, #16]	@ (8001c4c <HAL_PCD_MspInit+0x90>)
 8001c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001c44:	bf00      	nop
 8001c46:	3728      	adds	r7, #40	@ 0x28
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	40020000 	.word	0x40020000

08001c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001c54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c8c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c58:	f7ff ff70 	bl	8001b3c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c5c:	480c      	ldr	r0, [pc, #48]	@ (8001c90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c5e:	490d      	ldr	r1, [pc, #52]	@ (8001c94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c60:	4a0d      	ldr	r2, [pc, #52]	@ (8001c98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c64:	e002      	b.n	8001c6c <LoopCopyDataInit>

08001c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c6a:	3304      	adds	r3, #4

08001c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c70:	d3f9      	bcc.n	8001c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c72:	4a0a      	ldr	r2, [pc, #40]	@ (8001c9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c74:	4c0a      	ldr	r4, [pc, #40]	@ (8001ca0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c78:	e001      	b.n	8001c7e <LoopFillZerobss>

08001c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c7c:	3204      	adds	r2, #4

08001c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c80:	d3fb      	bcc.n	8001c7a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c82:	f003 fed5 	bl	8005a30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c86:	f7ff fd63 	bl	8001750 <main>
  bx  lr    
 8001c8a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001c8c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c94:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c98:	0800941c 	.word	0x0800941c
  ldr r2, =_sbss
 8001c9c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ca0:	20000b38 	.word	0x20000b38

08001ca4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ca4:	e7fe      	b.n	8001ca4 <CAN1_RX0_IRQHandler>

08001ca6 <SM_Init>:
#include "SensorMatrix.h"

//SensorMatrix sensorMatrix;

void SM_Init(SensorMatrix *sensorMatrix, ADC_HandleTypeDef *hadc2,
		ADC_HandleTypeDef *hadc3, PCD_HandleTypeDef *hpcd_USB_OTG_FS) {
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b084      	sub	sp, #16
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	60f8      	str	r0, [r7, #12]
 8001cae:	60b9      	str	r1, [r7, #8]
 8001cb0:	607a      	str	r2, [r7, #4]
 8001cb2:	603b      	str	r3, [r7, #0]
//	HAL_ADC_Start(hadc2);
//	HAL_ADC_Start(hadc3);
	sensorMatrix->hadc2 = hadc2;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	601a      	str	r2, [r3, #0]
	sensorMatrix->hadc3 = hadc3;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	605a      	str	r2, [r3, #4]
	sensorMatrix->hpcd_USB_OTG_FS = hpcd_USB_OTG_FS;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	609a      	str	r2, [r3, #8]

	sensorMatrix->smValuesFromADC2 = malloc(hadc2->Init.NbrOfConversion * sizeof(uint16_t));
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f002 fdfd 	bl	80048cc <malloc>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	60da      	str	r2, [r3, #12]
	sensorMatrix->smValuesFromADC3 = malloc(hadc3->Init.NbrOfConversion * sizeof(uint16_t));
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f002 fdf3 	bl	80048cc <malloc>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	461a      	mov	r2, r3
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	611a      	str	r2, [r3, #16]

	HAL_ADC_Start_DMA(hadc2, (uint32_t*)sensorMatrix->smValuesFromADC2, hadc2->Init.NbrOfConversion);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	68d9      	ldr	r1, [r3, #12]
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	68b8      	ldr	r0, [r7, #8]
 8001cfa:	f000 fb0d 	bl	8002318 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(hadc3, (uint32_t*)sensorMatrix->smValuesFromADC3, hadc3->Init.NbrOfConversion);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6919      	ldr	r1, [r3, #16]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	461a      	mov	r2, r3
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 fb05 	bl	8002318 <HAL_ADC_Start_DMA>


}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <SM_ChooseRow>:

//choose row by setting S3 to S0 pins accordingly
void SM_ChooseRow(uint8_t channel) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	71fb      	strb	r3, [r7, #7]
	uint8_t S0 = (channel >> 0) & 1;
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	73fb      	strb	r3, [r7, #15]
	uint8_t S1 = (channel >> 1) & 1;
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	085b      	lsrs	r3, r3, #1
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	73bb      	strb	r3, [r7, #14]
	uint8_t S2 = (channel >> 2) & 1;
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	089b      	lsrs	r3, r3, #2
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	737b      	strb	r3, [r7, #13]
	uint8_t S3 = (channel >> 3) & 1;
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	08db      	lsrs	r3, r3, #3
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(S0_GPIO_Port, S0_Pin, S0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	bf14      	ite	ne
 8001d54:	2301      	movne	r3, #1
 8001d56:	2300      	moveq	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	2140      	movs	r1, #64	@ 0x40
 8001d5e:	4814      	ldr	r0, [pc, #80]	@ (8001db0 <SM_ChooseRow+0x98>)
 8001d60:	f001 fcfe 	bl	8003760 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, S1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001d64:	7bbb      	ldrb	r3, [r7, #14]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	bf14      	ite	ne
 8001d6a:	2301      	movne	r3, #1
 8001d6c:	2300      	moveq	r3, #0
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	461a      	mov	r2, r3
 8001d72:	2120      	movs	r1, #32
 8001d74:	480e      	ldr	r0, [pc, #56]	@ (8001db0 <SM_ChooseRow+0x98>)
 8001d76:	f001 fcf3 	bl	8003760 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, S2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001d7a:	7b7b      	ldrb	r3, [r7, #13]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	bf14      	ite	ne
 8001d80:	2301      	movne	r3, #1
 8001d82:	2300      	moveq	r3, #0
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	461a      	mov	r2, r3
 8001d88:	2110      	movs	r1, #16
 8001d8a:	4809      	ldr	r0, [pc, #36]	@ (8001db0 <SM_ChooseRow+0x98>)
 8001d8c:	f001 fce8 	bl	8003760 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, S3 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001d90:	7b3b      	ldrb	r3, [r7, #12]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	bf14      	ite	ne
 8001d96:	2301      	movne	r3, #1
 8001d98:	2300      	moveq	r3, #0
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	2108      	movs	r1, #8
 8001da0:	4803      	ldr	r0, [pc, #12]	@ (8001db0 <SM_ChooseRow+0x98>)
 8001da2:	f001 fcdd 	bl	8003760 <HAL_GPIO_WritePin>
}
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40021000 	.word	0x40021000

08001db4 <SM_Scan>:

void SM_Scan(SensorMatrix *sensorMatrix) {
 8001db4:	b590      	push	{r4, r7, lr}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	// Scan each row
	for (uint8_t row = 0; row < SM_ROWS; row++) {
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	73fb      	strb	r3, [r7, #15]
 8001dc0:	e045      	b.n	8001e4e <SM_Scan+0x9a>
		SM_ChooseRow(row);
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ffa7 	bl	8001d18 <SM_ChooseRow>
		HAL_Delay(1); // Allow time for signals to stabilize
 8001dca:	2001      	movs	r0, #1
 8001dcc:	f000 f92c 	bl	8002028 <HAL_Delay>

		// Read values from ADC2 and ADC3
		for (uint8_t col = 0; col < SM_COLS; col++) {
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	73bb      	strb	r3, [r7, #14]
 8001dd4:	e035      	b.n	8001e42 <SM_Scan+0x8e>
			// Map columns to ADC values
			if (col < sensorMatrix->hadc3->Init.NbrOfConversion) {
 8001dd6:	7bba      	ldrb	r2, [r7, #14]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	69db      	ldr	r3, [r3, #28]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d214      	bcs.n	8001e0c <SM_Scan+0x58>
				sensorMatrix->sensorMatrix[row][col] =
						sensorMatrix->smValuesFromADC3[col];
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691a      	ldr	r2, [r3, #16]
 8001de6:	7bbb      	ldrb	r3, [r7, #14]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	4413      	add	r3, r2
				sensorMatrix->sensorMatrix[row][col] =
 8001dec:	7bfa      	ldrb	r2, [r7, #15]
 8001dee:	7bb8      	ldrb	r0, [r7, #14]
						sensorMatrix->smValuesFromADC3[col];
 8001df0:	881c      	ldrh	r4, [r3, #0]
				sensorMatrix->sensorMatrix[row][col] =
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	4613      	mov	r3, r2
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	4413      	add	r3, r2
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	4413      	add	r3, r2
 8001dfe:	4403      	add	r3, r0
 8001e00:	3308      	adds	r3, #8
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	440b      	add	r3, r1
 8001e06:	4622      	mov	r2, r4
 8001e08:	809a      	strh	r2, [r3, #4]
 8001e0a:	e017      	b.n	8001e3c <SM_Scan+0x88>
			} else {
				sensorMatrix->sensorMatrix[row][col] =
						sensorMatrix->smValuesFromADC2[col
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68da      	ldr	r2, [r3, #12]
								- sensorMatrix->hadc2->Init.NbrOfConversion];
 8001e10:	7bb9      	ldrb	r1, [r7, #14]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	1acb      	subs	r3, r1, r3
						sensorMatrix->smValuesFromADC2[col
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	4413      	add	r3, r2
				sensorMatrix->sensorMatrix[row][col] =
 8001e1e:	7bfa      	ldrb	r2, [r7, #15]
 8001e20:	7bb8      	ldrb	r0, [r7, #14]
						sensorMatrix->smValuesFromADC2[col
 8001e22:	881c      	ldrh	r4, [r3, #0]
				sensorMatrix->sensorMatrix[row][col] =
 8001e24:	6879      	ldr	r1, [r7, #4]
 8001e26:	4613      	mov	r3, r2
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	4413      	add	r3, r2
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4413      	add	r3, r2
 8001e30:	4403      	add	r3, r0
 8001e32:	3308      	adds	r3, #8
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	440b      	add	r3, r1
 8001e38:	4622      	mov	r2, r4
 8001e3a:	809a      	strh	r2, [r3, #4]
		for (uint8_t col = 0; col < SM_COLS; col++) {
 8001e3c:	7bbb      	ldrb	r3, [r7, #14]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	73bb      	strb	r3, [r7, #14]
 8001e42:	7bbb      	ldrb	r3, [r7, #14]
 8001e44:	2b12      	cmp	r3, #18
 8001e46:	d9c6      	bls.n	8001dd6 <SM_Scan+0x22>
	for (uint8_t row = 0; row < SM_ROWS; row++) {
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	73fb      	strb	r3, [r7, #15]
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	2b0a      	cmp	r3, #10
 8001e52:	d9b6      	bls.n	8001dc2 <SM_Scan+0xe>
			}
		}
	}
}
 8001e54:	bf00      	nop
 8001e56:	bf00      	nop
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd90      	pop	{r4, r7, pc}

08001e5e <SM_Get_XY_Position>:

float* SM_Get_XY_Position(SensorMatrix *sensorMatrix) {
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b08a      	sub	sp, #40	@ 0x28
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
	SM_Scan(sensorMatrix);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f7ff ffa4 	bl	8001db4 <SM_Scan>
	uint32_t totalX = 0;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t totalY = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	623b      	str	r3, [r7, #32]
	uint32_t totalWeight = 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
	float *lastPosition = malloc(2 * sizeof(float));
 8001e78:	2008      	movs	r0, #8
 8001e7a:	f002 fd27 	bl	80048cc <malloc>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	617b      	str	r3, [r7, #20]

	for (uint8_t row = 0; row < SM_ROWS; row++) {
 8001e82:	2300      	movs	r3, #0
 8001e84:	76fb      	strb	r3, [r7, #27]
 8001e86:	e02d      	b.n	8001ee4 <SM_Get_XY_Position+0x86>
		for (uint8_t col = 0; col < SM_COLS; col++) {
 8001e88:	2300      	movs	r3, #0
 8001e8a:	76bb      	strb	r3, [r7, #26]
 8001e8c:	e024      	b.n	8001ed8 <SM_Get_XY_Position+0x7a>
			uint16_t value = sensorMatrix->sensorMatrix[row][col];
 8001e8e:	7efa      	ldrb	r2, [r7, #27]
 8001e90:	7eb8      	ldrb	r0, [r7, #26]
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	4613      	mov	r3, r2
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	4413      	add	r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4413      	add	r3, r2
 8001e9e:	4403      	add	r3, r0
 8001ea0:	3308      	adds	r3, #8
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	440b      	add	r3, r1
 8001ea6:	889b      	ldrh	r3, [r3, #4]
 8001ea8:	817b      	strh	r3, [r7, #10]
			totalX += col * value;
 8001eaa:	7ebb      	ldrb	r3, [r7, #26]
 8001eac:	897a      	ldrh	r2, [r7, #10]
 8001eae:	fb02 f303 	mul.w	r3, r2, r3
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb6:	4413      	add	r3, r2
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
			totalY += row * value;
 8001eba:	7efb      	ldrb	r3, [r7, #27]
 8001ebc:	897a      	ldrh	r2, [r7, #10]
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	6a3b      	ldr	r3, [r7, #32]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	623b      	str	r3, [r7, #32]
			totalWeight += value;
 8001eca:	897b      	ldrh	r3, [r7, #10]
 8001ecc:	69fa      	ldr	r2, [r7, #28]
 8001ece:	4413      	add	r3, r2
 8001ed0:	61fb      	str	r3, [r7, #28]
		for (uint8_t col = 0; col < SM_COLS; col++) {
 8001ed2:	7ebb      	ldrb	r3, [r7, #26]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	76bb      	strb	r3, [r7, #26]
 8001ed8:	7ebb      	ldrb	r3, [r7, #26]
 8001eda:	2b12      	cmp	r3, #18
 8001edc:	d9d7      	bls.n	8001e8e <SM_Get_XY_Position+0x30>
	for (uint8_t row = 0; row < SM_ROWS; row++) {
 8001ede:	7efb      	ldrb	r3, [r7, #27]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	76fb      	strb	r3, [r7, #27]
 8001ee4:	7efb      	ldrb	r3, [r7, #27]
 8001ee6:	2b0a      	cmp	r3, #10
 8001ee8:	d9ce      	bls.n	8001e88 <SM_Get_XY_Position+0x2a>
		}
	}

	if (totalWeight == 0) {
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d101      	bne.n	8001ef4 <SM_Get_XY_Position+0x96>
		return lastPosition; // No touch detected
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	e023      	b.n	8001f3c <SM_Get_XY_Position+0xde>
	}
	float centerX = (float) totalX / totalWeight;
 8001ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef6:	ee07 3a90 	vmov	s15, r3
 8001efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	ee07 3a90 	vmov	s15, r3
 8001f04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f0c:	edc7 7a04 	vstr	s15, [r7, #16]
	float centerY = (float) totalY / totalWeight;
 8001f10:	6a3b      	ldr	r3, [r7, #32]
 8001f12:	ee07 3a90 	vmov	s15, r3
 8001f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	ee07 3a90 	vmov	s15, r3
 8001f20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f28:	edc7 7a03 	vstr	s15, [r7, #12]
	lastPosition[0] = centerX;
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	601a      	str	r2, [r3, #0]
	lastPosition[1] = centerY;
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	3304      	adds	r3, #4
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	601a      	str	r2, [r3, #0]

	return lastPosition;
 8001f3a:	697b      	ldr	r3, [r7, #20]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3728      	adds	r7, #40	@ 0x28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f48:	4b0e      	ldr	r3, [pc, #56]	@ (8001f84 <HAL_Init+0x40>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f84 <HAL_Init+0x40>)
 8001f4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f54:	4b0b      	ldr	r3, [pc, #44]	@ (8001f84 <HAL_Init+0x40>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a0a      	ldr	r2, [pc, #40]	@ (8001f84 <HAL_Init+0x40>)
 8001f5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f60:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <HAL_Init+0x40>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a07      	ldr	r2, [pc, #28]	@ (8001f84 <HAL_Init+0x40>)
 8001f66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f6c:	2003      	movs	r0, #3
 8001f6e:	f000 fe99 	bl	8002ca4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f72:	200f      	movs	r0, #15
 8001f74:	f000 f808 	bl	8001f88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f78:	f7ff fc92 	bl	80018a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40023c00 	.word	0x40023c00

08001f88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f90:	4b12      	ldr	r3, [pc, #72]	@ (8001fdc <HAL_InitTick+0x54>)
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	4b12      	ldr	r3, [pc, #72]	@ (8001fe0 <HAL_InitTick+0x58>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	4619      	mov	r1, r3
 8001f9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 feb1 	bl	8002d0e <HAL_SYSTICK_Config>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e00e      	b.n	8001fd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b0f      	cmp	r3, #15
 8001fba:	d80a      	bhi.n	8001fd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fc4:	f000 fe79 	bl	8002cba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fc8:	4a06      	ldr	r2, [pc, #24]	@ (8001fe4 <HAL_InitTick+0x5c>)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	e000      	b.n	8001fd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	20000000 	.word	0x20000000
 8001fe0:	20000008 	.word	0x20000008
 8001fe4:	20000004 	.word	0x20000004

08001fe8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <HAL_IncTick+0x20>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_IncTick+0x24>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	4a04      	ldr	r2, [pc, #16]	@ (800200c <HAL_IncTick+0x24>)
 8001ffa:	6013      	str	r3, [r2, #0]
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000008 	.word	0x20000008
 800200c:	200009e8 	.word	0x200009e8

08002010 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  return uwTick;
 8002014:	4b03      	ldr	r3, [pc, #12]	@ (8002024 <HAL_GetTick+0x14>)
 8002016:	681b      	ldr	r3, [r3, #0]
}
 8002018:	4618      	mov	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	200009e8 	.word	0x200009e8

08002028 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002030:	f7ff ffee 	bl	8002010 <HAL_GetTick>
 8002034:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002040:	d005      	beq.n	800204e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002042:	4b0a      	ldr	r3, [pc, #40]	@ (800206c <HAL_Delay+0x44>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	461a      	mov	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4413      	add	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800204e:	bf00      	nop
 8002050:	f7ff ffde 	bl	8002010 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	429a      	cmp	r2, r3
 800205e:	d8f7      	bhi.n	8002050 <HAL_Delay+0x28>
  {
  }
}
 8002060:	bf00      	nop
 8002062:	bf00      	nop
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000008 	.word	0x20000008

08002070 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002078:	2300      	movs	r3, #0
 800207a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e033      	b.n	80020ee <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	2b00      	cmp	r3, #0
 800208c:	d109      	bne.n	80020a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff f968 	bl	8001364 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	f003 0310 	and.w	r3, r3, #16
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d118      	bne.n	80020e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020b6:	f023 0302 	bic.w	r3, r3, #2
 80020ba:	f043 0202 	orr.w	r2, r3, #2
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 fb96 	bl	80027f4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	f023 0303 	bic.w	r3, r3, #3
 80020d6:	f043 0201 	orr.w	r2, r3, #1
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80020de:	e001      	b.n	80020e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b086      	sub	sp, #24
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	f003 0320 	and.w	r3, r3, #32
 8002124:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d049      	beq.n	80021c0 <HAL_ADC_IRQHandler+0xca>
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d046      	beq.n	80021c0 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f003 0310 	and.w	r3, r3, #16
 800213a:	2b00      	cmp	r3, #0
 800213c:	d105      	bne.n	800214a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d12b      	bne.n	80021b0 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800215c:	2b00      	cmp	r3, #0
 800215e:	d127      	bne.n	80021b0 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002166:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800216a:	2b00      	cmp	r3, #0
 800216c:	d006      	beq.n	800217c <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002178:	2b00      	cmp	r3, #0
 800217a:	d119      	bne.n	80021b0 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0220 	bic.w	r2, r2, #32
 800218a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d105      	bne.n	80021b0 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a8:	f043 0201 	orr.w	r2, r3, #1
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f000 f9c5 	bl	8002540 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f06f 0212 	mvn.w	r2, #18
 80021be:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ce:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d057      	beq.n	8002286 <HAL_ADC_IRQHandler+0x190>
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d054      	beq.n	8002286 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e0:	f003 0310 	and.w	r3, r3, #16
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d105      	bne.n	80021f4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d139      	bne.n	8002276 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002208:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800220c:	2b00      	cmp	r3, #0
 800220e:	d006      	beq.n	800221e <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800221a:	2b00      	cmp	r3, #0
 800221c:	d12b      	bne.n	8002276 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002228:	2b00      	cmp	r3, #0
 800222a:	d124      	bne.n	8002276 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002236:	2b00      	cmp	r3, #0
 8002238:	d11d      	bne.n	8002276 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800223e:	2b00      	cmp	r3, #0
 8002240:	d119      	bne.n	8002276 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002250:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002256:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002266:	2b00      	cmp	r3, #0
 8002268:	d105      	bne.n	8002276 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226e:	f043 0201 	orr.w	r2, r3, #1
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 fc3a 	bl	8002af0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f06f 020c 	mvn.w	r2, #12
 8002284:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002294:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d017      	beq.n	80022cc <HAL_ADC_IRQHandler+0x1d6>
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d014      	beq.n	80022cc <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d10d      	bne.n	80022cc <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 f953 	bl	8002568 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f06f 0201 	mvn.w	r2, #1
 80022ca:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f003 0320 	and.w	r3, r3, #32
 80022d2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022da:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d015      	beq.n	800230e <HAL_ADC_IRQHandler+0x218>
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d012      	beq.n	800230e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ec:	f043 0202 	orr.w	r2, r3, #2
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f06f 0220 	mvn.w	r2, #32
 80022fc:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 f93c 	bl	800257c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0220 	mvn.w	r2, #32
 800230c:	601a      	str	r2, [r3, #0]
  }
}
 800230e:	bf00      	nop
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_ADC_Start_DMA+0x22>
 8002336:	2302      	movs	r3, #2
 8002338:	e0eb      	b.n	8002512 <HAL_ADC_Start_DMA+0x1fa>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f003 0301 	and.w	r3, r3, #1
 800234c:	2b01      	cmp	r3, #1
 800234e:	d018      	beq.n	8002382 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689a      	ldr	r2, [r3, #8]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002360:	4b6e      	ldr	r3, [pc, #440]	@ (800251c <HAL_ADC_Start_DMA+0x204>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a6e      	ldr	r2, [pc, #440]	@ (8002520 <HAL_ADC_Start_DMA+0x208>)
 8002366:	fba2 2303 	umull	r2, r3, r2, r3
 800236a:	0c9a      	lsrs	r2, r3, #18
 800236c:	4613      	mov	r3, r2
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	4413      	add	r3, r2
 8002372:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002374:	e002      	b.n	800237c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	3b01      	subs	r3, #1
 800237a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f9      	bne.n	8002376 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002390:	d107      	bne.n	80023a2 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023a0:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f003 0301 	and.w	r3, r3, #1
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	f040 80a3 	bne.w	80024f8 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d007      	beq.n	80023e4 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023dc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023f0:	d106      	bne.n	8002400 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f6:	f023 0206 	bic.w	r2, r3, #6
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	645a      	str	r2, [r3, #68]	@ 0x44
 80023fe:	e002      	b.n	8002406 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800240e:	4b45      	ldr	r3, [pc, #276]	@ (8002524 <HAL_ADC_Start_DMA+0x20c>)
 8002410:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002416:	4a44      	ldr	r2, [pc, #272]	@ (8002528 <HAL_ADC_Start_DMA+0x210>)
 8002418:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800241e:	4a43      	ldr	r2, [pc, #268]	@ (800252c <HAL_ADC_Start_DMA+0x214>)
 8002420:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002426:	4a42      	ldr	r2, [pc, #264]	@ (8002530 <HAL_ADC_Start_DMA+0x218>)
 8002428:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002432:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	685a      	ldr	r2, [r3, #4]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002442:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689a      	ldr	r2, [r3, #8]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002452:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	334c      	adds	r3, #76	@ 0x4c
 800245e:	4619      	mov	r1, r3
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f000 fd0e 	bl	8002e84 <HAL_DMA_Start_IT>
 8002468:	4603      	mov	r3, r0
 800246a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 031f 	and.w	r3, r3, #31
 8002474:	2b00      	cmp	r3, #0
 8002476:	d12a      	bne.n	80024ce <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a2d      	ldr	r2, [pc, #180]	@ (8002534 <HAL_ADC_Start_DMA+0x21c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d015      	beq.n	80024ae <HAL_ADC_Start_DMA+0x196>
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a2c      	ldr	r2, [pc, #176]	@ (8002538 <HAL_ADC_Start_DMA+0x220>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d105      	bne.n	8002498 <HAL_ADC_Start_DMA+0x180>
 800248c:	4b25      	ldr	r3, [pc, #148]	@ (8002524 <HAL_ADC_Start_DMA+0x20c>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 031f 	and.w	r3, r3, #31
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00a      	beq.n	80024ae <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a27      	ldr	r2, [pc, #156]	@ (800253c <HAL_ADC_Start_DMA+0x224>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d136      	bne.n	8002510 <HAL_ADC_Start_DMA+0x1f8>
 80024a2:	4b20      	ldr	r3, [pc, #128]	@ (8002524 <HAL_ADC_Start_DMA+0x20c>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 0310 	and.w	r3, r3, #16
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d130      	bne.n	8002510 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d129      	bne.n	8002510 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	e020      	b.n	8002510 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a18      	ldr	r2, [pc, #96]	@ (8002534 <HAL_ADC_Start_DMA+0x21c>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d11b      	bne.n	8002510 <HAL_ADC_Start_DMA+0x1f8>
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d114      	bne.n	8002510 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024f4:	609a      	str	r2, [r3, #8]
 80024f6:	e00b      	b.n	8002510 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fc:	f043 0210 	orr.w	r2, r3, #16
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002508:	f043 0201 	orr.w	r2, r3, #1
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002510:	7ffb      	ldrb	r3, [r7, #31]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3720      	adds	r7, #32
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20000000 	.word	0x20000000
 8002520:	431bde83 	.word	0x431bde83
 8002524:	40012300 	.word	0x40012300
 8002528:	080029ed 	.word	0x080029ed
 800252c:	08002aa7 	.word	0x08002aa7
 8002530:	08002ac3 	.word	0x08002ac3
 8002534:	40012000 	.word	0x40012000
 8002538:	40012100 	.word	0x40012100
 800253c:	40012200 	.word	0x40012200

08002540 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800259a:	2300      	movs	r3, #0
 800259c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d101      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x1c>
 80025a8:	2302      	movs	r3, #2
 80025aa:	e113      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x244>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b09      	cmp	r3, #9
 80025ba:	d925      	bls.n	8002608 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68d9      	ldr	r1, [r3, #12]
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	461a      	mov	r2, r3
 80025ca:	4613      	mov	r3, r2
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	4413      	add	r3, r2
 80025d0:	3b1e      	subs	r3, #30
 80025d2:	2207      	movs	r2, #7
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	43da      	mvns	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	400a      	ands	r2, r1
 80025e0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68d9      	ldr	r1, [r3, #12]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	4618      	mov	r0, r3
 80025f4:	4603      	mov	r3, r0
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	4403      	add	r3, r0
 80025fa:	3b1e      	subs	r3, #30
 80025fc:	409a      	lsls	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	60da      	str	r2, [r3, #12]
 8002606:	e022      	b.n	800264e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6919      	ldr	r1, [r3, #16]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	b29b      	uxth	r3, r3
 8002614:	461a      	mov	r2, r3
 8002616:	4613      	mov	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	4413      	add	r3, r2
 800261c:	2207      	movs	r2, #7
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43da      	mvns	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	400a      	ands	r2, r1
 800262a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6919      	ldr	r1, [r3, #16]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	b29b      	uxth	r3, r3
 800263c:	4618      	mov	r0, r3
 800263e:	4603      	mov	r3, r0
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	4403      	add	r3, r0
 8002644:	409a      	lsls	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b06      	cmp	r3, #6
 8002654:	d824      	bhi.n	80026a0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	3b05      	subs	r3, #5
 8002668:	221f      	movs	r2, #31
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	43da      	mvns	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	400a      	ands	r2, r1
 8002676:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	b29b      	uxth	r3, r3
 8002684:	4618      	mov	r0, r3
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	3b05      	subs	r3, #5
 8002692:	fa00 f203 	lsl.w	r2, r0, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	635a      	str	r2, [r3, #52]	@ 0x34
 800269e:	e04c      	b.n	800273a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	2b0c      	cmp	r3, #12
 80026a6:	d824      	bhi.n	80026f2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	4613      	mov	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	3b23      	subs	r3, #35	@ 0x23
 80026ba:	221f      	movs	r2, #31
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	43da      	mvns	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	400a      	ands	r2, r1
 80026c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	4618      	mov	r0, r3
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	3b23      	subs	r3, #35	@ 0x23
 80026e4:	fa00 f203 	lsl.w	r2, r0, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80026f0:	e023      	b.n	800273a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	3b41      	subs	r3, #65	@ 0x41
 8002704:	221f      	movs	r2, #31
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43da      	mvns	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	400a      	ands	r2, r1
 8002712:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	b29b      	uxth	r3, r3
 8002720:	4618      	mov	r0, r3
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	4613      	mov	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	4413      	add	r3, r2
 800272c:	3b41      	subs	r3, #65	@ 0x41
 800272e:	fa00 f203 	lsl.w	r2, r0, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800273a:	4b29      	ldr	r3, [pc, #164]	@ (80027e0 <HAL_ADC_ConfigChannel+0x250>)
 800273c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a28      	ldr	r2, [pc, #160]	@ (80027e4 <HAL_ADC_ConfigChannel+0x254>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d10f      	bne.n	8002768 <HAL_ADC_ConfigChannel+0x1d8>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b12      	cmp	r3, #18
 800274e:	d10b      	bne.n	8002768 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a1d      	ldr	r2, [pc, #116]	@ (80027e4 <HAL_ADC_ConfigChannel+0x254>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d12b      	bne.n	80027ca <HAL_ADC_ConfigChannel+0x23a>
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a1c      	ldr	r2, [pc, #112]	@ (80027e8 <HAL_ADC_ConfigChannel+0x258>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d003      	beq.n	8002784 <HAL_ADC_ConfigChannel+0x1f4>
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b11      	cmp	r3, #17
 8002782:	d122      	bne.n	80027ca <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a11      	ldr	r2, [pc, #68]	@ (80027e8 <HAL_ADC_ConfigChannel+0x258>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d111      	bne.n	80027ca <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027a6:	4b11      	ldr	r3, [pc, #68]	@ (80027ec <HAL_ADC_ConfigChannel+0x25c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a11      	ldr	r2, [pc, #68]	@ (80027f0 <HAL_ADC_ConfigChannel+0x260>)
 80027ac:	fba2 2303 	umull	r2, r3, r2, r3
 80027b0:	0c9a      	lsrs	r2, r3, #18
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027bc:	e002      	b.n	80027c4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	3b01      	subs	r3, #1
 80027c2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f9      	bne.n	80027be <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	40012300 	.word	0x40012300
 80027e4:	40012000 	.word	0x40012000
 80027e8:	10000012 	.word	0x10000012
 80027ec:	20000000 	.word	0x20000000
 80027f0:	431bde83 	.word	0x431bde83

080027f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027fc:	4b79      	ldr	r3, [pc, #484]	@ (80029e4 <ADC_Init+0x1f0>)
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	431a      	orrs	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002828:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6859      	ldr	r1, [r3, #4]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	691b      	ldr	r3, [r3, #16]
 8002834:	021a      	lsls	r2, r3, #8
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800284c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	6859      	ldr	r1, [r3, #4]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800286e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6899      	ldr	r1, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68da      	ldr	r2, [r3, #12]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002886:	4a58      	ldr	r2, [pc, #352]	@ (80029e8 <ADC_Init+0x1f4>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d022      	beq.n	80028d2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689a      	ldr	r2, [r3, #8]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800289a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6899      	ldr	r1, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	6899      	ldr	r1, [r3, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	e00f      	b.n	80028f2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028f0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0202 	bic.w	r2, r2, #2
 8002900:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6899      	ldr	r1, [r3, #8]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	7e1b      	ldrb	r3, [r3, #24]
 800290c:	005a      	lsls	r2, r3, #1
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 3020 	ldrb.w	r3, [r3, #32]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d01b      	beq.n	8002958 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800292e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800293e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6859      	ldr	r1, [r3, #4]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294a:	3b01      	subs	r3, #1
 800294c:	035a      	lsls	r2, r3, #13
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	e007      	b.n	8002968 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002966:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002976:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	3b01      	subs	r3, #1
 8002984:	051a      	lsls	r2, r3, #20
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800299c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6899      	ldr	r1, [r3, #8]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029aa:	025a      	lsls	r2, r3, #9
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6899      	ldr	r1, [r3, #8]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	029a      	lsls	r2, r3, #10
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	609a      	str	r2, [r3, #8]
}
 80029d8:	bf00      	nop
 80029da:	3714      	adds	r7, #20
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	40012300 	.word	0x40012300
 80029e8:	0f000001 	.word	0x0f000001

080029ec <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fe:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d13c      	bne.n	8002a80 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d12b      	bne.n	8002a78 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d127      	bne.n	8002a78 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d006      	beq.n	8002a44 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d119      	bne.n	8002a78 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0220 	bic.w	r2, r2, #32
 8002a52:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d105      	bne.n	8002a78 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a70:	f043 0201 	orr.w	r2, r3, #1
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f7ff fd61 	bl	8002540 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a7e:	e00e      	b.n	8002a9e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	f003 0310 	and.w	r3, r3, #16
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f7ff fd75 	bl	800257c <HAL_ADC_ErrorCallback>
}
 8002a92:	e004      	b.n	8002a9e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	4798      	blx	r3
}
 8002a9e:	bf00      	nop
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b084      	sub	sp, #16
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ab2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f7ff fd4d 	bl	8002554 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002aba:	bf00      	nop
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b084      	sub	sp, #16
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ace:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2240      	movs	r2, #64	@ 0x40
 8002ad4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ada:	f043 0204 	orr.w	r2, r3, #4
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f7ff fd4a 	bl	800257c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ae8:	bf00      	nop
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b14:	4b0c      	ldr	r3, [pc, #48]	@ (8002b48 <__NVIC_SetPriorityGrouping+0x44>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b20:	4013      	ands	r3, r2
 8002b22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b36:	4a04      	ldr	r2, [pc, #16]	@ (8002b48 <__NVIC_SetPriorityGrouping+0x44>)
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	60d3      	str	r3, [r2, #12]
}
 8002b3c:	bf00      	nop
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	e000ed00 	.word	0xe000ed00

08002b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b50:	4b04      	ldr	r3, [pc, #16]	@ (8002b64 <__NVIC_GetPriorityGrouping+0x18>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	0a1b      	lsrs	r3, r3, #8
 8002b56:	f003 0307 	and.w	r3, r3, #7
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	db0b      	blt.n	8002b92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	f003 021f 	and.w	r2, r3, #31
 8002b80:	4907      	ldr	r1, [pc, #28]	@ (8002ba0 <__NVIC_EnableIRQ+0x38>)
 8002b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b86:	095b      	lsrs	r3, r3, #5
 8002b88:	2001      	movs	r0, #1
 8002b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	e000e100 	.word	0xe000e100

08002ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	6039      	str	r1, [r7, #0]
 8002bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	db0a      	blt.n	8002bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	490c      	ldr	r1, [pc, #48]	@ (8002bf0 <__NVIC_SetPriority+0x4c>)
 8002bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc2:	0112      	lsls	r2, r2, #4
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bcc:	e00a      	b.n	8002be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	4908      	ldr	r1, [pc, #32]	@ (8002bf4 <__NVIC_SetPriority+0x50>)
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	3b04      	subs	r3, #4
 8002bdc:	0112      	lsls	r2, r2, #4
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	440b      	add	r3, r1
 8002be2:	761a      	strb	r2, [r3, #24]
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	e000e100 	.word	0xe000e100
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b089      	sub	sp, #36	@ 0x24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f003 0307 	and.w	r3, r3, #7
 8002c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	f1c3 0307 	rsb	r3, r3, #7
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	bf28      	it	cs
 8002c16:	2304      	movcs	r3, #4
 8002c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	3304      	adds	r3, #4
 8002c1e:	2b06      	cmp	r3, #6
 8002c20:	d902      	bls.n	8002c28 <NVIC_EncodePriority+0x30>
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	3b03      	subs	r3, #3
 8002c26:	e000      	b.n	8002c2a <NVIC_EncodePriority+0x32>
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43da      	mvns	r2, r3
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4a:	43d9      	mvns	r1, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c50:	4313      	orrs	r3, r2
         );
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3724      	adds	r7, #36	@ 0x24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
	...

08002c60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c70:	d301      	bcc.n	8002c76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c72:	2301      	movs	r3, #1
 8002c74:	e00f      	b.n	8002c96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c76:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca0 <SysTick_Config+0x40>)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c7e:	210f      	movs	r1, #15
 8002c80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c84:	f7ff ff8e 	bl	8002ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c88:	4b05      	ldr	r3, [pc, #20]	@ (8002ca0 <SysTick_Config+0x40>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c8e:	4b04      	ldr	r3, [pc, #16]	@ (8002ca0 <SysTick_Config+0x40>)
 8002c90:	2207      	movs	r2, #7
 8002c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	e000e010 	.word	0xe000e010

08002ca4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f7ff ff29 	bl	8002b04 <__NVIC_SetPriorityGrouping>
}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b086      	sub	sp, #24
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	60b9      	str	r1, [r7, #8]
 8002cc4:	607a      	str	r2, [r7, #4]
 8002cc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ccc:	f7ff ff3e 	bl	8002b4c <__NVIC_GetPriorityGrouping>
 8002cd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	68b9      	ldr	r1, [r7, #8]
 8002cd6:	6978      	ldr	r0, [r7, #20]
 8002cd8:	f7ff ff8e 	bl	8002bf8 <NVIC_EncodePriority>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff ff5d 	bl	8002ba4 <__NVIC_SetPriority>
}
 8002cea:	bf00      	nop
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b082      	sub	sp, #8
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff ff31 	bl	8002b68 <__NVIC_EnableIRQ>
}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff ffa2 	bl	8002c60 <SysTick_Config>
 8002d1c:	4603      	mov	r3, r0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
	...

08002d28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d34:	f7ff f96c 	bl	8002010 <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e099      	b.n	8002e78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2202      	movs	r2, #2
 8002d48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0201 	bic.w	r2, r2, #1
 8002d62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d64:	e00f      	b.n	8002d86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d66:	f7ff f953 	bl	8002010 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b05      	cmp	r3, #5
 8002d72:	d908      	bls.n	8002d86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e078      	b.n	8002e78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1e8      	bne.n	8002d66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	4b38      	ldr	r3, [pc, #224]	@ (8002e80 <HAL_DMA_Init+0x158>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002db2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ddc:	2b04      	cmp	r3, #4
 8002dde:	d107      	bne.n	8002df0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de8:	4313      	orrs	r3, r2
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	f023 0307 	bic.w	r3, r3, #7
 8002e06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	d117      	bne.n	8002e4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00e      	beq.n	8002e4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 fa6f 	bl	8003310 <DMA_CheckFifoParam>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d008      	beq.n	8002e4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2240      	movs	r2, #64	@ 0x40
 8002e3c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e46:	2301      	movs	r3, #1
 8002e48:	e016      	b.n	8002e78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 fa26 	bl	80032a4 <DMA_CalcBaseAndBitshift>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e60:	223f      	movs	r2, #63	@ 0x3f
 8002e62:	409a      	lsls	r2, r3
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	f010803f 	.word	0xf010803f

08002e84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
 8002e90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_DMA_Start_IT+0x26>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e040      	b.n	8002f2c <HAL_DMA_Start_IT+0xa8>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d12f      	bne.n	8002f1e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	68b9      	ldr	r1, [r7, #8]
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 f9b8 	bl	8003248 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002edc:	223f      	movs	r2, #63	@ 0x3f
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0216 	orr.w	r2, r2, #22
 8002ef2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d007      	beq.n	8002f0c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0208 	orr.w	r2, r2, #8
 8002f0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f042 0201 	orr.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	e005      	b.n	8002f2a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f26:	2302      	movs	r3, #2
 8002f28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3718      	adds	r7, #24
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f40:	4b8e      	ldr	r3, [pc, #568]	@ (800317c <HAL_DMA_IRQHandler+0x248>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a8e      	ldr	r2, [pc, #568]	@ (8003180 <HAL_DMA_IRQHandler+0x24c>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	0a9b      	lsrs	r3, r3, #10
 8002f4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5e:	2208      	movs	r2, #8
 8002f60:	409a      	lsls	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4013      	ands	r3, r2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d01a      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d013      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0204 	bic.w	r2, r2, #4
 8002f86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8c:	2208      	movs	r2, #8
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f98:	f043 0201 	orr.w	r2, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d012      	beq.n	8002fd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00b      	beq.n	8002fd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fce:	f043 0202 	orr.w	r2, r3, #2
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fda:	2204      	movs	r2, #4
 8002fdc:	409a      	lsls	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d012      	beq.n	800300c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00b      	beq.n	800300c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	2204      	movs	r2, #4
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003004:	f043 0204 	orr.w	r2, r3, #4
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003010:	2210      	movs	r2, #16
 8003012:	409a      	lsls	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4013      	ands	r3, r2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d043      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d03c      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302e:	2210      	movs	r2, #16
 8003030:	409a      	lsls	r2, r3
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d018      	beq.n	8003076 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d108      	bne.n	8003064 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	2b00      	cmp	r3, #0
 8003058:	d024      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	4798      	blx	r3
 8003062:	e01f      	b.n	80030a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003068:	2b00      	cmp	r3, #0
 800306a:	d01b      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	4798      	blx	r3
 8003074:	e016      	b.n	80030a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003080:	2b00      	cmp	r3, #0
 8003082:	d107      	bne.n	8003094 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f022 0208 	bic.w	r2, r2, #8
 8003092:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a8:	2220      	movs	r2, #32
 80030aa:	409a      	lsls	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4013      	ands	r3, r2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f000 808f 	beq.w	80031d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0310 	and.w	r3, r3, #16
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 8087 	beq.w	80031d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ca:	2220      	movs	r2, #32
 80030cc:	409a      	lsls	r2, r3
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b05      	cmp	r3, #5
 80030dc:	d136      	bne.n	800314c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 0216 	bic.w	r2, r2, #22
 80030ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	695a      	ldr	r2, [r3, #20]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	2b00      	cmp	r3, #0
 8003104:	d103      	bne.n	800310e <HAL_DMA_IRQHandler+0x1da>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800310a:	2b00      	cmp	r3, #0
 800310c:	d007      	beq.n	800311e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0208 	bic.w	r2, r2, #8
 800311c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003122:	223f      	movs	r2, #63	@ 0x3f
 8003124:	409a      	lsls	r2, r3
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800313e:	2b00      	cmp	r3, #0
 8003140:	d07e      	beq.n	8003240 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	4798      	blx	r3
        }
        return;
 800314a:	e079      	b.n	8003240 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d01d      	beq.n	8003196 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10d      	bne.n	8003184 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316c:	2b00      	cmp	r3, #0
 800316e:	d031      	beq.n	80031d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	4798      	blx	r3
 8003178:	e02c      	b.n	80031d4 <HAL_DMA_IRQHandler+0x2a0>
 800317a:	bf00      	nop
 800317c:	20000000 	.word	0x20000000
 8003180:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003188:	2b00      	cmp	r3, #0
 800318a:	d023      	beq.n	80031d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	4798      	blx	r3
 8003194:	e01e      	b.n	80031d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10f      	bne.n	80031c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0210 	bic.w	r2, r2, #16
 80031b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d032      	beq.n	8003242 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d022      	beq.n	800322e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2205      	movs	r2, #5
 80031ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0201 	bic.w	r2, r2, #1
 80031fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	3301      	adds	r3, #1
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	429a      	cmp	r2, r3
 800320a:	d307      	bcc.n	800321c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f2      	bne.n	8003200 <HAL_DMA_IRQHandler+0x2cc>
 800321a:	e000      	b.n	800321e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800321c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003232:	2b00      	cmp	r3, #0
 8003234:	d005      	beq.n	8003242 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	4798      	blx	r3
 800323e:	e000      	b.n	8003242 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003240:	bf00      	nop
    }
  }
}
 8003242:	3718      	adds	r7, #24
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003248:	b480      	push	{r7}
 800324a:	b085      	sub	sp, #20
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
 8003254:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003264:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	2b40      	cmp	r3, #64	@ 0x40
 8003274:	d108      	bne.n	8003288 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003286:	e007      	b.n	8003298 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68ba      	ldr	r2, [r7, #8]
 800328e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	60da      	str	r2, [r3, #12]
}
 8003298:	bf00      	nop
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	3b10      	subs	r3, #16
 80032b4:	4a14      	ldr	r2, [pc, #80]	@ (8003308 <DMA_CalcBaseAndBitshift+0x64>)
 80032b6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ba:	091b      	lsrs	r3, r3, #4
 80032bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032be:	4a13      	ldr	r2, [pc, #76]	@ (800330c <DMA_CalcBaseAndBitshift+0x68>)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4413      	add	r3, r2
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2b03      	cmp	r3, #3
 80032d0:	d909      	bls.n	80032e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032da:	f023 0303 	bic.w	r3, r3, #3
 80032de:	1d1a      	adds	r2, r3, #4
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80032e4:	e007      	b.n	80032f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032ee:	f023 0303 	bic.w	r3, r3, #3
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3714      	adds	r7, #20
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	aaaaaaab 	.word	0xaaaaaaab
 800330c:	08008fd8 	.word	0x08008fd8

08003310 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003318:	2300      	movs	r3, #0
 800331a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003320:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d11f      	bne.n	800336a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	2b03      	cmp	r3, #3
 800332e:	d856      	bhi.n	80033de <DMA_CheckFifoParam+0xce>
 8003330:	a201      	add	r2, pc, #4	@ (adr r2, 8003338 <DMA_CheckFifoParam+0x28>)
 8003332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003336:	bf00      	nop
 8003338:	08003349 	.word	0x08003349
 800333c:	0800335b 	.word	0x0800335b
 8003340:	08003349 	.word	0x08003349
 8003344:	080033df 	.word	0x080033df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d046      	beq.n	80033e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003358:	e043      	b.n	80033e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003362:	d140      	bne.n	80033e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003368:	e03d      	b.n	80033e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003372:	d121      	bne.n	80033b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d837      	bhi.n	80033ea <DMA_CheckFifoParam+0xda>
 800337a:	a201      	add	r2, pc, #4	@ (adr r2, 8003380 <DMA_CheckFifoParam+0x70>)
 800337c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003380:	08003391 	.word	0x08003391
 8003384:	08003397 	.word	0x08003397
 8003388:	08003391 	.word	0x08003391
 800338c:	080033a9 	.word	0x080033a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	73fb      	strb	r3, [r7, #15]
      break;
 8003394:	e030      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d025      	beq.n	80033ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033a6:	e022      	b.n	80033ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033b0:	d11f      	bne.n	80033f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033b6:	e01c      	b.n	80033f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d903      	bls.n	80033c6 <DMA_CheckFifoParam+0xb6>
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d003      	beq.n	80033cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033c4:	e018      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	73fb      	strb	r3, [r7, #15]
      break;
 80033ca:	e015      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00e      	beq.n	80033f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
      break;
 80033dc:	e00b      	b.n	80033f6 <DMA_CheckFifoParam+0xe6>
      break;
 80033de:	bf00      	nop
 80033e0:	e00a      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
      break;
 80033e2:	bf00      	nop
 80033e4:	e008      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
      break;
 80033e6:	bf00      	nop
 80033e8:	e006      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
      break;
 80033ea:	bf00      	nop
 80033ec:	e004      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
      break;
 80033ee:	bf00      	nop
 80033f0:	e002      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80033f2:	bf00      	nop
 80033f4:	e000      	b.n	80033f8 <DMA_CheckFifoParam+0xe8>
      break;
 80033f6:	bf00      	nop
    }
  } 
  
  return status; 
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3714      	adds	r7, #20
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop

08003408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003408:	b480      	push	{r7}
 800340a:	b089      	sub	sp, #36	@ 0x24
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003416:	2300      	movs	r3, #0
 8003418:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800341a:	2300      	movs	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800341e:	2300      	movs	r3, #0
 8003420:	61fb      	str	r3, [r7, #28]
 8003422:	e177      	b.n	8003714 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003424:	2201      	movs	r2, #1
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	4013      	ands	r3, r2
 8003436:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	429a      	cmp	r2, r3
 800343e:	f040 8166 	bne.w	800370e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f003 0303 	and.w	r3, r3, #3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d005      	beq.n	800345a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003456:	2b02      	cmp	r3, #2
 8003458:	d130      	bne.n	80034bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	2203      	movs	r2, #3
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	43db      	mvns	r3, r3
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	4013      	ands	r3, r2
 8003470:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	68da      	ldr	r2, [r3, #12]
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4313      	orrs	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003490:	2201      	movs	r2, #1
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	43db      	mvns	r3, r3
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	4013      	ands	r3, r2
 800349e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	091b      	lsrs	r3, r3, #4
 80034a6:	f003 0201 	and.w	r2, r3, #1
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d017      	beq.n	80034f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	2203      	movs	r2, #3
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d123      	bne.n	800354c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	08da      	lsrs	r2, r3, #3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3208      	adds	r2, #8
 800350c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003510:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	220f      	movs	r2, #15
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	43db      	mvns	r3, r3
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	4013      	ands	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	691a      	ldr	r2, [r3, #16]
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	4313      	orrs	r3, r2
 800353c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	08da      	lsrs	r2, r3, #3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	3208      	adds	r2, #8
 8003546:	69b9      	ldr	r1, [r7, #24]
 8003548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	2203      	movs	r2, #3
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	43db      	mvns	r3, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4013      	ands	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 0203 	and.w	r2, r3, #3
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4313      	orrs	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003588:	2b00      	cmp	r3, #0
 800358a:	f000 80c0 	beq.w	800370e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800358e:	2300      	movs	r3, #0
 8003590:	60fb      	str	r3, [r7, #12]
 8003592:	4b66      	ldr	r3, [pc, #408]	@ (800372c <HAL_GPIO_Init+0x324>)
 8003594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003596:	4a65      	ldr	r2, [pc, #404]	@ (800372c <HAL_GPIO_Init+0x324>)
 8003598:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800359c:	6453      	str	r3, [r2, #68]	@ 0x44
 800359e:	4b63      	ldr	r3, [pc, #396]	@ (800372c <HAL_GPIO_Init+0x324>)
 80035a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035a6:	60fb      	str	r3, [r7, #12]
 80035a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035aa:	4a61      	ldr	r2, [pc, #388]	@ (8003730 <HAL_GPIO_Init+0x328>)
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	089b      	lsrs	r3, r3, #2
 80035b0:	3302      	adds	r3, #2
 80035b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	220f      	movs	r2, #15
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	43db      	mvns	r3, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4013      	ands	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a58      	ldr	r2, [pc, #352]	@ (8003734 <HAL_GPIO_Init+0x32c>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d037      	beq.n	8003646 <HAL_GPIO_Init+0x23e>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a57      	ldr	r2, [pc, #348]	@ (8003738 <HAL_GPIO_Init+0x330>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d031      	beq.n	8003642 <HAL_GPIO_Init+0x23a>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a56      	ldr	r2, [pc, #344]	@ (800373c <HAL_GPIO_Init+0x334>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d02b      	beq.n	800363e <HAL_GPIO_Init+0x236>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a55      	ldr	r2, [pc, #340]	@ (8003740 <HAL_GPIO_Init+0x338>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d025      	beq.n	800363a <HAL_GPIO_Init+0x232>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a54      	ldr	r2, [pc, #336]	@ (8003744 <HAL_GPIO_Init+0x33c>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d01f      	beq.n	8003636 <HAL_GPIO_Init+0x22e>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a53      	ldr	r2, [pc, #332]	@ (8003748 <HAL_GPIO_Init+0x340>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d019      	beq.n	8003632 <HAL_GPIO_Init+0x22a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a52      	ldr	r2, [pc, #328]	@ (800374c <HAL_GPIO_Init+0x344>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d013      	beq.n	800362e <HAL_GPIO_Init+0x226>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a51      	ldr	r2, [pc, #324]	@ (8003750 <HAL_GPIO_Init+0x348>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d00d      	beq.n	800362a <HAL_GPIO_Init+0x222>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a50      	ldr	r2, [pc, #320]	@ (8003754 <HAL_GPIO_Init+0x34c>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d007      	beq.n	8003626 <HAL_GPIO_Init+0x21e>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a4f      	ldr	r2, [pc, #316]	@ (8003758 <HAL_GPIO_Init+0x350>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d101      	bne.n	8003622 <HAL_GPIO_Init+0x21a>
 800361e:	2309      	movs	r3, #9
 8003620:	e012      	b.n	8003648 <HAL_GPIO_Init+0x240>
 8003622:	230a      	movs	r3, #10
 8003624:	e010      	b.n	8003648 <HAL_GPIO_Init+0x240>
 8003626:	2308      	movs	r3, #8
 8003628:	e00e      	b.n	8003648 <HAL_GPIO_Init+0x240>
 800362a:	2307      	movs	r3, #7
 800362c:	e00c      	b.n	8003648 <HAL_GPIO_Init+0x240>
 800362e:	2306      	movs	r3, #6
 8003630:	e00a      	b.n	8003648 <HAL_GPIO_Init+0x240>
 8003632:	2305      	movs	r3, #5
 8003634:	e008      	b.n	8003648 <HAL_GPIO_Init+0x240>
 8003636:	2304      	movs	r3, #4
 8003638:	e006      	b.n	8003648 <HAL_GPIO_Init+0x240>
 800363a:	2303      	movs	r3, #3
 800363c:	e004      	b.n	8003648 <HAL_GPIO_Init+0x240>
 800363e:	2302      	movs	r3, #2
 8003640:	e002      	b.n	8003648 <HAL_GPIO_Init+0x240>
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <HAL_GPIO_Init+0x240>
 8003646:	2300      	movs	r3, #0
 8003648:	69fa      	ldr	r2, [r7, #28]
 800364a:	f002 0203 	and.w	r2, r2, #3
 800364e:	0092      	lsls	r2, r2, #2
 8003650:	4093      	lsls	r3, r2
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	4313      	orrs	r3, r2
 8003656:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003658:	4935      	ldr	r1, [pc, #212]	@ (8003730 <HAL_GPIO_Init+0x328>)
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	089b      	lsrs	r3, r3, #2
 800365e:	3302      	adds	r3, #2
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003666:	4b3d      	ldr	r3, [pc, #244]	@ (800375c <HAL_GPIO_Init+0x354>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	43db      	mvns	r3, r3
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	4013      	ands	r3, r2
 8003674:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	4313      	orrs	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800368a:	4a34      	ldr	r2, [pc, #208]	@ (800375c <HAL_GPIO_Init+0x354>)
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003690:	4b32      	ldr	r3, [pc, #200]	@ (800375c <HAL_GPIO_Init+0x354>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	43db      	mvns	r3, r3
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4013      	ands	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036b4:	4a29      	ldr	r2, [pc, #164]	@ (800375c <HAL_GPIO_Init+0x354>)
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036ba:	4b28      	ldr	r3, [pc, #160]	@ (800375c <HAL_GPIO_Init+0x354>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	43db      	mvns	r3, r3
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	4013      	ands	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036de:	4a1f      	ldr	r2, [pc, #124]	@ (800375c <HAL_GPIO_Init+0x354>)
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036e4:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <HAL_GPIO_Init+0x354>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003708:	4a14      	ldr	r2, [pc, #80]	@ (800375c <HAL_GPIO_Init+0x354>)
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	3301      	adds	r3, #1
 8003712:	61fb      	str	r3, [r7, #28]
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	2b0f      	cmp	r3, #15
 8003718:	f67f ae84 	bls.w	8003424 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800371c:	bf00      	nop
 800371e:	bf00      	nop
 8003720:	3724      	adds	r7, #36	@ 0x24
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	40023800 	.word	0x40023800
 8003730:	40013800 	.word	0x40013800
 8003734:	40020000 	.word	0x40020000
 8003738:	40020400 	.word	0x40020400
 800373c:	40020800 	.word	0x40020800
 8003740:	40020c00 	.word	0x40020c00
 8003744:	40021000 	.word	0x40021000
 8003748:	40021400 	.word	0x40021400
 800374c:	40021800 	.word	0x40021800
 8003750:	40021c00 	.word	0x40021c00
 8003754:	40022000 	.word	0x40022000
 8003758:	40022400 	.word	0x40022400
 800375c:	40013c00 	.word	0x40013c00

08003760 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	460b      	mov	r3, r1
 800376a:	807b      	strh	r3, [r7, #2]
 800376c:	4613      	mov	r3, r2
 800376e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003770:	787b      	ldrb	r3, [r7, #1]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003776:	887a      	ldrh	r2, [r7, #2]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800377c:	e003      	b.n	8003786 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800377e:	887b      	ldrh	r3, [r7, #2]
 8003780:	041a      	lsls	r2, r3, #16
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	619a      	str	r2, [r3, #24]
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	4603      	mov	r3, r0
 800379c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800379e:	4b08      	ldr	r3, [pc, #32]	@ (80037c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037a0:	695a      	ldr	r2, [r3, #20]
 80037a2:	88fb      	ldrh	r3, [r7, #6]
 80037a4:	4013      	ands	r3, r2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d006      	beq.n	80037b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037aa:	4a05      	ldr	r2, [pc, #20]	@ (80037c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037ac:	88fb      	ldrh	r3, [r7, #6]
 80037ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037b0:	88fb      	ldrh	r3, [r7, #6]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 f806 	bl	80037c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80037b8:	bf00      	nop
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40013c00 	.word	0x40013c00

080037c4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b086      	sub	sp, #24
 80037de:	af02      	add	r7, sp, #8
 80037e0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d101      	bne.n	80037ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e101      	b.n	80039f0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7fe f9d8 	bl	8001bbc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2203      	movs	r2, #3
 8003810:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800381a:	d102      	bne.n	8003822 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f000 fdae 	bl	8004388 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6818      	ldr	r0, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	7c1a      	ldrb	r2, [r3, #16]
 8003834:	f88d 2000 	strb.w	r2, [sp]
 8003838:	3304      	adds	r3, #4
 800383a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800383c:	f000 fd40 	bl	80042c0 <USB_CoreInit>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2202      	movs	r2, #2
 800384a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e0ce      	b.n	80039f0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2100      	movs	r1, #0
 8003858:	4618      	mov	r0, r3
 800385a:	f000 fda6 	bl	80043aa <USB_SetCurrentMode>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d005      	beq.n	8003870 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2202      	movs	r2, #2
 8003868:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e0bf      	b.n	80039f0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003870:	2300      	movs	r3, #0
 8003872:	73fb      	strb	r3, [r7, #15]
 8003874:	e04a      	b.n	800390c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003876:	7bfa      	ldrb	r2, [r7, #15]
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	4613      	mov	r3, r2
 800387c:	00db      	lsls	r3, r3, #3
 800387e:	4413      	add	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	440b      	add	r3, r1
 8003884:	3315      	adds	r3, #21
 8003886:	2201      	movs	r2, #1
 8003888:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800388a:	7bfa      	ldrb	r2, [r7, #15]
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	4413      	add	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	440b      	add	r3, r1
 8003898:	3314      	adds	r3, #20
 800389a:	7bfa      	ldrb	r2, [r7, #15]
 800389c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800389e:	7bfa      	ldrb	r2, [r7, #15]
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
 80038a2:	b298      	uxth	r0, r3
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4613      	mov	r3, r2
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	4413      	add	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	332e      	adds	r3, #46	@ 0x2e
 80038b2:	4602      	mov	r2, r0
 80038b4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80038b6:	7bfa      	ldrb	r2, [r7, #15]
 80038b8:	6879      	ldr	r1, [r7, #4]
 80038ba:	4613      	mov	r3, r2
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	4413      	add	r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	440b      	add	r3, r1
 80038c4:	3318      	adds	r3, #24
 80038c6:	2200      	movs	r2, #0
 80038c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038ca:	7bfa      	ldrb	r2, [r7, #15]
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	00db      	lsls	r3, r3, #3
 80038d2:	4413      	add	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	440b      	add	r3, r1
 80038d8:	331c      	adds	r3, #28
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80038de:	7bfa      	ldrb	r2, [r7, #15]
 80038e0:	6879      	ldr	r1, [r7, #4]
 80038e2:	4613      	mov	r3, r2
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	4413      	add	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	440b      	add	r3, r1
 80038ec:	3320      	adds	r3, #32
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80038f2:	7bfa      	ldrb	r2, [r7, #15]
 80038f4:	6879      	ldr	r1, [r7, #4]
 80038f6:	4613      	mov	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	4413      	add	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	440b      	add	r3, r1
 8003900:	3324      	adds	r3, #36	@ 0x24
 8003902:	2200      	movs	r2, #0
 8003904:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003906:	7bfb      	ldrb	r3, [r7, #15]
 8003908:	3301      	adds	r3, #1
 800390a:	73fb      	strb	r3, [r7, #15]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	791b      	ldrb	r3, [r3, #4]
 8003910:	7bfa      	ldrb	r2, [r7, #15]
 8003912:	429a      	cmp	r2, r3
 8003914:	d3af      	bcc.n	8003876 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003916:	2300      	movs	r3, #0
 8003918:	73fb      	strb	r3, [r7, #15]
 800391a:	e044      	b.n	80039a6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800391c:	7bfa      	ldrb	r2, [r7, #15]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	4413      	add	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800392e:	2200      	movs	r2, #0
 8003930:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003932:	7bfa      	ldrb	r2, [r7, #15]
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	4613      	mov	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	4413      	add	r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	440b      	add	r3, r1
 8003940:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003944:	7bfa      	ldrb	r2, [r7, #15]
 8003946:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003948:	7bfa      	ldrb	r2, [r7, #15]
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	4613      	mov	r3, r2
 800394e:	00db      	lsls	r3, r3, #3
 8003950:	4413      	add	r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800395a:	2200      	movs	r2, #0
 800395c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800395e:	7bfa      	ldrb	r2, [r7, #15]
 8003960:	6879      	ldr	r1, [r7, #4]
 8003962:	4613      	mov	r3, r2
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	4413      	add	r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	440b      	add	r3, r1
 800396c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003970:	2200      	movs	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003974:	7bfa      	ldrb	r2, [r7, #15]
 8003976:	6879      	ldr	r1, [r7, #4]
 8003978:	4613      	mov	r3, r2
 800397a:	00db      	lsls	r3, r3, #3
 800397c:	4413      	add	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800398a:	7bfa      	ldrb	r2, [r7, #15]
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	4613      	mov	r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	4413      	add	r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	440b      	add	r3, r1
 8003998:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039a0:	7bfb      	ldrb	r3, [r7, #15]
 80039a2:	3301      	adds	r3, #1
 80039a4:	73fb      	strb	r3, [r7, #15]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	791b      	ldrb	r3, [r3, #4]
 80039aa:	7bfa      	ldrb	r2, [r7, #15]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d3b5      	bcc.n	800391c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6818      	ldr	r0, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	7c1a      	ldrb	r2, [r3, #16]
 80039b8:	f88d 2000 	strb.w	r2, [sp]
 80039bc:	3304      	adds	r3, #4
 80039be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039c0:	f000 fd40 	bl	8004444 <USB_DevInit>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d005      	beq.n	80039d6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2202      	movs	r2, #2
 80039ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e00c      	b.n	80039f0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f000 ff08 	bl	80047fe <USB_DevDisconnect>

  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e267      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d075      	beq.n	8003b02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a16:	4b88      	ldr	r3, [pc, #544]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d00c      	beq.n	8003a3c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a22:	4b85      	ldr	r3, [pc, #532]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d112      	bne.n	8003a54 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a2e:	4b82      	ldr	r3, [pc, #520]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a3a:	d10b      	bne.n	8003a54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a3c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d05b      	beq.n	8003b00 <HAL_RCC_OscConfig+0x108>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d157      	bne.n	8003b00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e242      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a5c:	d106      	bne.n	8003a6c <HAL_RCC_OscConfig+0x74>
 8003a5e:	4b76      	ldr	r3, [pc, #472]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a75      	ldr	r2, [pc, #468]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a68:	6013      	str	r3, [r2, #0]
 8003a6a:	e01d      	b.n	8003aa8 <HAL_RCC_OscConfig+0xb0>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a74:	d10c      	bne.n	8003a90 <HAL_RCC_OscConfig+0x98>
 8003a76:	4b70      	ldr	r3, [pc, #448]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a6f      	ldr	r2, [pc, #444]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a80:	6013      	str	r3, [r2, #0]
 8003a82:	4b6d      	ldr	r3, [pc, #436]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a6c      	ldr	r2, [pc, #432]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a8c:	6013      	str	r3, [r2, #0]
 8003a8e:	e00b      	b.n	8003aa8 <HAL_RCC_OscConfig+0xb0>
 8003a90:	4b69      	ldr	r3, [pc, #420]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a68      	ldr	r2, [pc, #416]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a9a:	6013      	str	r3, [r2, #0]
 8003a9c:	4b66      	ldr	r3, [pc, #408]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a65      	ldr	r2, [pc, #404]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003aa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d013      	beq.n	8003ad8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab0:	f7fe faae 	bl	8002010 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ab8:	f7fe faaa 	bl	8002010 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b64      	cmp	r3, #100	@ 0x64
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e207      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aca:	4b5b      	ldr	r3, [pc, #364]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f0      	beq.n	8003ab8 <HAL_RCC_OscConfig+0xc0>
 8003ad6:	e014      	b.n	8003b02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7fe fa9a 	bl	8002010 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae0:	f7fe fa96 	bl	8002010 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b64      	cmp	r3, #100	@ 0x64
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e1f3      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003af2:	4b51      	ldr	r3, [pc, #324]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1f0      	bne.n	8003ae0 <HAL_RCC_OscConfig+0xe8>
 8003afe:	e000      	b.n	8003b02 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d063      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 030c 	and.w	r3, r3, #12
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00b      	beq.n	8003b32 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b1a:	4b47      	ldr	r3, [pc, #284]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d11c      	bne.n	8003b60 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b26:	4b44      	ldr	r3, [pc, #272]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d116      	bne.n	8003b60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b32:	4b41      	ldr	r3, [pc, #260]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d005      	beq.n	8003b4a <HAL_RCC_OscConfig+0x152>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d001      	beq.n	8003b4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e1c7      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	4937      	ldr	r1, [pc, #220]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5e:	e03a      	b.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d020      	beq.n	8003baa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b68:	4b34      	ldr	r3, [pc, #208]	@ (8003c3c <HAL_RCC_OscConfig+0x244>)
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6e:	f7fe fa4f 	bl	8002010 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b76:	f7fe fa4b 	bl	8002010 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e1a8      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b88:	4b2b      	ldr	r3, [pc, #172]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0f0      	beq.n	8003b76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b94:	4b28      	ldr	r3, [pc, #160]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	4925      	ldr	r1, [pc, #148]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	600b      	str	r3, [r1, #0]
 8003ba8:	e015      	b.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003baa:	4b24      	ldr	r3, [pc, #144]	@ (8003c3c <HAL_RCC_OscConfig+0x244>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb0:	f7fe fa2e 	bl	8002010 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bb8:	f7fe fa2a 	bl	8002010 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e187      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bca:	4b1b      	ldr	r3, [pc, #108]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d036      	beq.n	8003c50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d016      	beq.n	8003c18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bea:	4b15      	ldr	r3, [pc, #84]	@ (8003c40 <HAL_RCC_OscConfig+0x248>)
 8003bec:	2201      	movs	r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf0:	f7fe fa0e 	bl	8002010 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf8:	f7fe fa0a 	bl	8002010 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e167      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x200>
 8003c16:	e01b      	b.n	8003c50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c18:	4b09      	ldr	r3, [pc, #36]	@ (8003c40 <HAL_RCC_OscConfig+0x248>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c1e:	f7fe f9f7 	bl	8002010 <HAL_GetTick>
 8003c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c24:	e00e      	b.n	8003c44 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c26:	f7fe f9f3 	bl	8002010 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d907      	bls.n	8003c44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e150      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
 8003c38:	40023800 	.word	0x40023800
 8003c3c:	42470000 	.word	0x42470000
 8003c40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c44:	4b88      	ldr	r3, [pc, #544]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1ea      	bne.n	8003c26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 8097 	beq.w	8003d8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c62:	4b81      	ldr	r3, [pc, #516]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10f      	bne.n	8003c8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60bb      	str	r3, [r7, #8]
 8003c72:	4b7d      	ldr	r3, [pc, #500]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	4a7c      	ldr	r2, [pc, #496]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c7e:	4b7a      	ldr	r3, [pc, #488]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	60bb      	str	r3, [r7, #8]
 8003c88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c8e:	4b77      	ldr	r3, [pc, #476]	@ (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d118      	bne.n	8003ccc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c9a:	4b74      	ldr	r3, [pc, #464]	@ (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a73      	ldr	r2, [pc, #460]	@ (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003ca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ca4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ca6:	f7fe f9b3 	bl	8002010 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cac:	e008      	b.n	8003cc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cae:	f7fe f9af 	bl	8002010 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e10c      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0f0      	beq.n	8003cae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d106      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x2ea>
 8003cd4:	4b64      	ldr	r3, [pc, #400]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd8:	4a63      	ldr	r2, [pc, #396]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cda:	f043 0301 	orr.w	r3, r3, #1
 8003cde:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ce0:	e01c      	b.n	8003d1c <HAL_RCC_OscConfig+0x324>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2b05      	cmp	r3, #5
 8003ce8:	d10c      	bne.n	8003d04 <HAL_RCC_OscConfig+0x30c>
 8003cea:	4b5f      	ldr	r3, [pc, #380]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cee:	4a5e      	ldr	r2, [pc, #376]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cf0:	f043 0304 	orr.w	r3, r3, #4
 8003cf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cf6:	4b5c      	ldr	r3, [pc, #368]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfa:	4a5b      	ldr	r2, [pc, #364]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	f043 0301 	orr.w	r3, r3, #1
 8003d00:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d02:	e00b      	b.n	8003d1c <HAL_RCC_OscConfig+0x324>
 8003d04:	4b58      	ldr	r3, [pc, #352]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d08:	4a57      	ldr	r2, [pc, #348]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d0a:	f023 0301 	bic.w	r3, r3, #1
 8003d0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d10:	4b55      	ldr	r3, [pc, #340]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d14:	4a54      	ldr	r2, [pc, #336]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d16:	f023 0304 	bic.w	r3, r3, #4
 8003d1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d015      	beq.n	8003d50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d24:	f7fe f974 	bl	8002010 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d2a:	e00a      	b.n	8003d42 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d2c:	f7fe f970 	bl	8002010 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e0cb      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d42:	4b49      	ldr	r3, [pc, #292]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d0ee      	beq.n	8003d2c <HAL_RCC_OscConfig+0x334>
 8003d4e:	e014      	b.n	8003d7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d50:	f7fe f95e 	bl	8002010 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d56:	e00a      	b.n	8003d6e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d58:	f7fe f95a 	bl	8002010 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e0b5      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d6e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1ee      	bne.n	8003d58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d7a:	7dfb      	ldrb	r3, [r7, #23]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d105      	bne.n	8003d8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d80:	4b39      	ldr	r3, [pc, #228]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d84:	4a38      	ldr	r2, [pc, #224]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 80a1 	beq.w	8003ed8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d96:	4b34      	ldr	r3, [pc, #208]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d05c      	beq.n	8003e5c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d141      	bne.n	8003e2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003daa:	4b31      	ldr	r3, [pc, #196]	@ (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db0:	f7fe f92e 	bl	8002010 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db8:	f7fe f92a 	bl	8002010 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e087      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dca:	4b27      	ldr	r3, [pc, #156]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1f0      	bne.n	8003db8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69da      	ldr	r2, [r3, #28]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	431a      	orrs	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de4:	019b      	lsls	r3, r3, #6
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dec:	085b      	lsrs	r3, r3, #1
 8003dee:	3b01      	subs	r3, #1
 8003df0:	041b      	lsls	r3, r3, #16
 8003df2:	431a      	orrs	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	061b      	lsls	r3, r3, #24
 8003dfa:	491b      	ldr	r1, [pc, #108]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e00:	4b1b      	ldr	r3, [pc, #108]	@ (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003e02:	2201      	movs	r2, #1
 8003e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e06:	f7fe f903 	bl	8002010 <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0e:	f7fe f8ff 	bl	8002010 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e05c      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e20:	4b11      	ldr	r3, [pc, #68]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x416>
 8003e2c:	e054      	b.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e2e:	4b10      	ldr	r3, [pc, #64]	@ (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e34:	f7fe f8ec 	bl	8002010 <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e3c:	f7fe f8e8 	bl	8002010 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e045      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4e:	4b06      	ldr	r3, [pc, #24]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1f0      	bne.n	8003e3c <HAL_RCC_OscConfig+0x444>
 8003e5a:	e03d      	b.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d107      	bne.n	8003e74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e038      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	40007000 	.word	0x40007000
 8003e70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e74:	4b1b      	ldr	r3, [pc, #108]	@ (8003ee4 <HAL_RCC_OscConfig+0x4ec>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d028      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d121      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d11a      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003eaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d111      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eba:	085b      	lsrs	r3, r3, #1
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d107      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ece:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d001      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e000      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3718      	adds	r7, #24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	40023800 	.word	0x40023800

08003ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e0cc      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003efc:	4b68      	ldr	r3, [pc, #416]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 030f 	and.w	r3, r3, #15
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d90c      	bls.n	8003f24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f0a:	4b65      	ldr	r3, [pc, #404]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	b2d2      	uxtb	r2, r2
 8003f10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b63      	ldr	r3, [pc, #396]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0b8      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d020      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d005      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f3c:	4b59      	ldr	r3, [pc, #356]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	4a58      	ldr	r2, [pc, #352]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0308 	and.w	r3, r3, #8
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d005      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f54:	4b53      	ldr	r3, [pc, #332]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	4a52      	ldr	r2, [pc, #328]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f60:	4b50      	ldr	r3, [pc, #320]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	494d      	ldr	r1, [pc, #308]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d044      	beq.n	8004008 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d107      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f86:	4b47      	ldr	r3, [pc, #284]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d119      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e07f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d003      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fa2:	2b03      	cmp	r3, #3
 8003fa4:	d107      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa6:	4b3f      	ldr	r3, [pc, #252]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d109      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e06f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e067      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fc6:	4b37      	ldr	r3, [pc, #220]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f023 0203 	bic.w	r2, r3, #3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	4934      	ldr	r1, [pc, #208]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fd8:	f7fe f81a 	bl	8002010 <HAL_GetTick>
 8003fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fe0:	f7fe f816 	bl	8002010 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e04f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 020c 	and.w	r2, r3, #12
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	429a      	cmp	r2, r3
 8004006:	d1eb      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004008:	4b25      	ldr	r3, [pc, #148]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 030f 	and.w	r3, r3, #15
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d20c      	bcs.n	8004030 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b22      	ldr	r3, [pc, #136]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800401e:	4b20      	ldr	r3, [pc, #128]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e032      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800403c:	4b19      	ldr	r3, [pc, #100]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	4916      	ldr	r1, [pc, #88]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	4313      	orrs	r3, r2
 800404c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b00      	cmp	r3, #0
 8004058:	d009      	beq.n	800406e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800405a:	4b12      	ldr	r3, [pc, #72]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	490e      	ldr	r1, [pc, #56]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800406a:	4313      	orrs	r3, r2
 800406c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800406e:	f000 f821 	bl	80040b4 <HAL_RCC_GetSysClockFreq>
 8004072:	4602      	mov	r2, r0
 8004074:	4b0b      	ldr	r3, [pc, #44]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	490a      	ldr	r1, [pc, #40]	@ (80040a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004080:	5ccb      	ldrb	r3, [r1, r3]
 8004082:	fa22 f303 	lsr.w	r3, r2, r3
 8004086:	4a09      	ldr	r2, [pc, #36]	@ (80040ac <HAL_RCC_ClockConfig+0x1c4>)
 8004088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800408a:	4b09      	ldr	r3, [pc, #36]	@ (80040b0 <HAL_RCC_ClockConfig+0x1c8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f7fd ff7a 	bl	8001f88 <HAL_InitTick>

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	40023c00 	.word	0x40023c00
 80040a4:	40023800 	.word	0x40023800
 80040a8:	08008fc8 	.word	0x08008fc8
 80040ac:	20000000 	.word	0x20000000
 80040b0:	20000004 	.word	0x20000004

080040b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040b8:	b094      	sub	sp, #80	@ 0x50
 80040ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80040c0:	2300      	movs	r3, #0
 80040c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040cc:	4b79      	ldr	r3, [pc, #484]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 030c 	and.w	r3, r3, #12
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d00d      	beq.n	80040f4 <HAL_RCC_GetSysClockFreq+0x40>
 80040d8:	2b08      	cmp	r3, #8
 80040da:	f200 80e1 	bhi.w	80042a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d002      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0x34>
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d003      	beq.n	80040ee <HAL_RCC_GetSysClockFreq+0x3a>
 80040e6:	e0db      	b.n	80042a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040e8:	4b73      	ldr	r3, [pc, #460]	@ (80042b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040ec:	e0db      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040ee:	4b73      	ldr	r3, [pc, #460]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x208>)
 80040f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040f2:	e0d8      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040f4:	4b6f      	ldr	r3, [pc, #444]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040fe:	4b6d      	ldr	r3, [pc, #436]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d063      	beq.n	80041d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800410a:	4b6a      	ldr	r3, [pc, #424]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	099b      	lsrs	r3, r3, #6
 8004110:	2200      	movs	r2, #0
 8004112:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004114:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004118:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800411c:	633b      	str	r3, [r7, #48]	@ 0x30
 800411e:	2300      	movs	r3, #0
 8004120:	637b      	str	r3, [r7, #52]	@ 0x34
 8004122:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004126:	4622      	mov	r2, r4
 8004128:	462b      	mov	r3, r5
 800412a:	f04f 0000 	mov.w	r0, #0
 800412e:	f04f 0100 	mov.w	r1, #0
 8004132:	0159      	lsls	r1, r3, #5
 8004134:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004138:	0150      	lsls	r0, r2, #5
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4621      	mov	r1, r4
 8004140:	1a51      	subs	r1, r2, r1
 8004142:	6139      	str	r1, [r7, #16]
 8004144:	4629      	mov	r1, r5
 8004146:	eb63 0301 	sbc.w	r3, r3, r1
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004158:	4659      	mov	r1, fp
 800415a:	018b      	lsls	r3, r1, #6
 800415c:	4651      	mov	r1, sl
 800415e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004162:	4651      	mov	r1, sl
 8004164:	018a      	lsls	r2, r1, #6
 8004166:	4651      	mov	r1, sl
 8004168:	ebb2 0801 	subs.w	r8, r2, r1
 800416c:	4659      	mov	r1, fp
 800416e:	eb63 0901 	sbc.w	r9, r3, r1
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800417e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004182:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004186:	4690      	mov	r8, r2
 8004188:	4699      	mov	r9, r3
 800418a:	4623      	mov	r3, r4
 800418c:	eb18 0303 	adds.w	r3, r8, r3
 8004190:	60bb      	str	r3, [r7, #8]
 8004192:	462b      	mov	r3, r5
 8004194:	eb49 0303 	adc.w	r3, r9, r3
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	f04f 0200 	mov.w	r2, #0
 800419e:	f04f 0300 	mov.w	r3, #0
 80041a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041a6:	4629      	mov	r1, r5
 80041a8:	024b      	lsls	r3, r1, #9
 80041aa:	4621      	mov	r1, r4
 80041ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041b0:	4621      	mov	r1, r4
 80041b2:	024a      	lsls	r2, r1, #9
 80041b4:	4610      	mov	r0, r2
 80041b6:	4619      	mov	r1, r3
 80041b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ba:	2200      	movs	r2, #0
 80041bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041c4:	f7fc fd70 	bl	8000ca8 <__aeabi_uldivmod>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	4613      	mov	r3, r2
 80041ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041d0:	e058      	b.n	8004284 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041d2:	4b38      	ldr	r3, [pc, #224]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	099b      	lsrs	r3, r3, #6
 80041d8:	2200      	movs	r2, #0
 80041da:	4618      	mov	r0, r3
 80041dc:	4611      	mov	r1, r2
 80041de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041e2:	623b      	str	r3, [r7, #32]
 80041e4:	2300      	movs	r3, #0
 80041e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80041e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041ec:	4642      	mov	r2, r8
 80041ee:	464b      	mov	r3, r9
 80041f0:	f04f 0000 	mov.w	r0, #0
 80041f4:	f04f 0100 	mov.w	r1, #0
 80041f8:	0159      	lsls	r1, r3, #5
 80041fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041fe:	0150      	lsls	r0, r2, #5
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
 8004204:	4641      	mov	r1, r8
 8004206:	ebb2 0a01 	subs.w	sl, r2, r1
 800420a:	4649      	mov	r1, r9
 800420c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	f04f 0300 	mov.w	r3, #0
 8004218:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800421c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004220:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004224:	ebb2 040a 	subs.w	r4, r2, sl
 8004228:	eb63 050b 	sbc.w	r5, r3, fp
 800422c:	f04f 0200 	mov.w	r2, #0
 8004230:	f04f 0300 	mov.w	r3, #0
 8004234:	00eb      	lsls	r3, r5, #3
 8004236:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800423a:	00e2      	lsls	r2, r4, #3
 800423c:	4614      	mov	r4, r2
 800423e:	461d      	mov	r5, r3
 8004240:	4643      	mov	r3, r8
 8004242:	18e3      	adds	r3, r4, r3
 8004244:	603b      	str	r3, [r7, #0]
 8004246:	464b      	mov	r3, r9
 8004248:	eb45 0303 	adc.w	r3, r5, r3
 800424c:	607b      	str	r3, [r7, #4]
 800424e:	f04f 0200 	mov.w	r2, #0
 8004252:	f04f 0300 	mov.w	r3, #0
 8004256:	e9d7 4500 	ldrd	r4, r5, [r7]
 800425a:	4629      	mov	r1, r5
 800425c:	028b      	lsls	r3, r1, #10
 800425e:	4621      	mov	r1, r4
 8004260:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004264:	4621      	mov	r1, r4
 8004266:	028a      	lsls	r2, r1, #10
 8004268:	4610      	mov	r0, r2
 800426a:	4619      	mov	r1, r3
 800426c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800426e:	2200      	movs	r2, #0
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	61fa      	str	r2, [r7, #28]
 8004274:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004278:	f7fc fd16 	bl	8000ca8 <__aeabi_uldivmod>
 800427c:	4602      	mov	r2, r0
 800427e:	460b      	mov	r3, r1
 8004280:	4613      	mov	r3, r2
 8004282:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004284:	4b0b      	ldr	r3, [pc, #44]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	0c1b      	lsrs	r3, r3, #16
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	3301      	adds	r3, #1
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004294:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004298:	fbb2 f3f3 	udiv	r3, r2, r3
 800429c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800429e:	e002      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042a0:	4b05      	ldr	r3, [pc, #20]	@ (80042b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80042a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3750      	adds	r7, #80	@ 0x50
 80042ac:	46bd      	mov	sp, r7
 80042ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042b2:	bf00      	nop
 80042b4:	40023800 	.word	0x40023800
 80042b8:	00f42400 	.word	0x00f42400
 80042bc:	007a1200 	.word	0x007a1200

080042c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80042c0:	b084      	sub	sp, #16
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
 80042ca:	f107 001c 	add.w	r0, r7, #28
 80042ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80042d2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d123      	bne.n	8004322 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80042ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004302:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004306:	2b01      	cmp	r3, #1
 8004308:	d105      	bne.n	8004316 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 faa0 	bl	800485c <USB_CoreReset>
 800431c:	4603      	mov	r3, r0
 800431e:	73fb      	strb	r3, [r7, #15]
 8004320:	e01b      	b.n	800435a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f000 fa94 	bl	800485c <USB_CoreReset>
 8004334:	4603      	mov	r3, r0
 8004336:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004338:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800433c:	2b00      	cmp	r3, #0
 800433e:	d106      	bne.n	800434e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004344:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	639a      	str	r2, [r3, #56]	@ 0x38
 800434c:	e005      	b.n	800435a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004352:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800435a:	7fbb      	ldrb	r3, [r7, #30]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d10b      	bne.n	8004378 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f043 0206 	orr.w	r2, r3, #6
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f043 0220 	orr.w	r2, r3, #32
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004378:	7bfb      	ldrb	r3, [r7, #15]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004384:	b004      	add	sp, #16
 8004386:	4770      	bx	lr

08004388 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f023 0201 	bic.w	r2, r3, #1
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	370c      	adds	r7, #12
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b084      	sub	sp, #16
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	460b      	mov	r3, r1
 80043b4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80043b6:	2300      	movs	r3, #0
 80043b8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d115      	bne.n	80043f8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80043d8:	200a      	movs	r0, #10
 80043da:	f7fd fe25 	bl	8002028 <HAL_Delay>
      ms += 10U;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	330a      	adds	r3, #10
 80043e2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 fa2b 	bl	8004840 <USB_GetMode>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d01e      	beq.n	800442e <USB_SetCurrentMode+0x84>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2bc7      	cmp	r3, #199	@ 0xc7
 80043f4:	d9f0      	bls.n	80043d8 <USB_SetCurrentMode+0x2e>
 80043f6:	e01a      	b.n	800442e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80043f8:	78fb      	ldrb	r3, [r7, #3]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d115      	bne.n	800442a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800440a:	200a      	movs	r0, #10
 800440c:	f7fd fe0c 	bl	8002028 <HAL_Delay>
      ms += 10U;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	330a      	adds	r3, #10
 8004414:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 fa12 	bl	8004840 <USB_GetMode>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d005      	beq.n	800442e <USB_SetCurrentMode+0x84>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2bc7      	cmp	r3, #199	@ 0xc7
 8004426:	d9f0      	bls.n	800440a <USB_SetCurrentMode+0x60>
 8004428:	e001      	b.n	800442e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e005      	b.n	800443a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2bc8      	cmp	r3, #200	@ 0xc8
 8004432:	d101      	bne.n	8004438 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e000      	b.n	800443a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
	...

08004444 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004444:	b084      	sub	sp, #16
 8004446:	b580      	push	{r7, lr}
 8004448:	b086      	sub	sp, #24
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
 800444e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004452:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004456:	2300      	movs	r3, #0
 8004458:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800445e:	2300      	movs	r3, #0
 8004460:	613b      	str	r3, [r7, #16]
 8004462:	e009      	b.n	8004478 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	3340      	adds	r3, #64	@ 0x40
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4413      	add	r3, r2
 800446e:	2200      	movs	r2, #0
 8004470:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	3301      	adds	r3, #1
 8004476:	613b      	str	r3, [r7, #16]
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	2b0e      	cmp	r3, #14
 800447c:	d9f2      	bls.n	8004464 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800447e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004482:	2b00      	cmp	r3, #0
 8004484:	d11c      	bne.n	80044c0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004494:	f043 0302 	orr.w	r3, r3, #2
 8004498:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044aa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80044be:	e00b      	b.n	80044d8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80044de:	461a      	mov	r2, r3
 80044e0:	2300      	movs	r3, #0
 80044e2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80044e4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d10d      	bne.n	8004508 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80044ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d104      	bne.n	80044fe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80044f4:	2100      	movs	r1, #0
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f968 	bl	80047cc <USB_SetDevSpeed>
 80044fc:	e008      	b.n	8004510 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80044fe:	2101      	movs	r1, #1
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 f963 	bl	80047cc <USB_SetDevSpeed>
 8004506:	e003      	b.n	8004510 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004508:	2103      	movs	r1, #3
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f95e 	bl	80047cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004510:	2110      	movs	r1, #16
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f8fa 	bl	800470c <USB_FlushTxFifo>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f924 	bl	8004770 <USB_FlushRxFifo>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004538:	461a      	mov	r2, r3
 800453a:	2300      	movs	r3, #0
 800453c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004544:	461a      	mov	r2, r3
 8004546:	2300      	movs	r3, #0
 8004548:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004550:	461a      	mov	r2, r3
 8004552:	2300      	movs	r3, #0
 8004554:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004556:	2300      	movs	r3, #0
 8004558:	613b      	str	r3, [r7, #16]
 800455a:	e043      	b.n	80045e4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	015a      	lsls	r2, r3, #5
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4413      	add	r3, r2
 8004564:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800456e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004572:	d118      	bne.n	80045a6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10a      	bne.n	8004590 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	015a      	lsls	r2, r3, #5
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	4413      	add	r3, r2
 8004582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004586:	461a      	mov	r2, r3
 8004588:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	e013      	b.n	80045b8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	015a      	lsls	r2, r3, #5
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	4413      	add	r3, r2
 8004598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800459c:	461a      	mov	r2, r3
 800459e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80045a2:	6013      	str	r3, [r2, #0]
 80045a4:	e008      	b.n	80045b8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	015a      	lsls	r2, r3, #5
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4413      	add	r3, r2
 80045ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045b2:	461a      	mov	r2, r3
 80045b4:	2300      	movs	r3, #0
 80045b6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	015a      	lsls	r2, r3, #5
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	4413      	add	r3, r2
 80045c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045c4:	461a      	mov	r2, r3
 80045c6:	2300      	movs	r3, #0
 80045c8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	015a      	lsls	r2, r3, #5
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	4413      	add	r3, r2
 80045d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045d6:	461a      	mov	r2, r3
 80045d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80045dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	3301      	adds	r3, #1
 80045e2:	613b      	str	r3, [r7, #16]
 80045e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80045e8:	461a      	mov	r2, r3
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d3b5      	bcc.n	800455c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045f0:	2300      	movs	r3, #0
 80045f2:	613b      	str	r3, [r7, #16]
 80045f4:	e043      	b.n	800467e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	015a      	lsls	r2, r3, #5
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	4413      	add	r3, r2
 80045fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004608:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800460c:	d118      	bne.n	8004640 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10a      	bne.n	800462a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	015a      	lsls	r2, r3, #5
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4413      	add	r3, r2
 800461c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004620:	461a      	mov	r2, r3
 8004622:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004626:	6013      	str	r3, [r2, #0]
 8004628:	e013      	b.n	8004652 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	015a      	lsls	r2, r3, #5
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	4413      	add	r3, r2
 8004632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004636:	461a      	mov	r2, r3
 8004638:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800463c:	6013      	str	r3, [r2, #0]
 800463e:	e008      	b.n	8004652 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	015a      	lsls	r2, r3, #5
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	4413      	add	r3, r2
 8004648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800464c:	461a      	mov	r2, r3
 800464e:	2300      	movs	r3, #0
 8004650:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	015a      	lsls	r2, r3, #5
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	4413      	add	r3, r2
 800465a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800465e:	461a      	mov	r2, r3
 8004660:	2300      	movs	r3, #0
 8004662:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	015a      	lsls	r2, r3, #5
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4413      	add	r3, r2
 800466c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004670:	461a      	mov	r2, r3
 8004672:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004676:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	3301      	adds	r3, #1
 800467c:	613b      	str	r3, [r7, #16]
 800467e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004682:	461a      	mov	r2, r3
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	4293      	cmp	r3, r2
 8004688:	d3b5      	bcc.n	80045f6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	68fa      	ldr	r2, [r7, #12]
 8004694:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800469c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80046aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80046ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d105      	bne.n	80046c0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	699b      	ldr	r3, [r3, #24]
 80046b8:	f043 0210 	orr.w	r2, r3, #16
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	699a      	ldr	r2, [r3, #24]
 80046c4:	4b10      	ldr	r3, [pc, #64]	@ (8004708 <USB_DevInit+0x2c4>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80046cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d005      	beq.n	80046e0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	f043 0208 	orr.w	r2, r3, #8
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80046e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d107      	bne.n	80046f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046f0:	f043 0304 	orr.w	r3, r3, #4
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80046f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3718      	adds	r7, #24
 80046fe:	46bd      	mov	sp, r7
 8004700:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004704:	b004      	add	sp, #16
 8004706:	4770      	bx	lr
 8004708:	803c3800 	.word	0x803c3800

0800470c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004716:	2300      	movs	r3, #0
 8004718:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	3301      	adds	r3, #1
 800471e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004726:	d901      	bls.n	800472c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e01b      	b.n	8004764 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	2b00      	cmp	r3, #0
 8004732:	daf2      	bge.n	800471a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	019b      	lsls	r3, r3, #6
 800473c:	f043 0220 	orr.w	r2, r3, #32
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	3301      	adds	r3, #1
 8004748:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004750:	d901      	bls.n	8004756 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e006      	b.n	8004764 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	f003 0320 	and.w	r3, r3, #32
 800475e:	2b20      	cmp	r3, #32
 8004760:	d0f0      	beq.n	8004744 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3714      	adds	r7, #20
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004778:	2300      	movs	r3, #0
 800477a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	3301      	adds	r3, #1
 8004780:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004788:	d901      	bls.n	800478e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e018      	b.n	80047c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	2b00      	cmp	r3, #0
 8004794:	daf2      	bge.n	800477c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2210      	movs	r2, #16
 800479e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	3301      	adds	r3, #1
 80047a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80047ac:	d901      	bls.n	80047b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e006      	b.n	80047c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	f003 0310 	and.w	r3, r3, #16
 80047ba:	2b10      	cmp	r3, #16
 80047bc:	d0f0      	beq.n	80047a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	78fb      	ldrb	r3, [r7, #3]
 80047e6:	68f9      	ldr	r1, [r7, #12]
 80047e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80047ec:	4313      	orrs	r3, r2
 80047ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3714      	adds	r7, #20
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr

080047fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80047fe:	b480      	push	{r7}
 8004800:	b085      	sub	sp, #20
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004818:	f023 0303 	bic.w	r3, r3, #3
 800481c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800482c:	f043 0302 	orr.w	r3, r3, #2
 8004830:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	f003 0301 	and.w	r3, r3, #1
}
 8004850:	4618      	mov	r0, r3
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	3301      	adds	r3, #1
 800486c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004874:	d901      	bls.n	800487a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e022      	b.n	80048c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	2b00      	cmp	r3, #0
 8004880:	daf2      	bge.n	8004868 <USB_CoreReset+0xc>

  count = 10U;
 8004882:	230a      	movs	r3, #10
 8004884:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004886:	e002      	b.n	800488e <USB_CoreReset+0x32>
  {
    count--;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	3b01      	subs	r3, #1
 800488c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1f9      	bne.n	8004888 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	f043 0201 	orr.w	r2, r3, #1
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	3301      	adds	r3, #1
 80048a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048ac:	d901      	bls.n	80048b2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e006      	b.n	80048c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	f003 0301 	and.w	r3, r3, #1
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d0f0      	beq.n	80048a0 <USB_CoreReset+0x44>

  return HAL_OK;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3714      	adds	r7, #20
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <malloc>:
 80048cc:	4b02      	ldr	r3, [pc, #8]	@ (80048d8 <malloc+0xc>)
 80048ce:	4601      	mov	r1, r0
 80048d0:	6818      	ldr	r0, [r3, #0]
 80048d2:	f000 b82d 	b.w	8004930 <_malloc_r>
 80048d6:	bf00      	nop
 80048d8:	20000018 	.word	0x20000018

080048dc <free>:
 80048dc:	4b02      	ldr	r3, [pc, #8]	@ (80048e8 <free+0xc>)
 80048de:	4601      	mov	r1, r0
 80048e0:	6818      	ldr	r0, [r3, #0]
 80048e2:	f001 bf2d 	b.w	8006740 <_free_r>
 80048e6:	bf00      	nop
 80048e8:	20000018 	.word	0x20000018

080048ec <sbrk_aligned>:
 80048ec:	b570      	push	{r4, r5, r6, lr}
 80048ee:	4e0f      	ldr	r6, [pc, #60]	@ (800492c <sbrk_aligned+0x40>)
 80048f0:	460c      	mov	r4, r1
 80048f2:	6831      	ldr	r1, [r6, #0]
 80048f4:	4605      	mov	r5, r0
 80048f6:	b911      	cbnz	r1, 80048fe <sbrk_aligned+0x12>
 80048f8:	f001 f872 	bl	80059e0 <_sbrk_r>
 80048fc:	6030      	str	r0, [r6, #0]
 80048fe:	4621      	mov	r1, r4
 8004900:	4628      	mov	r0, r5
 8004902:	f001 f86d 	bl	80059e0 <_sbrk_r>
 8004906:	1c43      	adds	r3, r0, #1
 8004908:	d103      	bne.n	8004912 <sbrk_aligned+0x26>
 800490a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800490e:	4620      	mov	r0, r4
 8004910:	bd70      	pop	{r4, r5, r6, pc}
 8004912:	1cc4      	adds	r4, r0, #3
 8004914:	f024 0403 	bic.w	r4, r4, #3
 8004918:	42a0      	cmp	r0, r4
 800491a:	d0f8      	beq.n	800490e <sbrk_aligned+0x22>
 800491c:	1a21      	subs	r1, r4, r0
 800491e:	4628      	mov	r0, r5
 8004920:	f001 f85e 	bl	80059e0 <_sbrk_r>
 8004924:	3001      	adds	r0, #1
 8004926:	d1f2      	bne.n	800490e <sbrk_aligned+0x22>
 8004928:	e7ef      	b.n	800490a <sbrk_aligned+0x1e>
 800492a:	bf00      	nop
 800492c:	200009ec 	.word	0x200009ec

08004930 <_malloc_r>:
 8004930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004934:	1ccd      	adds	r5, r1, #3
 8004936:	f025 0503 	bic.w	r5, r5, #3
 800493a:	3508      	adds	r5, #8
 800493c:	2d0c      	cmp	r5, #12
 800493e:	bf38      	it	cc
 8004940:	250c      	movcc	r5, #12
 8004942:	2d00      	cmp	r5, #0
 8004944:	4606      	mov	r6, r0
 8004946:	db01      	blt.n	800494c <_malloc_r+0x1c>
 8004948:	42a9      	cmp	r1, r5
 800494a:	d904      	bls.n	8004956 <_malloc_r+0x26>
 800494c:	230c      	movs	r3, #12
 800494e:	6033      	str	r3, [r6, #0]
 8004950:	2000      	movs	r0, #0
 8004952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004956:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a2c <_malloc_r+0xfc>
 800495a:	f000 f869 	bl	8004a30 <__malloc_lock>
 800495e:	f8d8 3000 	ldr.w	r3, [r8]
 8004962:	461c      	mov	r4, r3
 8004964:	bb44      	cbnz	r4, 80049b8 <_malloc_r+0x88>
 8004966:	4629      	mov	r1, r5
 8004968:	4630      	mov	r0, r6
 800496a:	f7ff ffbf 	bl	80048ec <sbrk_aligned>
 800496e:	1c43      	adds	r3, r0, #1
 8004970:	4604      	mov	r4, r0
 8004972:	d158      	bne.n	8004a26 <_malloc_r+0xf6>
 8004974:	f8d8 4000 	ldr.w	r4, [r8]
 8004978:	4627      	mov	r7, r4
 800497a:	2f00      	cmp	r7, #0
 800497c:	d143      	bne.n	8004a06 <_malloc_r+0xd6>
 800497e:	2c00      	cmp	r4, #0
 8004980:	d04b      	beq.n	8004a1a <_malloc_r+0xea>
 8004982:	6823      	ldr	r3, [r4, #0]
 8004984:	4639      	mov	r1, r7
 8004986:	4630      	mov	r0, r6
 8004988:	eb04 0903 	add.w	r9, r4, r3
 800498c:	f001 f828 	bl	80059e0 <_sbrk_r>
 8004990:	4581      	cmp	r9, r0
 8004992:	d142      	bne.n	8004a1a <_malloc_r+0xea>
 8004994:	6821      	ldr	r1, [r4, #0]
 8004996:	1a6d      	subs	r5, r5, r1
 8004998:	4629      	mov	r1, r5
 800499a:	4630      	mov	r0, r6
 800499c:	f7ff ffa6 	bl	80048ec <sbrk_aligned>
 80049a0:	3001      	adds	r0, #1
 80049a2:	d03a      	beq.n	8004a1a <_malloc_r+0xea>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	442b      	add	r3, r5
 80049a8:	6023      	str	r3, [r4, #0]
 80049aa:	f8d8 3000 	ldr.w	r3, [r8]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	bb62      	cbnz	r2, 8004a0c <_malloc_r+0xdc>
 80049b2:	f8c8 7000 	str.w	r7, [r8]
 80049b6:	e00f      	b.n	80049d8 <_malloc_r+0xa8>
 80049b8:	6822      	ldr	r2, [r4, #0]
 80049ba:	1b52      	subs	r2, r2, r5
 80049bc:	d420      	bmi.n	8004a00 <_malloc_r+0xd0>
 80049be:	2a0b      	cmp	r2, #11
 80049c0:	d917      	bls.n	80049f2 <_malloc_r+0xc2>
 80049c2:	1961      	adds	r1, r4, r5
 80049c4:	42a3      	cmp	r3, r4
 80049c6:	6025      	str	r5, [r4, #0]
 80049c8:	bf18      	it	ne
 80049ca:	6059      	strne	r1, [r3, #4]
 80049cc:	6863      	ldr	r3, [r4, #4]
 80049ce:	bf08      	it	eq
 80049d0:	f8c8 1000 	streq.w	r1, [r8]
 80049d4:	5162      	str	r2, [r4, r5]
 80049d6:	604b      	str	r3, [r1, #4]
 80049d8:	4630      	mov	r0, r6
 80049da:	f000 f82f 	bl	8004a3c <__malloc_unlock>
 80049de:	f104 000b 	add.w	r0, r4, #11
 80049e2:	1d23      	adds	r3, r4, #4
 80049e4:	f020 0007 	bic.w	r0, r0, #7
 80049e8:	1ac2      	subs	r2, r0, r3
 80049ea:	bf1c      	itt	ne
 80049ec:	1a1b      	subne	r3, r3, r0
 80049ee:	50a3      	strne	r3, [r4, r2]
 80049f0:	e7af      	b.n	8004952 <_malloc_r+0x22>
 80049f2:	6862      	ldr	r2, [r4, #4]
 80049f4:	42a3      	cmp	r3, r4
 80049f6:	bf0c      	ite	eq
 80049f8:	f8c8 2000 	streq.w	r2, [r8]
 80049fc:	605a      	strne	r2, [r3, #4]
 80049fe:	e7eb      	b.n	80049d8 <_malloc_r+0xa8>
 8004a00:	4623      	mov	r3, r4
 8004a02:	6864      	ldr	r4, [r4, #4]
 8004a04:	e7ae      	b.n	8004964 <_malloc_r+0x34>
 8004a06:	463c      	mov	r4, r7
 8004a08:	687f      	ldr	r7, [r7, #4]
 8004a0a:	e7b6      	b.n	800497a <_malloc_r+0x4a>
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	42a3      	cmp	r3, r4
 8004a12:	d1fb      	bne.n	8004a0c <_malloc_r+0xdc>
 8004a14:	2300      	movs	r3, #0
 8004a16:	6053      	str	r3, [r2, #4]
 8004a18:	e7de      	b.n	80049d8 <_malloc_r+0xa8>
 8004a1a:	230c      	movs	r3, #12
 8004a1c:	6033      	str	r3, [r6, #0]
 8004a1e:	4630      	mov	r0, r6
 8004a20:	f000 f80c 	bl	8004a3c <__malloc_unlock>
 8004a24:	e794      	b.n	8004950 <_malloc_r+0x20>
 8004a26:	6005      	str	r5, [r0, #0]
 8004a28:	e7d6      	b.n	80049d8 <_malloc_r+0xa8>
 8004a2a:	bf00      	nop
 8004a2c:	200009f0 	.word	0x200009f0

08004a30 <__malloc_lock>:
 8004a30:	4801      	ldr	r0, [pc, #4]	@ (8004a38 <__malloc_lock+0x8>)
 8004a32:	f001 b822 	b.w	8005a7a <__retarget_lock_acquire_recursive>
 8004a36:	bf00      	nop
 8004a38:	20000b34 	.word	0x20000b34

08004a3c <__malloc_unlock>:
 8004a3c:	4801      	ldr	r0, [pc, #4]	@ (8004a44 <__malloc_unlock+0x8>)
 8004a3e:	f001 b81d 	b.w	8005a7c <__retarget_lock_release_recursive>
 8004a42:	bf00      	nop
 8004a44:	20000b34 	.word	0x20000b34

08004a48 <__cvt>:
 8004a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a4c:	ec57 6b10 	vmov	r6, r7, d0
 8004a50:	2f00      	cmp	r7, #0
 8004a52:	460c      	mov	r4, r1
 8004a54:	4619      	mov	r1, r3
 8004a56:	463b      	mov	r3, r7
 8004a58:	bfbb      	ittet	lt
 8004a5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004a5e:	461f      	movlt	r7, r3
 8004a60:	2300      	movge	r3, #0
 8004a62:	232d      	movlt	r3, #45	@ 0x2d
 8004a64:	700b      	strb	r3, [r1, #0]
 8004a66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004a6c:	4691      	mov	r9, r2
 8004a6e:	f023 0820 	bic.w	r8, r3, #32
 8004a72:	bfbc      	itt	lt
 8004a74:	4632      	movlt	r2, r6
 8004a76:	4616      	movlt	r6, r2
 8004a78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a7c:	d005      	beq.n	8004a8a <__cvt+0x42>
 8004a7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004a82:	d100      	bne.n	8004a86 <__cvt+0x3e>
 8004a84:	3401      	adds	r4, #1
 8004a86:	2102      	movs	r1, #2
 8004a88:	e000      	b.n	8004a8c <__cvt+0x44>
 8004a8a:	2103      	movs	r1, #3
 8004a8c:	ab03      	add	r3, sp, #12
 8004a8e:	9301      	str	r3, [sp, #4]
 8004a90:	ab02      	add	r3, sp, #8
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	ec47 6b10 	vmov	d0, r6, r7
 8004a98:	4653      	mov	r3, sl
 8004a9a:	4622      	mov	r2, r4
 8004a9c:	f001 f880 	bl	8005ba0 <_dtoa_r>
 8004aa0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004aa4:	4605      	mov	r5, r0
 8004aa6:	d119      	bne.n	8004adc <__cvt+0x94>
 8004aa8:	f019 0f01 	tst.w	r9, #1
 8004aac:	d00e      	beq.n	8004acc <__cvt+0x84>
 8004aae:	eb00 0904 	add.w	r9, r0, r4
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	4630      	mov	r0, r6
 8004ab8:	4639      	mov	r1, r7
 8004aba:	f7fc f815 	bl	8000ae8 <__aeabi_dcmpeq>
 8004abe:	b108      	cbz	r0, 8004ac4 <__cvt+0x7c>
 8004ac0:	f8cd 900c 	str.w	r9, [sp, #12]
 8004ac4:	2230      	movs	r2, #48	@ 0x30
 8004ac6:	9b03      	ldr	r3, [sp, #12]
 8004ac8:	454b      	cmp	r3, r9
 8004aca:	d31e      	bcc.n	8004b0a <__cvt+0xc2>
 8004acc:	9b03      	ldr	r3, [sp, #12]
 8004ace:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ad0:	1b5b      	subs	r3, r3, r5
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	6013      	str	r3, [r2, #0]
 8004ad6:	b004      	add	sp, #16
 8004ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004adc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ae0:	eb00 0904 	add.w	r9, r0, r4
 8004ae4:	d1e5      	bne.n	8004ab2 <__cvt+0x6a>
 8004ae6:	7803      	ldrb	r3, [r0, #0]
 8004ae8:	2b30      	cmp	r3, #48	@ 0x30
 8004aea:	d10a      	bne.n	8004b02 <__cvt+0xba>
 8004aec:	2200      	movs	r2, #0
 8004aee:	2300      	movs	r3, #0
 8004af0:	4630      	mov	r0, r6
 8004af2:	4639      	mov	r1, r7
 8004af4:	f7fb fff8 	bl	8000ae8 <__aeabi_dcmpeq>
 8004af8:	b918      	cbnz	r0, 8004b02 <__cvt+0xba>
 8004afa:	f1c4 0401 	rsb	r4, r4, #1
 8004afe:	f8ca 4000 	str.w	r4, [sl]
 8004b02:	f8da 3000 	ldr.w	r3, [sl]
 8004b06:	4499      	add	r9, r3
 8004b08:	e7d3      	b.n	8004ab2 <__cvt+0x6a>
 8004b0a:	1c59      	adds	r1, r3, #1
 8004b0c:	9103      	str	r1, [sp, #12]
 8004b0e:	701a      	strb	r2, [r3, #0]
 8004b10:	e7d9      	b.n	8004ac6 <__cvt+0x7e>

08004b12 <__exponent>:
 8004b12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b14:	2900      	cmp	r1, #0
 8004b16:	bfba      	itte	lt
 8004b18:	4249      	neglt	r1, r1
 8004b1a:	232d      	movlt	r3, #45	@ 0x2d
 8004b1c:	232b      	movge	r3, #43	@ 0x2b
 8004b1e:	2909      	cmp	r1, #9
 8004b20:	7002      	strb	r2, [r0, #0]
 8004b22:	7043      	strb	r3, [r0, #1]
 8004b24:	dd29      	ble.n	8004b7a <__exponent+0x68>
 8004b26:	f10d 0307 	add.w	r3, sp, #7
 8004b2a:	461d      	mov	r5, r3
 8004b2c:	270a      	movs	r7, #10
 8004b2e:	461a      	mov	r2, r3
 8004b30:	fbb1 f6f7 	udiv	r6, r1, r7
 8004b34:	fb07 1416 	mls	r4, r7, r6, r1
 8004b38:	3430      	adds	r4, #48	@ 0x30
 8004b3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004b3e:	460c      	mov	r4, r1
 8004b40:	2c63      	cmp	r4, #99	@ 0x63
 8004b42:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004b46:	4631      	mov	r1, r6
 8004b48:	dcf1      	bgt.n	8004b2e <__exponent+0x1c>
 8004b4a:	3130      	adds	r1, #48	@ 0x30
 8004b4c:	1e94      	subs	r4, r2, #2
 8004b4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004b52:	1c41      	adds	r1, r0, #1
 8004b54:	4623      	mov	r3, r4
 8004b56:	42ab      	cmp	r3, r5
 8004b58:	d30a      	bcc.n	8004b70 <__exponent+0x5e>
 8004b5a:	f10d 0309 	add.w	r3, sp, #9
 8004b5e:	1a9b      	subs	r3, r3, r2
 8004b60:	42ac      	cmp	r4, r5
 8004b62:	bf88      	it	hi
 8004b64:	2300      	movhi	r3, #0
 8004b66:	3302      	adds	r3, #2
 8004b68:	4403      	add	r3, r0
 8004b6a:	1a18      	subs	r0, r3, r0
 8004b6c:	b003      	add	sp, #12
 8004b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004b74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004b78:	e7ed      	b.n	8004b56 <__exponent+0x44>
 8004b7a:	2330      	movs	r3, #48	@ 0x30
 8004b7c:	3130      	adds	r1, #48	@ 0x30
 8004b7e:	7083      	strb	r3, [r0, #2]
 8004b80:	70c1      	strb	r1, [r0, #3]
 8004b82:	1d03      	adds	r3, r0, #4
 8004b84:	e7f1      	b.n	8004b6a <__exponent+0x58>
	...

08004b88 <_printf_float>:
 8004b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b8c:	b08d      	sub	sp, #52	@ 0x34
 8004b8e:	460c      	mov	r4, r1
 8004b90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004b94:	4616      	mov	r6, r2
 8004b96:	461f      	mov	r7, r3
 8004b98:	4605      	mov	r5, r0
 8004b9a:	f000 fee9 	bl	8005970 <_localeconv_r>
 8004b9e:	6803      	ldr	r3, [r0, #0]
 8004ba0:	9304      	str	r3, [sp, #16]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7fb fb74 	bl	8000290 <strlen>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bac:	f8d8 3000 	ldr.w	r3, [r8]
 8004bb0:	9005      	str	r0, [sp, #20]
 8004bb2:	3307      	adds	r3, #7
 8004bb4:	f023 0307 	bic.w	r3, r3, #7
 8004bb8:	f103 0208 	add.w	r2, r3, #8
 8004bbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004bc0:	f8d4 b000 	ldr.w	fp, [r4]
 8004bc4:	f8c8 2000 	str.w	r2, [r8]
 8004bc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004bcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004bd0:	9307      	str	r3, [sp, #28]
 8004bd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004bd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004bda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bde:	4b9c      	ldr	r3, [pc, #624]	@ (8004e50 <_printf_float+0x2c8>)
 8004be0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004be4:	f7fb ffb2 	bl	8000b4c <__aeabi_dcmpun>
 8004be8:	bb70      	cbnz	r0, 8004c48 <_printf_float+0xc0>
 8004bea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bee:	4b98      	ldr	r3, [pc, #608]	@ (8004e50 <_printf_float+0x2c8>)
 8004bf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004bf4:	f7fb ff8c 	bl	8000b10 <__aeabi_dcmple>
 8004bf8:	bb30      	cbnz	r0, 8004c48 <_printf_float+0xc0>
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	4640      	mov	r0, r8
 8004c00:	4649      	mov	r1, r9
 8004c02:	f7fb ff7b 	bl	8000afc <__aeabi_dcmplt>
 8004c06:	b110      	cbz	r0, 8004c0e <_printf_float+0x86>
 8004c08:	232d      	movs	r3, #45	@ 0x2d
 8004c0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c0e:	4a91      	ldr	r2, [pc, #580]	@ (8004e54 <_printf_float+0x2cc>)
 8004c10:	4b91      	ldr	r3, [pc, #580]	@ (8004e58 <_printf_float+0x2d0>)
 8004c12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004c16:	bf8c      	ite	hi
 8004c18:	4690      	movhi	r8, r2
 8004c1a:	4698      	movls	r8, r3
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	6123      	str	r3, [r4, #16]
 8004c20:	f02b 0304 	bic.w	r3, fp, #4
 8004c24:	6023      	str	r3, [r4, #0]
 8004c26:	f04f 0900 	mov.w	r9, #0
 8004c2a:	9700      	str	r7, [sp, #0]
 8004c2c:	4633      	mov	r3, r6
 8004c2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004c30:	4621      	mov	r1, r4
 8004c32:	4628      	mov	r0, r5
 8004c34:	f000 f9d2 	bl	8004fdc <_printf_common>
 8004c38:	3001      	adds	r0, #1
 8004c3a:	f040 808d 	bne.w	8004d58 <_printf_float+0x1d0>
 8004c3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c42:	b00d      	add	sp, #52	@ 0x34
 8004c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c48:	4642      	mov	r2, r8
 8004c4a:	464b      	mov	r3, r9
 8004c4c:	4640      	mov	r0, r8
 8004c4e:	4649      	mov	r1, r9
 8004c50:	f7fb ff7c 	bl	8000b4c <__aeabi_dcmpun>
 8004c54:	b140      	cbz	r0, 8004c68 <_printf_float+0xe0>
 8004c56:	464b      	mov	r3, r9
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bfbc      	itt	lt
 8004c5c:	232d      	movlt	r3, #45	@ 0x2d
 8004c5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004c62:	4a7e      	ldr	r2, [pc, #504]	@ (8004e5c <_printf_float+0x2d4>)
 8004c64:	4b7e      	ldr	r3, [pc, #504]	@ (8004e60 <_printf_float+0x2d8>)
 8004c66:	e7d4      	b.n	8004c12 <_printf_float+0x8a>
 8004c68:	6863      	ldr	r3, [r4, #4]
 8004c6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004c6e:	9206      	str	r2, [sp, #24]
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	d13b      	bne.n	8004cec <_printf_float+0x164>
 8004c74:	2306      	movs	r3, #6
 8004c76:	6063      	str	r3, [r4, #4]
 8004c78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	6022      	str	r2, [r4, #0]
 8004c80:	9303      	str	r3, [sp, #12]
 8004c82:	ab0a      	add	r3, sp, #40	@ 0x28
 8004c84:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004c88:	ab09      	add	r3, sp, #36	@ 0x24
 8004c8a:	9300      	str	r3, [sp, #0]
 8004c8c:	6861      	ldr	r1, [r4, #4]
 8004c8e:	ec49 8b10 	vmov	d0, r8, r9
 8004c92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004c96:	4628      	mov	r0, r5
 8004c98:	f7ff fed6 	bl	8004a48 <__cvt>
 8004c9c:	9b06      	ldr	r3, [sp, #24]
 8004c9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004ca0:	2b47      	cmp	r3, #71	@ 0x47
 8004ca2:	4680      	mov	r8, r0
 8004ca4:	d129      	bne.n	8004cfa <_printf_float+0x172>
 8004ca6:	1cc8      	adds	r0, r1, #3
 8004ca8:	db02      	blt.n	8004cb0 <_printf_float+0x128>
 8004caa:	6863      	ldr	r3, [r4, #4]
 8004cac:	4299      	cmp	r1, r3
 8004cae:	dd41      	ble.n	8004d34 <_printf_float+0x1ac>
 8004cb0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004cb4:	fa5f fa8a 	uxtb.w	sl, sl
 8004cb8:	3901      	subs	r1, #1
 8004cba:	4652      	mov	r2, sl
 8004cbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004cc0:	9109      	str	r1, [sp, #36]	@ 0x24
 8004cc2:	f7ff ff26 	bl	8004b12 <__exponent>
 8004cc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004cc8:	1813      	adds	r3, r2, r0
 8004cca:	2a01      	cmp	r2, #1
 8004ccc:	4681      	mov	r9, r0
 8004cce:	6123      	str	r3, [r4, #16]
 8004cd0:	dc02      	bgt.n	8004cd8 <_printf_float+0x150>
 8004cd2:	6822      	ldr	r2, [r4, #0]
 8004cd4:	07d2      	lsls	r2, r2, #31
 8004cd6:	d501      	bpl.n	8004cdc <_printf_float+0x154>
 8004cd8:	3301      	adds	r3, #1
 8004cda:	6123      	str	r3, [r4, #16]
 8004cdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d0a2      	beq.n	8004c2a <_printf_float+0xa2>
 8004ce4:	232d      	movs	r3, #45	@ 0x2d
 8004ce6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cea:	e79e      	b.n	8004c2a <_printf_float+0xa2>
 8004cec:	9a06      	ldr	r2, [sp, #24]
 8004cee:	2a47      	cmp	r2, #71	@ 0x47
 8004cf0:	d1c2      	bne.n	8004c78 <_printf_float+0xf0>
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1c0      	bne.n	8004c78 <_printf_float+0xf0>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e7bd      	b.n	8004c76 <_printf_float+0xee>
 8004cfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004cfe:	d9db      	bls.n	8004cb8 <_printf_float+0x130>
 8004d00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004d04:	d118      	bne.n	8004d38 <_printf_float+0x1b0>
 8004d06:	2900      	cmp	r1, #0
 8004d08:	6863      	ldr	r3, [r4, #4]
 8004d0a:	dd0b      	ble.n	8004d24 <_printf_float+0x19c>
 8004d0c:	6121      	str	r1, [r4, #16]
 8004d0e:	b913      	cbnz	r3, 8004d16 <_printf_float+0x18e>
 8004d10:	6822      	ldr	r2, [r4, #0]
 8004d12:	07d0      	lsls	r0, r2, #31
 8004d14:	d502      	bpl.n	8004d1c <_printf_float+0x194>
 8004d16:	3301      	adds	r3, #1
 8004d18:	440b      	add	r3, r1
 8004d1a:	6123      	str	r3, [r4, #16]
 8004d1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004d1e:	f04f 0900 	mov.w	r9, #0
 8004d22:	e7db      	b.n	8004cdc <_printf_float+0x154>
 8004d24:	b913      	cbnz	r3, 8004d2c <_printf_float+0x1a4>
 8004d26:	6822      	ldr	r2, [r4, #0]
 8004d28:	07d2      	lsls	r2, r2, #31
 8004d2a:	d501      	bpl.n	8004d30 <_printf_float+0x1a8>
 8004d2c:	3302      	adds	r3, #2
 8004d2e:	e7f4      	b.n	8004d1a <_printf_float+0x192>
 8004d30:	2301      	movs	r3, #1
 8004d32:	e7f2      	b.n	8004d1a <_printf_float+0x192>
 8004d34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004d38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d3a:	4299      	cmp	r1, r3
 8004d3c:	db05      	blt.n	8004d4a <_printf_float+0x1c2>
 8004d3e:	6823      	ldr	r3, [r4, #0]
 8004d40:	6121      	str	r1, [r4, #16]
 8004d42:	07d8      	lsls	r0, r3, #31
 8004d44:	d5ea      	bpl.n	8004d1c <_printf_float+0x194>
 8004d46:	1c4b      	adds	r3, r1, #1
 8004d48:	e7e7      	b.n	8004d1a <_printf_float+0x192>
 8004d4a:	2900      	cmp	r1, #0
 8004d4c:	bfd4      	ite	le
 8004d4e:	f1c1 0202 	rsble	r2, r1, #2
 8004d52:	2201      	movgt	r2, #1
 8004d54:	4413      	add	r3, r2
 8004d56:	e7e0      	b.n	8004d1a <_printf_float+0x192>
 8004d58:	6823      	ldr	r3, [r4, #0]
 8004d5a:	055a      	lsls	r2, r3, #21
 8004d5c:	d407      	bmi.n	8004d6e <_printf_float+0x1e6>
 8004d5e:	6923      	ldr	r3, [r4, #16]
 8004d60:	4642      	mov	r2, r8
 8004d62:	4631      	mov	r1, r6
 8004d64:	4628      	mov	r0, r5
 8004d66:	47b8      	blx	r7
 8004d68:	3001      	adds	r0, #1
 8004d6a:	d12b      	bne.n	8004dc4 <_printf_float+0x23c>
 8004d6c:	e767      	b.n	8004c3e <_printf_float+0xb6>
 8004d6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004d72:	f240 80dd 	bls.w	8004f30 <_printf_float+0x3a8>
 8004d76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	f7fb feb3 	bl	8000ae8 <__aeabi_dcmpeq>
 8004d82:	2800      	cmp	r0, #0
 8004d84:	d033      	beq.n	8004dee <_printf_float+0x266>
 8004d86:	4a37      	ldr	r2, [pc, #220]	@ (8004e64 <_printf_float+0x2dc>)
 8004d88:	2301      	movs	r3, #1
 8004d8a:	4631      	mov	r1, r6
 8004d8c:	4628      	mov	r0, r5
 8004d8e:	47b8      	blx	r7
 8004d90:	3001      	adds	r0, #1
 8004d92:	f43f af54 	beq.w	8004c3e <_printf_float+0xb6>
 8004d96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004d9a:	4543      	cmp	r3, r8
 8004d9c:	db02      	blt.n	8004da4 <_printf_float+0x21c>
 8004d9e:	6823      	ldr	r3, [r4, #0]
 8004da0:	07d8      	lsls	r0, r3, #31
 8004da2:	d50f      	bpl.n	8004dc4 <_printf_float+0x23c>
 8004da4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004da8:	4631      	mov	r1, r6
 8004daa:	4628      	mov	r0, r5
 8004dac:	47b8      	blx	r7
 8004dae:	3001      	adds	r0, #1
 8004db0:	f43f af45 	beq.w	8004c3e <_printf_float+0xb6>
 8004db4:	f04f 0900 	mov.w	r9, #0
 8004db8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004dbc:	f104 0a1a 	add.w	sl, r4, #26
 8004dc0:	45c8      	cmp	r8, r9
 8004dc2:	dc09      	bgt.n	8004dd8 <_printf_float+0x250>
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	079b      	lsls	r3, r3, #30
 8004dc8:	f100 8103 	bmi.w	8004fd2 <_printf_float+0x44a>
 8004dcc:	68e0      	ldr	r0, [r4, #12]
 8004dce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004dd0:	4298      	cmp	r0, r3
 8004dd2:	bfb8      	it	lt
 8004dd4:	4618      	movlt	r0, r3
 8004dd6:	e734      	b.n	8004c42 <_printf_float+0xba>
 8004dd8:	2301      	movs	r3, #1
 8004dda:	4652      	mov	r2, sl
 8004ddc:	4631      	mov	r1, r6
 8004dde:	4628      	mov	r0, r5
 8004de0:	47b8      	blx	r7
 8004de2:	3001      	adds	r0, #1
 8004de4:	f43f af2b 	beq.w	8004c3e <_printf_float+0xb6>
 8004de8:	f109 0901 	add.w	r9, r9, #1
 8004dec:	e7e8      	b.n	8004dc0 <_printf_float+0x238>
 8004dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	dc39      	bgt.n	8004e68 <_printf_float+0x2e0>
 8004df4:	4a1b      	ldr	r2, [pc, #108]	@ (8004e64 <_printf_float+0x2dc>)
 8004df6:	2301      	movs	r3, #1
 8004df8:	4631      	mov	r1, r6
 8004dfa:	4628      	mov	r0, r5
 8004dfc:	47b8      	blx	r7
 8004dfe:	3001      	adds	r0, #1
 8004e00:	f43f af1d 	beq.w	8004c3e <_printf_float+0xb6>
 8004e04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004e08:	ea59 0303 	orrs.w	r3, r9, r3
 8004e0c:	d102      	bne.n	8004e14 <_printf_float+0x28c>
 8004e0e:	6823      	ldr	r3, [r4, #0]
 8004e10:	07d9      	lsls	r1, r3, #31
 8004e12:	d5d7      	bpl.n	8004dc4 <_printf_float+0x23c>
 8004e14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e18:	4631      	mov	r1, r6
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	47b8      	blx	r7
 8004e1e:	3001      	adds	r0, #1
 8004e20:	f43f af0d 	beq.w	8004c3e <_printf_float+0xb6>
 8004e24:	f04f 0a00 	mov.w	sl, #0
 8004e28:	f104 0b1a 	add.w	fp, r4, #26
 8004e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e2e:	425b      	negs	r3, r3
 8004e30:	4553      	cmp	r3, sl
 8004e32:	dc01      	bgt.n	8004e38 <_printf_float+0x2b0>
 8004e34:	464b      	mov	r3, r9
 8004e36:	e793      	b.n	8004d60 <_printf_float+0x1d8>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	465a      	mov	r2, fp
 8004e3c:	4631      	mov	r1, r6
 8004e3e:	4628      	mov	r0, r5
 8004e40:	47b8      	blx	r7
 8004e42:	3001      	adds	r0, #1
 8004e44:	f43f aefb 	beq.w	8004c3e <_printf_float+0xb6>
 8004e48:	f10a 0a01 	add.w	sl, sl, #1
 8004e4c:	e7ee      	b.n	8004e2c <_printf_float+0x2a4>
 8004e4e:	bf00      	nop
 8004e50:	7fefffff 	.word	0x7fefffff
 8004e54:	08008fe4 	.word	0x08008fe4
 8004e58:	08008fe0 	.word	0x08008fe0
 8004e5c:	08008fec 	.word	0x08008fec
 8004e60:	08008fe8 	.word	0x08008fe8
 8004e64:	08008ff0 	.word	0x08008ff0
 8004e68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e6e:	4553      	cmp	r3, sl
 8004e70:	bfa8      	it	ge
 8004e72:	4653      	movge	r3, sl
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	4699      	mov	r9, r3
 8004e78:	dc36      	bgt.n	8004ee8 <_printf_float+0x360>
 8004e7a:	f04f 0b00 	mov.w	fp, #0
 8004e7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e82:	f104 021a 	add.w	r2, r4, #26
 8004e86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e88:	9306      	str	r3, [sp, #24]
 8004e8a:	eba3 0309 	sub.w	r3, r3, r9
 8004e8e:	455b      	cmp	r3, fp
 8004e90:	dc31      	bgt.n	8004ef6 <_printf_float+0x36e>
 8004e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e94:	459a      	cmp	sl, r3
 8004e96:	dc3a      	bgt.n	8004f0e <_printf_float+0x386>
 8004e98:	6823      	ldr	r3, [r4, #0]
 8004e9a:	07da      	lsls	r2, r3, #31
 8004e9c:	d437      	bmi.n	8004f0e <_printf_float+0x386>
 8004e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ea0:	ebaa 0903 	sub.w	r9, sl, r3
 8004ea4:	9b06      	ldr	r3, [sp, #24]
 8004ea6:	ebaa 0303 	sub.w	r3, sl, r3
 8004eaa:	4599      	cmp	r9, r3
 8004eac:	bfa8      	it	ge
 8004eae:	4699      	movge	r9, r3
 8004eb0:	f1b9 0f00 	cmp.w	r9, #0
 8004eb4:	dc33      	bgt.n	8004f1e <_printf_float+0x396>
 8004eb6:	f04f 0800 	mov.w	r8, #0
 8004eba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ebe:	f104 0b1a 	add.w	fp, r4, #26
 8004ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ec4:	ebaa 0303 	sub.w	r3, sl, r3
 8004ec8:	eba3 0309 	sub.w	r3, r3, r9
 8004ecc:	4543      	cmp	r3, r8
 8004ece:	f77f af79 	ble.w	8004dc4 <_printf_float+0x23c>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	465a      	mov	r2, fp
 8004ed6:	4631      	mov	r1, r6
 8004ed8:	4628      	mov	r0, r5
 8004eda:	47b8      	blx	r7
 8004edc:	3001      	adds	r0, #1
 8004ede:	f43f aeae 	beq.w	8004c3e <_printf_float+0xb6>
 8004ee2:	f108 0801 	add.w	r8, r8, #1
 8004ee6:	e7ec      	b.n	8004ec2 <_printf_float+0x33a>
 8004ee8:	4642      	mov	r2, r8
 8004eea:	4631      	mov	r1, r6
 8004eec:	4628      	mov	r0, r5
 8004eee:	47b8      	blx	r7
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d1c2      	bne.n	8004e7a <_printf_float+0x2f2>
 8004ef4:	e6a3      	b.n	8004c3e <_printf_float+0xb6>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	4631      	mov	r1, r6
 8004efa:	4628      	mov	r0, r5
 8004efc:	9206      	str	r2, [sp, #24]
 8004efe:	47b8      	blx	r7
 8004f00:	3001      	adds	r0, #1
 8004f02:	f43f ae9c 	beq.w	8004c3e <_printf_float+0xb6>
 8004f06:	9a06      	ldr	r2, [sp, #24]
 8004f08:	f10b 0b01 	add.w	fp, fp, #1
 8004f0c:	e7bb      	b.n	8004e86 <_printf_float+0x2fe>
 8004f0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f12:	4631      	mov	r1, r6
 8004f14:	4628      	mov	r0, r5
 8004f16:	47b8      	blx	r7
 8004f18:	3001      	adds	r0, #1
 8004f1a:	d1c0      	bne.n	8004e9e <_printf_float+0x316>
 8004f1c:	e68f      	b.n	8004c3e <_printf_float+0xb6>
 8004f1e:	9a06      	ldr	r2, [sp, #24]
 8004f20:	464b      	mov	r3, r9
 8004f22:	4442      	add	r2, r8
 8004f24:	4631      	mov	r1, r6
 8004f26:	4628      	mov	r0, r5
 8004f28:	47b8      	blx	r7
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	d1c3      	bne.n	8004eb6 <_printf_float+0x32e>
 8004f2e:	e686      	b.n	8004c3e <_printf_float+0xb6>
 8004f30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004f34:	f1ba 0f01 	cmp.w	sl, #1
 8004f38:	dc01      	bgt.n	8004f3e <_printf_float+0x3b6>
 8004f3a:	07db      	lsls	r3, r3, #31
 8004f3c:	d536      	bpl.n	8004fac <_printf_float+0x424>
 8004f3e:	2301      	movs	r3, #1
 8004f40:	4642      	mov	r2, r8
 8004f42:	4631      	mov	r1, r6
 8004f44:	4628      	mov	r0, r5
 8004f46:	47b8      	blx	r7
 8004f48:	3001      	adds	r0, #1
 8004f4a:	f43f ae78 	beq.w	8004c3e <_printf_float+0xb6>
 8004f4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f52:	4631      	mov	r1, r6
 8004f54:	4628      	mov	r0, r5
 8004f56:	47b8      	blx	r7
 8004f58:	3001      	adds	r0, #1
 8004f5a:	f43f ae70 	beq.w	8004c3e <_printf_float+0xb6>
 8004f5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f62:	2200      	movs	r2, #0
 8004f64:	2300      	movs	r3, #0
 8004f66:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004f6a:	f7fb fdbd 	bl	8000ae8 <__aeabi_dcmpeq>
 8004f6e:	b9c0      	cbnz	r0, 8004fa2 <_printf_float+0x41a>
 8004f70:	4653      	mov	r3, sl
 8004f72:	f108 0201 	add.w	r2, r8, #1
 8004f76:	4631      	mov	r1, r6
 8004f78:	4628      	mov	r0, r5
 8004f7a:	47b8      	blx	r7
 8004f7c:	3001      	adds	r0, #1
 8004f7e:	d10c      	bne.n	8004f9a <_printf_float+0x412>
 8004f80:	e65d      	b.n	8004c3e <_printf_float+0xb6>
 8004f82:	2301      	movs	r3, #1
 8004f84:	465a      	mov	r2, fp
 8004f86:	4631      	mov	r1, r6
 8004f88:	4628      	mov	r0, r5
 8004f8a:	47b8      	blx	r7
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	f43f ae56 	beq.w	8004c3e <_printf_float+0xb6>
 8004f92:	f108 0801 	add.w	r8, r8, #1
 8004f96:	45d0      	cmp	r8, sl
 8004f98:	dbf3      	blt.n	8004f82 <_printf_float+0x3fa>
 8004f9a:	464b      	mov	r3, r9
 8004f9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004fa0:	e6df      	b.n	8004d62 <_printf_float+0x1da>
 8004fa2:	f04f 0800 	mov.w	r8, #0
 8004fa6:	f104 0b1a 	add.w	fp, r4, #26
 8004faa:	e7f4      	b.n	8004f96 <_printf_float+0x40e>
 8004fac:	2301      	movs	r3, #1
 8004fae:	4642      	mov	r2, r8
 8004fb0:	e7e1      	b.n	8004f76 <_printf_float+0x3ee>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	464a      	mov	r2, r9
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	4628      	mov	r0, r5
 8004fba:	47b8      	blx	r7
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	f43f ae3e 	beq.w	8004c3e <_printf_float+0xb6>
 8004fc2:	f108 0801 	add.w	r8, r8, #1
 8004fc6:	68e3      	ldr	r3, [r4, #12]
 8004fc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004fca:	1a5b      	subs	r3, r3, r1
 8004fcc:	4543      	cmp	r3, r8
 8004fce:	dcf0      	bgt.n	8004fb2 <_printf_float+0x42a>
 8004fd0:	e6fc      	b.n	8004dcc <_printf_float+0x244>
 8004fd2:	f04f 0800 	mov.w	r8, #0
 8004fd6:	f104 0919 	add.w	r9, r4, #25
 8004fda:	e7f4      	b.n	8004fc6 <_printf_float+0x43e>

08004fdc <_printf_common>:
 8004fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fe0:	4616      	mov	r6, r2
 8004fe2:	4698      	mov	r8, r3
 8004fe4:	688a      	ldr	r2, [r1, #8]
 8004fe6:	690b      	ldr	r3, [r1, #16]
 8004fe8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fec:	4293      	cmp	r3, r2
 8004fee:	bfb8      	it	lt
 8004ff0:	4613      	movlt	r3, r2
 8004ff2:	6033      	str	r3, [r6, #0]
 8004ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ff8:	4607      	mov	r7, r0
 8004ffa:	460c      	mov	r4, r1
 8004ffc:	b10a      	cbz	r2, 8005002 <_printf_common+0x26>
 8004ffe:	3301      	adds	r3, #1
 8005000:	6033      	str	r3, [r6, #0]
 8005002:	6823      	ldr	r3, [r4, #0]
 8005004:	0699      	lsls	r1, r3, #26
 8005006:	bf42      	ittt	mi
 8005008:	6833      	ldrmi	r3, [r6, #0]
 800500a:	3302      	addmi	r3, #2
 800500c:	6033      	strmi	r3, [r6, #0]
 800500e:	6825      	ldr	r5, [r4, #0]
 8005010:	f015 0506 	ands.w	r5, r5, #6
 8005014:	d106      	bne.n	8005024 <_printf_common+0x48>
 8005016:	f104 0a19 	add.w	sl, r4, #25
 800501a:	68e3      	ldr	r3, [r4, #12]
 800501c:	6832      	ldr	r2, [r6, #0]
 800501e:	1a9b      	subs	r3, r3, r2
 8005020:	42ab      	cmp	r3, r5
 8005022:	dc26      	bgt.n	8005072 <_printf_common+0x96>
 8005024:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005028:	6822      	ldr	r2, [r4, #0]
 800502a:	3b00      	subs	r3, #0
 800502c:	bf18      	it	ne
 800502e:	2301      	movne	r3, #1
 8005030:	0692      	lsls	r2, r2, #26
 8005032:	d42b      	bmi.n	800508c <_printf_common+0xb0>
 8005034:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005038:	4641      	mov	r1, r8
 800503a:	4638      	mov	r0, r7
 800503c:	47c8      	blx	r9
 800503e:	3001      	adds	r0, #1
 8005040:	d01e      	beq.n	8005080 <_printf_common+0xa4>
 8005042:	6823      	ldr	r3, [r4, #0]
 8005044:	6922      	ldr	r2, [r4, #16]
 8005046:	f003 0306 	and.w	r3, r3, #6
 800504a:	2b04      	cmp	r3, #4
 800504c:	bf02      	ittt	eq
 800504e:	68e5      	ldreq	r5, [r4, #12]
 8005050:	6833      	ldreq	r3, [r6, #0]
 8005052:	1aed      	subeq	r5, r5, r3
 8005054:	68a3      	ldr	r3, [r4, #8]
 8005056:	bf0c      	ite	eq
 8005058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800505c:	2500      	movne	r5, #0
 800505e:	4293      	cmp	r3, r2
 8005060:	bfc4      	itt	gt
 8005062:	1a9b      	subgt	r3, r3, r2
 8005064:	18ed      	addgt	r5, r5, r3
 8005066:	2600      	movs	r6, #0
 8005068:	341a      	adds	r4, #26
 800506a:	42b5      	cmp	r5, r6
 800506c:	d11a      	bne.n	80050a4 <_printf_common+0xc8>
 800506e:	2000      	movs	r0, #0
 8005070:	e008      	b.n	8005084 <_printf_common+0xa8>
 8005072:	2301      	movs	r3, #1
 8005074:	4652      	mov	r2, sl
 8005076:	4641      	mov	r1, r8
 8005078:	4638      	mov	r0, r7
 800507a:	47c8      	blx	r9
 800507c:	3001      	adds	r0, #1
 800507e:	d103      	bne.n	8005088 <_printf_common+0xac>
 8005080:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005088:	3501      	adds	r5, #1
 800508a:	e7c6      	b.n	800501a <_printf_common+0x3e>
 800508c:	18e1      	adds	r1, r4, r3
 800508e:	1c5a      	adds	r2, r3, #1
 8005090:	2030      	movs	r0, #48	@ 0x30
 8005092:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005096:	4422      	add	r2, r4
 8005098:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800509c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80050a0:	3302      	adds	r3, #2
 80050a2:	e7c7      	b.n	8005034 <_printf_common+0x58>
 80050a4:	2301      	movs	r3, #1
 80050a6:	4622      	mov	r2, r4
 80050a8:	4641      	mov	r1, r8
 80050aa:	4638      	mov	r0, r7
 80050ac:	47c8      	blx	r9
 80050ae:	3001      	adds	r0, #1
 80050b0:	d0e6      	beq.n	8005080 <_printf_common+0xa4>
 80050b2:	3601      	adds	r6, #1
 80050b4:	e7d9      	b.n	800506a <_printf_common+0x8e>
	...

080050b8 <_printf_i>:
 80050b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050bc:	7e0f      	ldrb	r7, [r1, #24]
 80050be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80050c0:	2f78      	cmp	r7, #120	@ 0x78
 80050c2:	4691      	mov	r9, r2
 80050c4:	4680      	mov	r8, r0
 80050c6:	460c      	mov	r4, r1
 80050c8:	469a      	mov	sl, r3
 80050ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80050ce:	d807      	bhi.n	80050e0 <_printf_i+0x28>
 80050d0:	2f62      	cmp	r7, #98	@ 0x62
 80050d2:	d80a      	bhi.n	80050ea <_printf_i+0x32>
 80050d4:	2f00      	cmp	r7, #0
 80050d6:	f000 80d1 	beq.w	800527c <_printf_i+0x1c4>
 80050da:	2f58      	cmp	r7, #88	@ 0x58
 80050dc:	f000 80b8 	beq.w	8005250 <_printf_i+0x198>
 80050e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80050e8:	e03a      	b.n	8005160 <_printf_i+0xa8>
 80050ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80050ee:	2b15      	cmp	r3, #21
 80050f0:	d8f6      	bhi.n	80050e0 <_printf_i+0x28>
 80050f2:	a101      	add	r1, pc, #4	@ (adr r1, 80050f8 <_printf_i+0x40>)
 80050f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050f8:	08005151 	.word	0x08005151
 80050fc:	08005165 	.word	0x08005165
 8005100:	080050e1 	.word	0x080050e1
 8005104:	080050e1 	.word	0x080050e1
 8005108:	080050e1 	.word	0x080050e1
 800510c:	080050e1 	.word	0x080050e1
 8005110:	08005165 	.word	0x08005165
 8005114:	080050e1 	.word	0x080050e1
 8005118:	080050e1 	.word	0x080050e1
 800511c:	080050e1 	.word	0x080050e1
 8005120:	080050e1 	.word	0x080050e1
 8005124:	08005263 	.word	0x08005263
 8005128:	0800518f 	.word	0x0800518f
 800512c:	0800521d 	.word	0x0800521d
 8005130:	080050e1 	.word	0x080050e1
 8005134:	080050e1 	.word	0x080050e1
 8005138:	08005285 	.word	0x08005285
 800513c:	080050e1 	.word	0x080050e1
 8005140:	0800518f 	.word	0x0800518f
 8005144:	080050e1 	.word	0x080050e1
 8005148:	080050e1 	.word	0x080050e1
 800514c:	08005225 	.word	0x08005225
 8005150:	6833      	ldr	r3, [r6, #0]
 8005152:	1d1a      	adds	r2, r3, #4
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6032      	str	r2, [r6, #0]
 8005158:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800515c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005160:	2301      	movs	r3, #1
 8005162:	e09c      	b.n	800529e <_printf_i+0x1e6>
 8005164:	6833      	ldr	r3, [r6, #0]
 8005166:	6820      	ldr	r0, [r4, #0]
 8005168:	1d19      	adds	r1, r3, #4
 800516a:	6031      	str	r1, [r6, #0]
 800516c:	0606      	lsls	r6, r0, #24
 800516e:	d501      	bpl.n	8005174 <_printf_i+0xbc>
 8005170:	681d      	ldr	r5, [r3, #0]
 8005172:	e003      	b.n	800517c <_printf_i+0xc4>
 8005174:	0645      	lsls	r5, r0, #25
 8005176:	d5fb      	bpl.n	8005170 <_printf_i+0xb8>
 8005178:	f9b3 5000 	ldrsh.w	r5, [r3]
 800517c:	2d00      	cmp	r5, #0
 800517e:	da03      	bge.n	8005188 <_printf_i+0xd0>
 8005180:	232d      	movs	r3, #45	@ 0x2d
 8005182:	426d      	negs	r5, r5
 8005184:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005188:	4858      	ldr	r0, [pc, #352]	@ (80052ec <_printf_i+0x234>)
 800518a:	230a      	movs	r3, #10
 800518c:	e011      	b.n	80051b2 <_printf_i+0xfa>
 800518e:	6821      	ldr	r1, [r4, #0]
 8005190:	6833      	ldr	r3, [r6, #0]
 8005192:	0608      	lsls	r0, r1, #24
 8005194:	f853 5b04 	ldr.w	r5, [r3], #4
 8005198:	d402      	bmi.n	80051a0 <_printf_i+0xe8>
 800519a:	0649      	lsls	r1, r1, #25
 800519c:	bf48      	it	mi
 800519e:	b2ad      	uxthmi	r5, r5
 80051a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80051a2:	4852      	ldr	r0, [pc, #328]	@ (80052ec <_printf_i+0x234>)
 80051a4:	6033      	str	r3, [r6, #0]
 80051a6:	bf14      	ite	ne
 80051a8:	230a      	movne	r3, #10
 80051aa:	2308      	moveq	r3, #8
 80051ac:	2100      	movs	r1, #0
 80051ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80051b2:	6866      	ldr	r6, [r4, #4]
 80051b4:	60a6      	str	r6, [r4, #8]
 80051b6:	2e00      	cmp	r6, #0
 80051b8:	db05      	blt.n	80051c6 <_printf_i+0x10e>
 80051ba:	6821      	ldr	r1, [r4, #0]
 80051bc:	432e      	orrs	r6, r5
 80051be:	f021 0104 	bic.w	r1, r1, #4
 80051c2:	6021      	str	r1, [r4, #0]
 80051c4:	d04b      	beq.n	800525e <_printf_i+0x1a6>
 80051c6:	4616      	mov	r6, r2
 80051c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80051cc:	fb03 5711 	mls	r7, r3, r1, r5
 80051d0:	5dc7      	ldrb	r7, [r0, r7]
 80051d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051d6:	462f      	mov	r7, r5
 80051d8:	42bb      	cmp	r3, r7
 80051da:	460d      	mov	r5, r1
 80051dc:	d9f4      	bls.n	80051c8 <_printf_i+0x110>
 80051de:	2b08      	cmp	r3, #8
 80051e0:	d10b      	bne.n	80051fa <_printf_i+0x142>
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	07df      	lsls	r7, r3, #31
 80051e6:	d508      	bpl.n	80051fa <_printf_i+0x142>
 80051e8:	6923      	ldr	r3, [r4, #16]
 80051ea:	6861      	ldr	r1, [r4, #4]
 80051ec:	4299      	cmp	r1, r3
 80051ee:	bfde      	ittt	le
 80051f0:	2330      	movle	r3, #48	@ 0x30
 80051f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80051f6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80051fa:	1b92      	subs	r2, r2, r6
 80051fc:	6122      	str	r2, [r4, #16]
 80051fe:	f8cd a000 	str.w	sl, [sp]
 8005202:	464b      	mov	r3, r9
 8005204:	aa03      	add	r2, sp, #12
 8005206:	4621      	mov	r1, r4
 8005208:	4640      	mov	r0, r8
 800520a:	f7ff fee7 	bl	8004fdc <_printf_common>
 800520e:	3001      	adds	r0, #1
 8005210:	d14a      	bne.n	80052a8 <_printf_i+0x1f0>
 8005212:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005216:	b004      	add	sp, #16
 8005218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800521c:	6823      	ldr	r3, [r4, #0]
 800521e:	f043 0320 	orr.w	r3, r3, #32
 8005222:	6023      	str	r3, [r4, #0]
 8005224:	4832      	ldr	r0, [pc, #200]	@ (80052f0 <_printf_i+0x238>)
 8005226:	2778      	movs	r7, #120	@ 0x78
 8005228:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800522c:	6823      	ldr	r3, [r4, #0]
 800522e:	6831      	ldr	r1, [r6, #0]
 8005230:	061f      	lsls	r7, r3, #24
 8005232:	f851 5b04 	ldr.w	r5, [r1], #4
 8005236:	d402      	bmi.n	800523e <_printf_i+0x186>
 8005238:	065f      	lsls	r7, r3, #25
 800523a:	bf48      	it	mi
 800523c:	b2ad      	uxthmi	r5, r5
 800523e:	6031      	str	r1, [r6, #0]
 8005240:	07d9      	lsls	r1, r3, #31
 8005242:	bf44      	itt	mi
 8005244:	f043 0320 	orrmi.w	r3, r3, #32
 8005248:	6023      	strmi	r3, [r4, #0]
 800524a:	b11d      	cbz	r5, 8005254 <_printf_i+0x19c>
 800524c:	2310      	movs	r3, #16
 800524e:	e7ad      	b.n	80051ac <_printf_i+0xf4>
 8005250:	4826      	ldr	r0, [pc, #152]	@ (80052ec <_printf_i+0x234>)
 8005252:	e7e9      	b.n	8005228 <_printf_i+0x170>
 8005254:	6823      	ldr	r3, [r4, #0]
 8005256:	f023 0320 	bic.w	r3, r3, #32
 800525a:	6023      	str	r3, [r4, #0]
 800525c:	e7f6      	b.n	800524c <_printf_i+0x194>
 800525e:	4616      	mov	r6, r2
 8005260:	e7bd      	b.n	80051de <_printf_i+0x126>
 8005262:	6833      	ldr	r3, [r6, #0]
 8005264:	6825      	ldr	r5, [r4, #0]
 8005266:	6961      	ldr	r1, [r4, #20]
 8005268:	1d18      	adds	r0, r3, #4
 800526a:	6030      	str	r0, [r6, #0]
 800526c:	062e      	lsls	r6, r5, #24
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	d501      	bpl.n	8005276 <_printf_i+0x1be>
 8005272:	6019      	str	r1, [r3, #0]
 8005274:	e002      	b.n	800527c <_printf_i+0x1c4>
 8005276:	0668      	lsls	r0, r5, #25
 8005278:	d5fb      	bpl.n	8005272 <_printf_i+0x1ba>
 800527a:	8019      	strh	r1, [r3, #0]
 800527c:	2300      	movs	r3, #0
 800527e:	6123      	str	r3, [r4, #16]
 8005280:	4616      	mov	r6, r2
 8005282:	e7bc      	b.n	80051fe <_printf_i+0x146>
 8005284:	6833      	ldr	r3, [r6, #0]
 8005286:	1d1a      	adds	r2, r3, #4
 8005288:	6032      	str	r2, [r6, #0]
 800528a:	681e      	ldr	r6, [r3, #0]
 800528c:	6862      	ldr	r2, [r4, #4]
 800528e:	2100      	movs	r1, #0
 8005290:	4630      	mov	r0, r6
 8005292:	f7fa ffad 	bl	80001f0 <memchr>
 8005296:	b108      	cbz	r0, 800529c <_printf_i+0x1e4>
 8005298:	1b80      	subs	r0, r0, r6
 800529a:	6060      	str	r0, [r4, #4]
 800529c:	6863      	ldr	r3, [r4, #4]
 800529e:	6123      	str	r3, [r4, #16]
 80052a0:	2300      	movs	r3, #0
 80052a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052a6:	e7aa      	b.n	80051fe <_printf_i+0x146>
 80052a8:	6923      	ldr	r3, [r4, #16]
 80052aa:	4632      	mov	r2, r6
 80052ac:	4649      	mov	r1, r9
 80052ae:	4640      	mov	r0, r8
 80052b0:	47d0      	blx	sl
 80052b2:	3001      	adds	r0, #1
 80052b4:	d0ad      	beq.n	8005212 <_printf_i+0x15a>
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	079b      	lsls	r3, r3, #30
 80052ba:	d413      	bmi.n	80052e4 <_printf_i+0x22c>
 80052bc:	68e0      	ldr	r0, [r4, #12]
 80052be:	9b03      	ldr	r3, [sp, #12]
 80052c0:	4298      	cmp	r0, r3
 80052c2:	bfb8      	it	lt
 80052c4:	4618      	movlt	r0, r3
 80052c6:	e7a6      	b.n	8005216 <_printf_i+0x15e>
 80052c8:	2301      	movs	r3, #1
 80052ca:	4632      	mov	r2, r6
 80052cc:	4649      	mov	r1, r9
 80052ce:	4640      	mov	r0, r8
 80052d0:	47d0      	blx	sl
 80052d2:	3001      	adds	r0, #1
 80052d4:	d09d      	beq.n	8005212 <_printf_i+0x15a>
 80052d6:	3501      	adds	r5, #1
 80052d8:	68e3      	ldr	r3, [r4, #12]
 80052da:	9903      	ldr	r1, [sp, #12]
 80052dc:	1a5b      	subs	r3, r3, r1
 80052de:	42ab      	cmp	r3, r5
 80052e0:	dcf2      	bgt.n	80052c8 <_printf_i+0x210>
 80052e2:	e7eb      	b.n	80052bc <_printf_i+0x204>
 80052e4:	2500      	movs	r5, #0
 80052e6:	f104 0619 	add.w	r6, r4, #25
 80052ea:	e7f5      	b.n	80052d8 <_printf_i+0x220>
 80052ec:	08008ff2 	.word	0x08008ff2
 80052f0:	08009003 	.word	0x08009003

080052f4 <_scanf_float>:
 80052f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f8:	b087      	sub	sp, #28
 80052fa:	4691      	mov	r9, r2
 80052fc:	9303      	str	r3, [sp, #12]
 80052fe:	688b      	ldr	r3, [r1, #8]
 8005300:	1e5a      	subs	r2, r3, #1
 8005302:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005306:	bf81      	itttt	hi
 8005308:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800530c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005310:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005314:	608b      	strhi	r3, [r1, #8]
 8005316:	680b      	ldr	r3, [r1, #0]
 8005318:	460a      	mov	r2, r1
 800531a:	f04f 0500 	mov.w	r5, #0
 800531e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005322:	f842 3b1c 	str.w	r3, [r2], #28
 8005326:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800532a:	4680      	mov	r8, r0
 800532c:	460c      	mov	r4, r1
 800532e:	bf98      	it	ls
 8005330:	f04f 0b00 	movls.w	fp, #0
 8005334:	9201      	str	r2, [sp, #4]
 8005336:	4616      	mov	r6, r2
 8005338:	46aa      	mov	sl, r5
 800533a:	462f      	mov	r7, r5
 800533c:	9502      	str	r5, [sp, #8]
 800533e:	68a2      	ldr	r2, [r4, #8]
 8005340:	b15a      	cbz	r2, 800535a <_scanf_float+0x66>
 8005342:	f8d9 3000 	ldr.w	r3, [r9]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	2b4e      	cmp	r3, #78	@ 0x4e
 800534a:	d863      	bhi.n	8005414 <_scanf_float+0x120>
 800534c:	2b40      	cmp	r3, #64	@ 0x40
 800534e:	d83b      	bhi.n	80053c8 <_scanf_float+0xd4>
 8005350:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005354:	b2c8      	uxtb	r0, r1
 8005356:	280e      	cmp	r0, #14
 8005358:	d939      	bls.n	80053ce <_scanf_float+0xda>
 800535a:	b11f      	cbz	r7, 8005364 <_scanf_float+0x70>
 800535c:	6823      	ldr	r3, [r4, #0]
 800535e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005362:	6023      	str	r3, [r4, #0]
 8005364:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005368:	f1ba 0f01 	cmp.w	sl, #1
 800536c:	f200 8114 	bhi.w	8005598 <_scanf_float+0x2a4>
 8005370:	9b01      	ldr	r3, [sp, #4]
 8005372:	429e      	cmp	r6, r3
 8005374:	f200 8105 	bhi.w	8005582 <_scanf_float+0x28e>
 8005378:	2001      	movs	r0, #1
 800537a:	b007      	add	sp, #28
 800537c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005380:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005384:	2a0d      	cmp	r2, #13
 8005386:	d8e8      	bhi.n	800535a <_scanf_float+0x66>
 8005388:	a101      	add	r1, pc, #4	@ (adr r1, 8005390 <_scanf_float+0x9c>)
 800538a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800538e:	bf00      	nop
 8005390:	080054d9 	.word	0x080054d9
 8005394:	0800535b 	.word	0x0800535b
 8005398:	0800535b 	.word	0x0800535b
 800539c:	0800535b 	.word	0x0800535b
 80053a0:	08005535 	.word	0x08005535
 80053a4:	0800550f 	.word	0x0800550f
 80053a8:	0800535b 	.word	0x0800535b
 80053ac:	0800535b 	.word	0x0800535b
 80053b0:	080054e7 	.word	0x080054e7
 80053b4:	0800535b 	.word	0x0800535b
 80053b8:	0800535b 	.word	0x0800535b
 80053bc:	0800535b 	.word	0x0800535b
 80053c0:	0800535b 	.word	0x0800535b
 80053c4:	080054a3 	.word	0x080054a3
 80053c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80053cc:	e7da      	b.n	8005384 <_scanf_float+0x90>
 80053ce:	290e      	cmp	r1, #14
 80053d0:	d8c3      	bhi.n	800535a <_scanf_float+0x66>
 80053d2:	a001      	add	r0, pc, #4	@ (adr r0, 80053d8 <_scanf_float+0xe4>)
 80053d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80053d8:	08005493 	.word	0x08005493
 80053dc:	0800535b 	.word	0x0800535b
 80053e0:	08005493 	.word	0x08005493
 80053e4:	08005523 	.word	0x08005523
 80053e8:	0800535b 	.word	0x0800535b
 80053ec:	08005435 	.word	0x08005435
 80053f0:	08005479 	.word	0x08005479
 80053f4:	08005479 	.word	0x08005479
 80053f8:	08005479 	.word	0x08005479
 80053fc:	08005479 	.word	0x08005479
 8005400:	08005479 	.word	0x08005479
 8005404:	08005479 	.word	0x08005479
 8005408:	08005479 	.word	0x08005479
 800540c:	08005479 	.word	0x08005479
 8005410:	08005479 	.word	0x08005479
 8005414:	2b6e      	cmp	r3, #110	@ 0x6e
 8005416:	d809      	bhi.n	800542c <_scanf_float+0x138>
 8005418:	2b60      	cmp	r3, #96	@ 0x60
 800541a:	d8b1      	bhi.n	8005380 <_scanf_float+0x8c>
 800541c:	2b54      	cmp	r3, #84	@ 0x54
 800541e:	d07b      	beq.n	8005518 <_scanf_float+0x224>
 8005420:	2b59      	cmp	r3, #89	@ 0x59
 8005422:	d19a      	bne.n	800535a <_scanf_float+0x66>
 8005424:	2d07      	cmp	r5, #7
 8005426:	d198      	bne.n	800535a <_scanf_float+0x66>
 8005428:	2508      	movs	r5, #8
 800542a:	e02f      	b.n	800548c <_scanf_float+0x198>
 800542c:	2b74      	cmp	r3, #116	@ 0x74
 800542e:	d073      	beq.n	8005518 <_scanf_float+0x224>
 8005430:	2b79      	cmp	r3, #121	@ 0x79
 8005432:	e7f6      	b.n	8005422 <_scanf_float+0x12e>
 8005434:	6821      	ldr	r1, [r4, #0]
 8005436:	05c8      	lsls	r0, r1, #23
 8005438:	d51e      	bpl.n	8005478 <_scanf_float+0x184>
 800543a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800543e:	6021      	str	r1, [r4, #0]
 8005440:	3701      	adds	r7, #1
 8005442:	f1bb 0f00 	cmp.w	fp, #0
 8005446:	d003      	beq.n	8005450 <_scanf_float+0x15c>
 8005448:	3201      	adds	r2, #1
 800544a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800544e:	60a2      	str	r2, [r4, #8]
 8005450:	68a3      	ldr	r3, [r4, #8]
 8005452:	3b01      	subs	r3, #1
 8005454:	60a3      	str	r3, [r4, #8]
 8005456:	6923      	ldr	r3, [r4, #16]
 8005458:	3301      	adds	r3, #1
 800545a:	6123      	str	r3, [r4, #16]
 800545c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005460:	3b01      	subs	r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	f8c9 3004 	str.w	r3, [r9, #4]
 8005468:	f340 8082 	ble.w	8005570 <_scanf_float+0x27c>
 800546c:	f8d9 3000 	ldr.w	r3, [r9]
 8005470:	3301      	adds	r3, #1
 8005472:	f8c9 3000 	str.w	r3, [r9]
 8005476:	e762      	b.n	800533e <_scanf_float+0x4a>
 8005478:	eb1a 0105 	adds.w	r1, sl, r5
 800547c:	f47f af6d 	bne.w	800535a <_scanf_float+0x66>
 8005480:	6822      	ldr	r2, [r4, #0]
 8005482:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005486:	6022      	str	r2, [r4, #0]
 8005488:	460d      	mov	r5, r1
 800548a:	468a      	mov	sl, r1
 800548c:	f806 3b01 	strb.w	r3, [r6], #1
 8005490:	e7de      	b.n	8005450 <_scanf_float+0x15c>
 8005492:	6822      	ldr	r2, [r4, #0]
 8005494:	0610      	lsls	r0, r2, #24
 8005496:	f57f af60 	bpl.w	800535a <_scanf_float+0x66>
 800549a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800549e:	6022      	str	r2, [r4, #0]
 80054a0:	e7f4      	b.n	800548c <_scanf_float+0x198>
 80054a2:	f1ba 0f00 	cmp.w	sl, #0
 80054a6:	d10c      	bne.n	80054c2 <_scanf_float+0x1ce>
 80054a8:	b977      	cbnz	r7, 80054c8 <_scanf_float+0x1d4>
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80054b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80054b4:	d108      	bne.n	80054c8 <_scanf_float+0x1d4>
 80054b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80054ba:	6022      	str	r2, [r4, #0]
 80054bc:	f04f 0a01 	mov.w	sl, #1
 80054c0:	e7e4      	b.n	800548c <_scanf_float+0x198>
 80054c2:	f1ba 0f02 	cmp.w	sl, #2
 80054c6:	d050      	beq.n	800556a <_scanf_float+0x276>
 80054c8:	2d01      	cmp	r5, #1
 80054ca:	d002      	beq.n	80054d2 <_scanf_float+0x1de>
 80054cc:	2d04      	cmp	r5, #4
 80054ce:	f47f af44 	bne.w	800535a <_scanf_float+0x66>
 80054d2:	3501      	adds	r5, #1
 80054d4:	b2ed      	uxtb	r5, r5
 80054d6:	e7d9      	b.n	800548c <_scanf_float+0x198>
 80054d8:	f1ba 0f01 	cmp.w	sl, #1
 80054dc:	f47f af3d 	bne.w	800535a <_scanf_float+0x66>
 80054e0:	f04f 0a02 	mov.w	sl, #2
 80054e4:	e7d2      	b.n	800548c <_scanf_float+0x198>
 80054e6:	b975      	cbnz	r5, 8005506 <_scanf_float+0x212>
 80054e8:	2f00      	cmp	r7, #0
 80054ea:	f47f af37 	bne.w	800535c <_scanf_float+0x68>
 80054ee:	6822      	ldr	r2, [r4, #0]
 80054f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80054f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80054f8:	f040 8103 	bne.w	8005702 <_scanf_float+0x40e>
 80054fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005500:	6022      	str	r2, [r4, #0]
 8005502:	2501      	movs	r5, #1
 8005504:	e7c2      	b.n	800548c <_scanf_float+0x198>
 8005506:	2d03      	cmp	r5, #3
 8005508:	d0e3      	beq.n	80054d2 <_scanf_float+0x1de>
 800550a:	2d05      	cmp	r5, #5
 800550c:	e7df      	b.n	80054ce <_scanf_float+0x1da>
 800550e:	2d02      	cmp	r5, #2
 8005510:	f47f af23 	bne.w	800535a <_scanf_float+0x66>
 8005514:	2503      	movs	r5, #3
 8005516:	e7b9      	b.n	800548c <_scanf_float+0x198>
 8005518:	2d06      	cmp	r5, #6
 800551a:	f47f af1e 	bne.w	800535a <_scanf_float+0x66>
 800551e:	2507      	movs	r5, #7
 8005520:	e7b4      	b.n	800548c <_scanf_float+0x198>
 8005522:	6822      	ldr	r2, [r4, #0]
 8005524:	0591      	lsls	r1, r2, #22
 8005526:	f57f af18 	bpl.w	800535a <_scanf_float+0x66>
 800552a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800552e:	6022      	str	r2, [r4, #0]
 8005530:	9702      	str	r7, [sp, #8]
 8005532:	e7ab      	b.n	800548c <_scanf_float+0x198>
 8005534:	6822      	ldr	r2, [r4, #0]
 8005536:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800553a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800553e:	d005      	beq.n	800554c <_scanf_float+0x258>
 8005540:	0550      	lsls	r0, r2, #21
 8005542:	f57f af0a 	bpl.w	800535a <_scanf_float+0x66>
 8005546:	2f00      	cmp	r7, #0
 8005548:	f000 80db 	beq.w	8005702 <_scanf_float+0x40e>
 800554c:	0591      	lsls	r1, r2, #22
 800554e:	bf58      	it	pl
 8005550:	9902      	ldrpl	r1, [sp, #8]
 8005552:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005556:	bf58      	it	pl
 8005558:	1a79      	subpl	r1, r7, r1
 800555a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800555e:	bf58      	it	pl
 8005560:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005564:	6022      	str	r2, [r4, #0]
 8005566:	2700      	movs	r7, #0
 8005568:	e790      	b.n	800548c <_scanf_float+0x198>
 800556a:	f04f 0a03 	mov.w	sl, #3
 800556e:	e78d      	b.n	800548c <_scanf_float+0x198>
 8005570:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005574:	4649      	mov	r1, r9
 8005576:	4640      	mov	r0, r8
 8005578:	4798      	blx	r3
 800557a:	2800      	cmp	r0, #0
 800557c:	f43f aedf 	beq.w	800533e <_scanf_float+0x4a>
 8005580:	e6eb      	b.n	800535a <_scanf_float+0x66>
 8005582:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005586:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800558a:	464a      	mov	r2, r9
 800558c:	4640      	mov	r0, r8
 800558e:	4798      	blx	r3
 8005590:	6923      	ldr	r3, [r4, #16]
 8005592:	3b01      	subs	r3, #1
 8005594:	6123      	str	r3, [r4, #16]
 8005596:	e6eb      	b.n	8005370 <_scanf_float+0x7c>
 8005598:	1e6b      	subs	r3, r5, #1
 800559a:	2b06      	cmp	r3, #6
 800559c:	d824      	bhi.n	80055e8 <_scanf_float+0x2f4>
 800559e:	2d02      	cmp	r5, #2
 80055a0:	d836      	bhi.n	8005610 <_scanf_float+0x31c>
 80055a2:	9b01      	ldr	r3, [sp, #4]
 80055a4:	429e      	cmp	r6, r3
 80055a6:	f67f aee7 	bls.w	8005378 <_scanf_float+0x84>
 80055aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80055ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80055b2:	464a      	mov	r2, r9
 80055b4:	4640      	mov	r0, r8
 80055b6:	4798      	blx	r3
 80055b8:	6923      	ldr	r3, [r4, #16]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	6123      	str	r3, [r4, #16]
 80055be:	e7f0      	b.n	80055a2 <_scanf_float+0x2ae>
 80055c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80055c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80055c8:	464a      	mov	r2, r9
 80055ca:	4640      	mov	r0, r8
 80055cc:	4798      	blx	r3
 80055ce:	6923      	ldr	r3, [r4, #16]
 80055d0:	3b01      	subs	r3, #1
 80055d2:	6123      	str	r3, [r4, #16]
 80055d4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80055d8:	fa5f fa8a 	uxtb.w	sl, sl
 80055dc:	f1ba 0f02 	cmp.w	sl, #2
 80055e0:	d1ee      	bne.n	80055c0 <_scanf_float+0x2cc>
 80055e2:	3d03      	subs	r5, #3
 80055e4:	b2ed      	uxtb	r5, r5
 80055e6:	1b76      	subs	r6, r6, r5
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	05da      	lsls	r2, r3, #23
 80055ec:	d530      	bpl.n	8005650 <_scanf_float+0x35c>
 80055ee:	055b      	lsls	r3, r3, #21
 80055f0:	d511      	bpl.n	8005616 <_scanf_float+0x322>
 80055f2:	9b01      	ldr	r3, [sp, #4]
 80055f4:	429e      	cmp	r6, r3
 80055f6:	f67f aebf 	bls.w	8005378 <_scanf_float+0x84>
 80055fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80055fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005602:	464a      	mov	r2, r9
 8005604:	4640      	mov	r0, r8
 8005606:	4798      	blx	r3
 8005608:	6923      	ldr	r3, [r4, #16]
 800560a:	3b01      	subs	r3, #1
 800560c:	6123      	str	r3, [r4, #16]
 800560e:	e7f0      	b.n	80055f2 <_scanf_float+0x2fe>
 8005610:	46aa      	mov	sl, r5
 8005612:	46b3      	mov	fp, r6
 8005614:	e7de      	b.n	80055d4 <_scanf_float+0x2e0>
 8005616:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800561a:	6923      	ldr	r3, [r4, #16]
 800561c:	2965      	cmp	r1, #101	@ 0x65
 800561e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005622:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8005626:	6123      	str	r3, [r4, #16]
 8005628:	d00c      	beq.n	8005644 <_scanf_float+0x350>
 800562a:	2945      	cmp	r1, #69	@ 0x45
 800562c:	d00a      	beq.n	8005644 <_scanf_float+0x350>
 800562e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005632:	464a      	mov	r2, r9
 8005634:	4640      	mov	r0, r8
 8005636:	4798      	blx	r3
 8005638:	6923      	ldr	r3, [r4, #16]
 800563a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800563e:	3b01      	subs	r3, #1
 8005640:	1eb5      	subs	r5, r6, #2
 8005642:	6123      	str	r3, [r4, #16]
 8005644:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005648:	464a      	mov	r2, r9
 800564a:	4640      	mov	r0, r8
 800564c:	4798      	blx	r3
 800564e:	462e      	mov	r6, r5
 8005650:	6822      	ldr	r2, [r4, #0]
 8005652:	f012 0210 	ands.w	r2, r2, #16
 8005656:	d001      	beq.n	800565c <_scanf_float+0x368>
 8005658:	2000      	movs	r0, #0
 800565a:	e68e      	b.n	800537a <_scanf_float+0x86>
 800565c:	7032      	strb	r2, [r6, #0]
 800565e:	6823      	ldr	r3, [r4, #0]
 8005660:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005664:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005668:	d125      	bne.n	80056b6 <_scanf_float+0x3c2>
 800566a:	9b02      	ldr	r3, [sp, #8]
 800566c:	429f      	cmp	r7, r3
 800566e:	d00a      	beq.n	8005686 <_scanf_float+0x392>
 8005670:	1bda      	subs	r2, r3, r7
 8005672:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005676:	429e      	cmp	r6, r3
 8005678:	bf28      	it	cs
 800567a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800567e:	4922      	ldr	r1, [pc, #136]	@ (8005708 <_scanf_float+0x414>)
 8005680:	4630      	mov	r0, r6
 8005682:	f000 f907 	bl	8005894 <siprintf>
 8005686:	9901      	ldr	r1, [sp, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	4640      	mov	r0, r8
 800568c:	f002 fb50 	bl	8007d30 <_strtod_r>
 8005690:	9b03      	ldr	r3, [sp, #12]
 8005692:	6821      	ldr	r1, [r4, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f011 0f02 	tst.w	r1, #2
 800569a:	ec57 6b10 	vmov	r6, r7, d0
 800569e:	f103 0204 	add.w	r2, r3, #4
 80056a2:	d015      	beq.n	80056d0 <_scanf_float+0x3dc>
 80056a4:	9903      	ldr	r1, [sp, #12]
 80056a6:	600a      	str	r2, [r1, #0]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	e9c3 6700 	strd	r6, r7, [r3]
 80056ae:	68e3      	ldr	r3, [r4, #12]
 80056b0:	3301      	adds	r3, #1
 80056b2:	60e3      	str	r3, [r4, #12]
 80056b4:	e7d0      	b.n	8005658 <_scanf_float+0x364>
 80056b6:	9b04      	ldr	r3, [sp, #16]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d0e4      	beq.n	8005686 <_scanf_float+0x392>
 80056bc:	9905      	ldr	r1, [sp, #20]
 80056be:	230a      	movs	r3, #10
 80056c0:	3101      	adds	r1, #1
 80056c2:	4640      	mov	r0, r8
 80056c4:	f002 fbb4 	bl	8007e30 <_strtol_r>
 80056c8:	9b04      	ldr	r3, [sp, #16]
 80056ca:	9e05      	ldr	r6, [sp, #20]
 80056cc:	1ac2      	subs	r2, r0, r3
 80056ce:	e7d0      	b.n	8005672 <_scanf_float+0x37e>
 80056d0:	f011 0f04 	tst.w	r1, #4
 80056d4:	9903      	ldr	r1, [sp, #12]
 80056d6:	600a      	str	r2, [r1, #0]
 80056d8:	d1e6      	bne.n	80056a8 <_scanf_float+0x3b4>
 80056da:	681d      	ldr	r5, [r3, #0]
 80056dc:	4632      	mov	r2, r6
 80056de:	463b      	mov	r3, r7
 80056e0:	4630      	mov	r0, r6
 80056e2:	4639      	mov	r1, r7
 80056e4:	f7fb fa32 	bl	8000b4c <__aeabi_dcmpun>
 80056e8:	b128      	cbz	r0, 80056f6 <_scanf_float+0x402>
 80056ea:	4808      	ldr	r0, [pc, #32]	@ (800570c <_scanf_float+0x418>)
 80056ec:	f000 f9c8 	bl	8005a80 <nanf>
 80056f0:	ed85 0a00 	vstr	s0, [r5]
 80056f4:	e7db      	b.n	80056ae <_scanf_float+0x3ba>
 80056f6:	4630      	mov	r0, r6
 80056f8:	4639      	mov	r1, r7
 80056fa:	f7fb fa85 	bl	8000c08 <__aeabi_d2f>
 80056fe:	6028      	str	r0, [r5, #0]
 8005700:	e7d5      	b.n	80056ae <_scanf_float+0x3ba>
 8005702:	2700      	movs	r7, #0
 8005704:	e62e      	b.n	8005364 <_scanf_float+0x70>
 8005706:	bf00      	nop
 8005708:	08009014 	.word	0x08009014
 800570c:	08009155 	.word	0x08009155

08005710 <std>:
 8005710:	2300      	movs	r3, #0
 8005712:	b510      	push	{r4, lr}
 8005714:	4604      	mov	r4, r0
 8005716:	e9c0 3300 	strd	r3, r3, [r0]
 800571a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800571e:	6083      	str	r3, [r0, #8]
 8005720:	8181      	strh	r1, [r0, #12]
 8005722:	6643      	str	r3, [r0, #100]	@ 0x64
 8005724:	81c2      	strh	r2, [r0, #14]
 8005726:	6183      	str	r3, [r0, #24]
 8005728:	4619      	mov	r1, r3
 800572a:	2208      	movs	r2, #8
 800572c:	305c      	adds	r0, #92	@ 0x5c
 800572e:	f000 f916 	bl	800595e <memset>
 8005732:	4b0d      	ldr	r3, [pc, #52]	@ (8005768 <std+0x58>)
 8005734:	6263      	str	r3, [r4, #36]	@ 0x24
 8005736:	4b0d      	ldr	r3, [pc, #52]	@ (800576c <std+0x5c>)
 8005738:	62a3      	str	r3, [r4, #40]	@ 0x28
 800573a:	4b0d      	ldr	r3, [pc, #52]	@ (8005770 <std+0x60>)
 800573c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800573e:	4b0d      	ldr	r3, [pc, #52]	@ (8005774 <std+0x64>)
 8005740:	6323      	str	r3, [r4, #48]	@ 0x30
 8005742:	4b0d      	ldr	r3, [pc, #52]	@ (8005778 <std+0x68>)
 8005744:	6224      	str	r4, [r4, #32]
 8005746:	429c      	cmp	r4, r3
 8005748:	d006      	beq.n	8005758 <std+0x48>
 800574a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800574e:	4294      	cmp	r4, r2
 8005750:	d002      	beq.n	8005758 <std+0x48>
 8005752:	33d0      	adds	r3, #208	@ 0xd0
 8005754:	429c      	cmp	r4, r3
 8005756:	d105      	bne.n	8005764 <std+0x54>
 8005758:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800575c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005760:	f000 b98a 	b.w	8005a78 <__retarget_lock_init_recursive>
 8005764:	bd10      	pop	{r4, pc}
 8005766:	bf00      	nop
 8005768:	080058d9 	.word	0x080058d9
 800576c:	080058fb 	.word	0x080058fb
 8005770:	08005933 	.word	0x08005933
 8005774:	08005957 	.word	0x08005957
 8005778:	200009f4 	.word	0x200009f4

0800577c <stdio_exit_handler>:
 800577c:	4a02      	ldr	r2, [pc, #8]	@ (8005788 <stdio_exit_handler+0xc>)
 800577e:	4903      	ldr	r1, [pc, #12]	@ (800578c <stdio_exit_handler+0x10>)
 8005780:	4803      	ldr	r0, [pc, #12]	@ (8005790 <stdio_exit_handler+0x14>)
 8005782:	f000 b869 	b.w	8005858 <_fwalk_sglue>
 8005786:	bf00      	nop
 8005788:	2000000c 	.word	0x2000000c
 800578c:	080081ed 	.word	0x080081ed
 8005790:	2000001c 	.word	0x2000001c

08005794 <cleanup_stdio>:
 8005794:	6841      	ldr	r1, [r0, #4]
 8005796:	4b0c      	ldr	r3, [pc, #48]	@ (80057c8 <cleanup_stdio+0x34>)
 8005798:	4299      	cmp	r1, r3
 800579a:	b510      	push	{r4, lr}
 800579c:	4604      	mov	r4, r0
 800579e:	d001      	beq.n	80057a4 <cleanup_stdio+0x10>
 80057a0:	f002 fd24 	bl	80081ec <_fflush_r>
 80057a4:	68a1      	ldr	r1, [r4, #8]
 80057a6:	4b09      	ldr	r3, [pc, #36]	@ (80057cc <cleanup_stdio+0x38>)
 80057a8:	4299      	cmp	r1, r3
 80057aa:	d002      	beq.n	80057b2 <cleanup_stdio+0x1e>
 80057ac:	4620      	mov	r0, r4
 80057ae:	f002 fd1d 	bl	80081ec <_fflush_r>
 80057b2:	68e1      	ldr	r1, [r4, #12]
 80057b4:	4b06      	ldr	r3, [pc, #24]	@ (80057d0 <cleanup_stdio+0x3c>)
 80057b6:	4299      	cmp	r1, r3
 80057b8:	d004      	beq.n	80057c4 <cleanup_stdio+0x30>
 80057ba:	4620      	mov	r0, r4
 80057bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057c0:	f002 bd14 	b.w	80081ec <_fflush_r>
 80057c4:	bd10      	pop	{r4, pc}
 80057c6:	bf00      	nop
 80057c8:	200009f4 	.word	0x200009f4
 80057cc:	20000a5c 	.word	0x20000a5c
 80057d0:	20000ac4 	.word	0x20000ac4

080057d4 <global_stdio_init.part.0>:
 80057d4:	b510      	push	{r4, lr}
 80057d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005804 <global_stdio_init.part.0+0x30>)
 80057d8:	4c0b      	ldr	r4, [pc, #44]	@ (8005808 <global_stdio_init.part.0+0x34>)
 80057da:	4a0c      	ldr	r2, [pc, #48]	@ (800580c <global_stdio_init.part.0+0x38>)
 80057dc:	601a      	str	r2, [r3, #0]
 80057de:	4620      	mov	r0, r4
 80057e0:	2200      	movs	r2, #0
 80057e2:	2104      	movs	r1, #4
 80057e4:	f7ff ff94 	bl	8005710 <std>
 80057e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057ec:	2201      	movs	r2, #1
 80057ee:	2109      	movs	r1, #9
 80057f0:	f7ff ff8e 	bl	8005710 <std>
 80057f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057f8:	2202      	movs	r2, #2
 80057fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057fe:	2112      	movs	r1, #18
 8005800:	f7ff bf86 	b.w	8005710 <std>
 8005804:	20000b2c 	.word	0x20000b2c
 8005808:	200009f4 	.word	0x200009f4
 800580c:	0800577d 	.word	0x0800577d

08005810 <__sfp_lock_acquire>:
 8005810:	4801      	ldr	r0, [pc, #4]	@ (8005818 <__sfp_lock_acquire+0x8>)
 8005812:	f000 b932 	b.w	8005a7a <__retarget_lock_acquire_recursive>
 8005816:	bf00      	nop
 8005818:	20000b35 	.word	0x20000b35

0800581c <__sfp_lock_release>:
 800581c:	4801      	ldr	r0, [pc, #4]	@ (8005824 <__sfp_lock_release+0x8>)
 800581e:	f000 b92d 	b.w	8005a7c <__retarget_lock_release_recursive>
 8005822:	bf00      	nop
 8005824:	20000b35 	.word	0x20000b35

08005828 <__sinit>:
 8005828:	b510      	push	{r4, lr}
 800582a:	4604      	mov	r4, r0
 800582c:	f7ff fff0 	bl	8005810 <__sfp_lock_acquire>
 8005830:	6a23      	ldr	r3, [r4, #32]
 8005832:	b11b      	cbz	r3, 800583c <__sinit+0x14>
 8005834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005838:	f7ff bff0 	b.w	800581c <__sfp_lock_release>
 800583c:	4b04      	ldr	r3, [pc, #16]	@ (8005850 <__sinit+0x28>)
 800583e:	6223      	str	r3, [r4, #32]
 8005840:	4b04      	ldr	r3, [pc, #16]	@ (8005854 <__sinit+0x2c>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1f5      	bne.n	8005834 <__sinit+0xc>
 8005848:	f7ff ffc4 	bl	80057d4 <global_stdio_init.part.0>
 800584c:	e7f2      	b.n	8005834 <__sinit+0xc>
 800584e:	bf00      	nop
 8005850:	08005795 	.word	0x08005795
 8005854:	20000b2c 	.word	0x20000b2c

08005858 <_fwalk_sglue>:
 8005858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800585c:	4607      	mov	r7, r0
 800585e:	4688      	mov	r8, r1
 8005860:	4614      	mov	r4, r2
 8005862:	2600      	movs	r6, #0
 8005864:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005868:	f1b9 0901 	subs.w	r9, r9, #1
 800586c:	d505      	bpl.n	800587a <_fwalk_sglue+0x22>
 800586e:	6824      	ldr	r4, [r4, #0]
 8005870:	2c00      	cmp	r4, #0
 8005872:	d1f7      	bne.n	8005864 <_fwalk_sglue+0xc>
 8005874:	4630      	mov	r0, r6
 8005876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800587a:	89ab      	ldrh	r3, [r5, #12]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d907      	bls.n	8005890 <_fwalk_sglue+0x38>
 8005880:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005884:	3301      	adds	r3, #1
 8005886:	d003      	beq.n	8005890 <_fwalk_sglue+0x38>
 8005888:	4629      	mov	r1, r5
 800588a:	4638      	mov	r0, r7
 800588c:	47c0      	blx	r8
 800588e:	4306      	orrs	r6, r0
 8005890:	3568      	adds	r5, #104	@ 0x68
 8005892:	e7e9      	b.n	8005868 <_fwalk_sglue+0x10>

08005894 <siprintf>:
 8005894:	b40e      	push	{r1, r2, r3}
 8005896:	b510      	push	{r4, lr}
 8005898:	b09d      	sub	sp, #116	@ 0x74
 800589a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800589c:	9002      	str	r0, [sp, #8]
 800589e:	9006      	str	r0, [sp, #24]
 80058a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80058a4:	480a      	ldr	r0, [pc, #40]	@ (80058d0 <siprintf+0x3c>)
 80058a6:	9107      	str	r1, [sp, #28]
 80058a8:	9104      	str	r1, [sp, #16]
 80058aa:	490a      	ldr	r1, [pc, #40]	@ (80058d4 <siprintf+0x40>)
 80058ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80058b0:	9105      	str	r1, [sp, #20]
 80058b2:	2400      	movs	r4, #0
 80058b4:	a902      	add	r1, sp, #8
 80058b6:	6800      	ldr	r0, [r0, #0]
 80058b8:	9301      	str	r3, [sp, #4]
 80058ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80058bc:	f002 fb16 	bl	8007eec <_svfiprintf_r>
 80058c0:	9b02      	ldr	r3, [sp, #8]
 80058c2:	701c      	strb	r4, [r3, #0]
 80058c4:	b01d      	add	sp, #116	@ 0x74
 80058c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058ca:	b003      	add	sp, #12
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	20000018 	.word	0x20000018
 80058d4:	ffff0208 	.word	0xffff0208

080058d8 <__sread>:
 80058d8:	b510      	push	{r4, lr}
 80058da:	460c      	mov	r4, r1
 80058dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058e0:	f000 f86c 	bl	80059bc <_read_r>
 80058e4:	2800      	cmp	r0, #0
 80058e6:	bfab      	itete	ge
 80058e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80058ea:	89a3      	ldrhlt	r3, [r4, #12]
 80058ec:	181b      	addge	r3, r3, r0
 80058ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80058f2:	bfac      	ite	ge
 80058f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80058f6:	81a3      	strhlt	r3, [r4, #12]
 80058f8:	bd10      	pop	{r4, pc}

080058fa <__swrite>:
 80058fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058fe:	461f      	mov	r7, r3
 8005900:	898b      	ldrh	r3, [r1, #12]
 8005902:	05db      	lsls	r3, r3, #23
 8005904:	4605      	mov	r5, r0
 8005906:	460c      	mov	r4, r1
 8005908:	4616      	mov	r6, r2
 800590a:	d505      	bpl.n	8005918 <__swrite+0x1e>
 800590c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005910:	2302      	movs	r3, #2
 8005912:	2200      	movs	r2, #0
 8005914:	f000 f840 	bl	8005998 <_lseek_r>
 8005918:	89a3      	ldrh	r3, [r4, #12]
 800591a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800591e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005922:	81a3      	strh	r3, [r4, #12]
 8005924:	4632      	mov	r2, r6
 8005926:	463b      	mov	r3, r7
 8005928:	4628      	mov	r0, r5
 800592a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800592e:	f000 b867 	b.w	8005a00 <_write_r>

08005932 <__sseek>:
 8005932:	b510      	push	{r4, lr}
 8005934:	460c      	mov	r4, r1
 8005936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800593a:	f000 f82d 	bl	8005998 <_lseek_r>
 800593e:	1c43      	adds	r3, r0, #1
 8005940:	89a3      	ldrh	r3, [r4, #12]
 8005942:	bf15      	itete	ne
 8005944:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005946:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800594a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800594e:	81a3      	strheq	r3, [r4, #12]
 8005950:	bf18      	it	ne
 8005952:	81a3      	strhne	r3, [r4, #12]
 8005954:	bd10      	pop	{r4, pc}

08005956 <__sclose>:
 8005956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800595a:	f000 b80d 	b.w	8005978 <_close_r>

0800595e <memset>:
 800595e:	4402      	add	r2, r0
 8005960:	4603      	mov	r3, r0
 8005962:	4293      	cmp	r3, r2
 8005964:	d100      	bne.n	8005968 <memset+0xa>
 8005966:	4770      	bx	lr
 8005968:	f803 1b01 	strb.w	r1, [r3], #1
 800596c:	e7f9      	b.n	8005962 <memset+0x4>
	...

08005970 <_localeconv_r>:
 8005970:	4800      	ldr	r0, [pc, #0]	@ (8005974 <_localeconv_r+0x4>)
 8005972:	4770      	bx	lr
 8005974:	20000158 	.word	0x20000158

08005978 <_close_r>:
 8005978:	b538      	push	{r3, r4, r5, lr}
 800597a:	4d06      	ldr	r5, [pc, #24]	@ (8005994 <_close_r+0x1c>)
 800597c:	2300      	movs	r3, #0
 800597e:	4604      	mov	r4, r0
 8005980:	4608      	mov	r0, r1
 8005982:	602b      	str	r3, [r5, #0]
 8005984:	f7fc f870 	bl	8001a68 <_close>
 8005988:	1c43      	adds	r3, r0, #1
 800598a:	d102      	bne.n	8005992 <_close_r+0x1a>
 800598c:	682b      	ldr	r3, [r5, #0]
 800598e:	b103      	cbz	r3, 8005992 <_close_r+0x1a>
 8005990:	6023      	str	r3, [r4, #0]
 8005992:	bd38      	pop	{r3, r4, r5, pc}
 8005994:	20000b30 	.word	0x20000b30

08005998 <_lseek_r>:
 8005998:	b538      	push	{r3, r4, r5, lr}
 800599a:	4d07      	ldr	r5, [pc, #28]	@ (80059b8 <_lseek_r+0x20>)
 800599c:	4604      	mov	r4, r0
 800599e:	4608      	mov	r0, r1
 80059a0:	4611      	mov	r1, r2
 80059a2:	2200      	movs	r2, #0
 80059a4:	602a      	str	r2, [r5, #0]
 80059a6:	461a      	mov	r2, r3
 80059a8:	f7fc f885 	bl	8001ab6 <_lseek>
 80059ac:	1c43      	adds	r3, r0, #1
 80059ae:	d102      	bne.n	80059b6 <_lseek_r+0x1e>
 80059b0:	682b      	ldr	r3, [r5, #0]
 80059b2:	b103      	cbz	r3, 80059b6 <_lseek_r+0x1e>
 80059b4:	6023      	str	r3, [r4, #0]
 80059b6:	bd38      	pop	{r3, r4, r5, pc}
 80059b8:	20000b30 	.word	0x20000b30

080059bc <_read_r>:
 80059bc:	b538      	push	{r3, r4, r5, lr}
 80059be:	4d07      	ldr	r5, [pc, #28]	@ (80059dc <_read_r+0x20>)
 80059c0:	4604      	mov	r4, r0
 80059c2:	4608      	mov	r0, r1
 80059c4:	4611      	mov	r1, r2
 80059c6:	2200      	movs	r2, #0
 80059c8:	602a      	str	r2, [r5, #0]
 80059ca:	461a      	mov	r2, r3
 80059cc:	f7fc f813 	bl	80019f6 <_read>
 80059d0:	1c43      	adds	r3, r0, #1
 80059d2:	d102      	bne.n	80059da <_read_r+0x1e>
 80059d4:	682b      	ldr	r3, [r5, #0]
 80059d6:	b103      	cbz	r3, 80059da <_read_r+0x1e>
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	bd38      	pop	{r3, r4, r5, pc}
 80059dc:	20000b30 	.word	0x20000b30

080059e0 <_sbrk_r>:
 80059e0:	b538      	push	{r3, r4, r5, lr}
 80059e2:	4d06      	ldr	r5, [pc, #24]	@ (80059fc <_sbrk_r+0x1c>)
 80059e4:	2300      	movs	r3, #0
 80059e6:	4604      	mov	r4, r0
 80059e8:	4608      	mov	r0, r1
 80059ea:	602b      	str	r3, [r5, #0]
 80059ec:	f7fc f870 	bl	8001ad0 <_sbrk>
 80059f0:	1c43      	adds	r3, r0, #1
 80059f2:	d102      	bne.n	80059fa <_sbrk_r+0x1a>
 80059f4:	682b      	ldr	r3, [r5, #0]
 80059f6:	b103      	cbz	r3, 80059fa <_sbrk_r+0x1a>
 80059f8:	6023      	str	r3, [r4, #0]
 80059fa:	bd38      	pop	{r3, r4, r5, pc}
 80059fc:	20000b30 	.word	0x20000b30

08005a00 <_write_r>:
 8005a00:	b538      	push	{r3, r4, r5, lr}
 8005a02:	4d07      	ldr	r5, [pc, #28]	@ (8005a20 <_write_r+0x20>)
 8005a04:	4604      	mov	r4, r0
 8005a06:	4608      	mov	r0, r1
 8005a08:	4611      	mov	r1, r2
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	602a      	str	r2, [r5, #0]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	f7fc f80e 	bl	8001a30 <_write>
 8005a14:	1c43      	adds	r3, r0, #1
 8005a16:	d102      	bne.n	8005a1e <_write_r+0x1e>
 8005a18:	682b      	ldr	r3, [r5, #0]
 8005a1a:	b103      	cbz	r3, 8005a1e <_write_r+0x1e>
 8005a1c:	6023      	str	r3, [r4, #0]
 8005a1e:	bd38      	pop	{r3, r4, r5, pc}
 8005a20:	20000b30 	.word	0x20000b30

08005a24 <__errno>:
 8005a24:	4b01      	ldr	r3, [pc, #4]	@ (8005a2c <__errno+0x8>)
 8005a26:	6818      	ldr	r0, [r3, #0]
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	20000018 	.word	0x20000018

08005a30 <__libc_init_array>:
 8005a30:	b570      	push	{r4, r5, r6, lr}
 8005a32:	4d0d      	ldr	r5, [pc, #52]	@ (8005a68 <__libc_init_array+0x38>)
 8005a34:	4c0d      	ldr	r4, [pc, #52]	@ (8005a6c <__libc_init_array+0x3c>)
 8005a36:	1b64      	subs	r4, r4, r5
 8005a38:	10a4      	asrs	r4, r4, #2
 8005a3a:	2600      	movs	r6, #0
 8005a3c:	42a6      	cmp	r6, r4
 8005a3e:	d109      	bne.n	8005a54 <__libc_init_array+0x24>
 8005a40:	4d0b      	ldr	r5, [pc, #44]	@ (8005a70 <__libc_init_array+0x40>)
 8005a42:	4c0c      	ldr	r4, [pc, #48]	@ (8005a74 <__libc_init_array+0x44>)
 8005a44:	f003 fab2 	bl	8008fac <_init>
 8005a48:	1b64      	subs	r4, r4, r5
 8005a4a:	10a4      	asrs	r4, r4, #2
 8005a4c:	2600      	movs	r6, #0
 8005a4e:	42a6      	cmp	r6, r4
 8005a50:	d105      	bne.n	8005a5e <__libc_init_array+0x2e>
 8005a52:	bd70      	pop	{r4, r5, r6, pc}
 8005a54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a58:	4798      	blx	r3
 8005a5a:	3601      	adds	r6, #1
 8005a5c:	e7ee      	b.n	8005a3c <__libc_init_array+0xc>
 8005a5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a62:	4798      	blx	r3
 8005a64:	3601      	adds	r6, #1
 8005a66:	e7f2      	b.n	8005a4e <__libc_init_array+0x1e>
 8005a68:	08009414 	.word	0x08009414
 8005a6c:	08009414 	.word	0x08009414
 8005a70:	08009414 	.word	0x08009414
 8005a74:	08009418 	.word	0x08009418

08005a78 <__retarget_lock_init_recursive>:
 8005a78:	4770      	bx	lr

08005a7a <__retarget_lock_acquire_recursive>:
 8005a7a:	4770      	bx	lr

08005a7c <__retarget_lock_release_recursive>:
 8005a7c:	4770      	bx	lr
	...

08005a80 <nanf>:
 8005a80:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005a88 <nanf+0x8>
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	7fc00000 	.word	0x7fc00000

08005a8c <quorem>:
 8005a8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a90:	6903      	ldr	r3, [r0, #16]
 8005a92:	690c      	ldr	r4, [r1, #16]
 8005a94:	42a3      	cmp	r3, r4
 8005a96:	4607      	mov	r7, r0
 8005a98:	db7e      	blt.n	8005b98 <quorem+0x10c>
 8005a9a:	3c01      	subs	r4, #1
 8005a9c:	f101 0814 	add.w	r8, r1, #20
 8005aa0:	00a3      	lsls	r3, r4, #2
 8005aa2:	f100 0514 	add.w	r5, r0, #20
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005aac:	9301      	str	r3, [sp, #4]
 8005aae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ab2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005abe:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ac2:	d32e      	bcc.n	8005b22 <quorem+0x96>
 8005ac4:	f04f 0a00 	mov.w	sl, #0
 8005ac8:	46c4      	mov	ip, r8
 8005aca:	46ae      	mov	lr, r5
 8005acc:	46d3      	mov	fp, sl
 8005ace:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ad2:	b298      	uxth	r0, r3
 8005ad4:	fb06 a000 	mla	r0, r6, r0, sl
 8005ad8:	0c02      	lsrs	r2, r0, #16
 8005ada:	0c1b      	lsrs	r3, r3, #16
 8005adc:	fb06 2303 	mla	r3, r6, r3, r2
 8005ae0:	f8de 2000 	ldr.w	r2, [lr]
 8005ae4:	b280      	uxth	r0, r0
 8005ae6:	b292      	uxth	r2, r2
 8005ae8:	1a12      	subs	r2, r2, r0
 8005aea:	445a      	add	r2, fp
 8005aec:	f8de 0000 	ldr.w	r0, [lr]
 8005af0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005afa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005afe:	b292      	uxth	r2, r2
 8005b00:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005b04:	45e1      	cmp	r9, ip
 8005b06:	f84e 2b04 	str.w	r2, [lr], #4
 8005b0a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005b0e:	d2de      	bcs.n	8005ace <quorem+0x42>
 8005b10:	9b00      	ldr	r3, [sp, #0]
 8005b12:	58eb      	ldr	r3, [r5, r3]
 8005b14:	b92b      	cbnz	r3, 8005b22 <quorem+0x96>
 8005b16:	9b01      	ldr	r3, [sp, #4]
 8005b18:	3b04      	subs	r3, #4
 8005b1a:	429d      	cmp	r5, r3
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	d32f      	bcc.n	8005b80 <quorem+0xf4>
 8005b20:	613c      	str	r4, [r7, #16]
 8005b22:	4638      	mov	r0, r7
 8005b24:	f001 f912 	bl	8006d4c <__mcmp>
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	db25      	blt.n	8005b78 <quorem+0xec>
 8005b2c:	4629      	mov	r1, r5
 8005b2e:	2000      	movs	r0, #0
 8005b30:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b34:	f8d1 c000 	ldr.w	ip, [r1]
 8005b38:	fa1f fe82 	uxth.w	lr, r2
 8005b3c:	fa1f f38c 	uxth.w	r3, ip
 8005b40:	eba3 030e 	sub.w	r3, r3, lr
 8005b44:	4403      	add	r3, r0
 8005b46:	0c12      	lsrs	r2, r2, #16
 8005b48:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005b4c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b56:	45c1      	cmp	r9, r8
 8005b58:	f841 3b04 	str.w	r3, [r1], #4
 8005b5c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b60:	d2e6      	bcs.n	8005b30 <quorem+0xa4>
 8005b62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b6a:	b922      	cbnz	r2, 8005b76 <quorem+0xea>
 8005b6c:	3b04      	subs	r3, #4
 8005b6e:	429d      	cmp	r5, r3
 8005b70:	461a      	mov	r2, r3
 8005b72:	d30b      	bcc.n	8005b8c <quorem+0x100>
 8005b74:	613c      	str	r4, [r7, #16]
 8005b76:	3601      	adds	r6, #1
 8005b78:	4630      	mov	r0, r6
 8005b7a:	b003      	add	sp, #12
 8005b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b80:	6812      	ldr	r2, [r2, #0]
 8005b82:	3b04      	subs	r3, #4
 8005b84:	2a00      	cmp	r2, #0
 8005b86:	d1cb      	bne.n	8005b20 <quorem+0x94>
 8005b88:	3c01      	subs	r4, #1
 8005b8a:	e7c6      	b.n	8005b1a <quorem+0x8e>
 8005b8c:	6812      	ldr	r2, [r2, #0]
 8005b8e:	3b04      	subs	r3, #4
 8005b90:	2a00      	cmp	r2, #0
 8005b92:	d1ef      	bne.n	8005b74 <quorem+0xe8>
 8005b94:	3c01      	subs	r4, #1
 8005b96:	e7ea      	b.n	8005b6e <quorem+0xe2>
 8005b98:	2000      	movs	r0, #0
 8005b9a:	e7ee      	b.n	8005b7a <quorem+0xee>
 8005b9c:	0000      	movs	r0, r0
	...

08005ba0 <_dtoa_r>:
 8005ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ba4:	69c7      	ldr	r7, [r0, #28]
 8005ba6:	b097      	sub	sp, #92	@ 0x5c
 8005ba8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005bac:	ec55 4b10 	vmov	r4, r5, d0
 8005bb0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005bb2:	9107      	str	r1, [sp, #28]
 8005bb4:	4681      	mov	r9, r0
 8005bb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8005bb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8005bba:	b97f      	cbnz	r7, 8005bdc <_dtoa_r+0x3c>
 8005bbc:	2010      	movs	r0, #16
 8005bbe:	f7fe fe85 	bl	80048cc <malloc>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	f8c9 001c 	str.w	r0, [r9, #28]
 8005bc8:	b920      	cbnz	r0, 8005bd4 <_dtoa_r+0x34>
 8005bca:	4ba9      	ldr	r3, [pc, #676]	@ (8005e70 <_dtoa_r+0x2d0>)
 8005bcc:	21ef      	movs	r1, #239	@ 0xef
 8005bce:	48a9      	ldr	r0, [pc, #676]	@ (8005e74 <_dtoa_r+0x2d4>)
 8005bd0:	f002 fb76 	bl	80082c0 <__assert_func>
 8005bd4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005bd8:	6007      	str	r7, [r0, #0]
 8005bda:	60c7      	str	r7, [r0, #12]
 8005bdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005be0:	6819      	ldr	r1, [r3, #0]
 8005be2:	b159      	cbz	r1, 8005bfc <_dtoa_r+0x5c>
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	604a      	str	r2, [r1, #4]
 8005be8:	2301      	movs	r3, #1
 8005bea:	4093      	lsls	r3, r2
 8005bec:	608b      	str	r3, [r1, #8]
 8005bee:	4648      	mov	r0, r9
 8005bf0:	f000 fe30 	bl	8006854 <_Bfree>
 8005bf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]
 8005bfc:	1e2b      	subs	r3, r5, #0
 8005bfe:	bfb9      	ittee	lt
 8005c00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005c04:	9305      	strlt	r3, [sp, #20]
 8005c06:	2300      	movge	r3, #0
 8005c08:	6033      	strge	r3, [r6, #0]
 8005c0a:	9f05      	ldr	r7, [sp, #20]
 8005c0c:	4b9a      	ldr	r3, [pc, #616]	@ (8005e78 <_dtoa_r+0x2d8>)
 8005c0e:	bfbc      	itt	lt
 8005c10:	2201      	movlt	r2, #1
 8005c12:	6032      	strlt	r2, [r6, #0]
 8005c14:	43bb      	bics	r3, r7
 8005c16:	d112      	bne.n	8005c3e <_dtoa_r+0x9e>
 8005c18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005c1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005c1e:	6013      	str	r3, [r2, #0]
 8005c20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005c24:	4323      	orrs	r3, r4
 8005c26:	f000 855a 	beq.w	80066de <_dtoa_r+0xb3e>
 8005c2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005e8c <_dtoa_r+0x2ec>
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f000 855c 	beq.w	80066ee <_dtoa_r+0xb4e>
 8005c36:	f10a 0303 	add.w	r3, sl, #3
 8005c3a:	f000 bd56 	b.w	80066ea <_dtoa_r+0xb4a>
 8005c3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005c42:	2200      	movs	r2, #0
 8005c44:	ec51 0b17 	vmov	r0, r1, d7
 8005c48:	2300      	movs	r3, #0
 8005c4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005c4e:	f7fa ff4b 	bl	8000ae8 <__aeabi_dcmpeq>
 8005c52:	4680      	mov	r8, r0
 8005c54:	b158      	cbz	r0, 8005c6e <_dtoa_r+0xce>
 8005c56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005c58:	2301      	movs	r3, #1
 8005c5a:	6013      	str	r3, [r2, #0]
 8005c5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c5e:	b113      	cbz	r3, 8005c66 <_dtoa_r+0xc6>
 8005c60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005c62:	4b86      	ldr	r3, [pc, #536]	@ (8005e7c <_dtoa_r+0x2dc>)
 8005c64:	6013      	str	r3, [r2, #0]
 8005c66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005e90 <_dtoa_r+0x2f0>
 8005c6a:	f000 bd40 	b.w	80066ee <_dtoa_r+0xb4e>
 8005c6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005c72:	aa14      	add	r2, sp, #80	@ 0x50
 8005c74:	a915      	add	r1, sp, #84	@ 0x54
 8005c76:	4648      	mov	r0, r9
 8005c78:	f001 f988 	bl	8006f8c <__d2b>
 8005c7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005c80:	9002      	str	r0, [sp, #8]
 8005c82:	2e00      	cmp	r6, #0
 8005c84:	d078      	beq.n	8005d78 <_dtoa_r+0x1d8>
 8005c86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005c8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005c94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005c98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005c9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	4b76      	ldr	r3, [pc, #472]	@ (8005e80 <_dtoa_r+0x2e0>)
 8005ca6:	f7fa faff 	bl	80002a8 <__aeabi_dsub>
 8005caa:	a36b      	add	r3, pc, #428	@ (adr r3, 8005e58 <_dtoa_r+0x2b8>)
 8005cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb0:	f7fa fcb2 	bl	8000618 <__aeabi_dmul>
 8005cb4:	a36a      	add	r3, pc, #424	@ (adr r3, 8005e60 <_dtoa_r+0x2c0>)
 8005cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cba:	f7fa faf7 	bl	80002ac <__adddf3>
 8005cbe:	4604      	mov	r4, r0
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	460d      	mov	r5, r1
 8005cc4:	f7fa fc3e 	bl	8000544 <__aeabi_i2d>
 8005cc8:	a367      	add	r3, pc, #412	@ (adr r3, 8005e68 <_dtoa_r+0x2c8>)
 8005cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cce:	f7fa fca3 	bl	8000618 <__aeabi_dmul>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	4629      	mov	r1, r5
 8005cda:	f7fa fae7 	bl	80002ac <__adddf3>
 8005cde:	4604      	mov	r4, r0
 8005ce0:	460d      	mov	r5, r1
 8005ce2:	f7fa ff49 	bl	8000b78 <__aeabi_d2iz>
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	4607      	mov	r7, r0
 8005cea:	2300      	movs	r3, #0
 8005cec:	4620      	mov	r0, r4
 8005cee:	4629      	mov	r1, r5
 8005cf0:	f7fa ff04 	bl	8000afc <__aeabi_dcmplt>
 8005cf4:	b140      	cbz	r0, 8005d08 <_dtoa_r+0x168>
 8005cf6:	4638      	mov	r0, r7
 8005cf8:	f7fa fc24 	bl	8000544 <__aeabi_i2d>
 8005cfc:	4622      	mov	r2, r4
 8005cfe:	462b      	mov	r3, r5
 8005d00:	f7fa fef2 	bl	8000ae8 <__aeabi_dcmpeq>
 8005d04:	b900      	cbnz	r0, 8005d08 <_dtoa_r+0x168>
 8005d06:	3f01      	subs	r7, #1
 8005d08:	2f16      	cmp	r7, #22
 8005d0a:	d852      	bhi.n	8005db2 <_dtoa_r+0x212>
 8005d0c:	4b5d      	ldr	r3, [pc, #372]	@ (8005e84 <_dtoa_r+0x2e4>)
 8005d0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005d1a:	f7fa feef 	bl	8000afc <__aeabi_dcmplt>
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	d049      	beq.n	8005db6 <_dtoa_r+0x216>
 8005d22:	3f01      	subs	r7, #1
 8005d24:	2300      	movs	r3, #0
 8005d26:	9310      	str	r3, [sp, #64]	@ 0x40
 8005d28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d2a:	1b9b      	subs	r3, r3, r6
 8005d2c:	1e5a      	subs	r2, r3, #1
 8005d2e:	bf45      	ittet	mi
 8005d30:	f1c3 0301 	rsbmi	r3, r3, #1
 8005d34:	9300      	strmi	r3, [sp, #0]
 8005d36:	2300      	movpl	r3, #0
 8005d38:	2300      	movmi	r3, #0
 8005d3a:	9206      	str	r2, [sp, #24]
 8005d3c:	bf54      	ite	pl
 8005d3e:	9300      	strpl	r3, [sp, #0]
 8005d40:	9306      	strmi	r3, [sp, #24]
 8005d42:	2f00      	cmp	r7, #0
 8005d44:	db39      	blt.n	8005dba <_dtoa_r+0x21a>
 8005d46:	9b06      	ldr	r3, [sp, #24]
 8005d48:	970d      	str	r7, [sp, #52]	@ 0x34
 8005d4a:	443b      	add	r3, r7
 8005d4c:	9306      	str	r3, [sp, #24]
 8005d4e:	2300      	movs	r3, #0
 8005d50:	9308      	str	r3, [sp, #32]
 8005d52:	9b07      	ldr	r3, [sp, #28]
 8005d54:	2b09      	cmp	r3, #9
 8005d56:	d863      	bhi.n	8005e20 <_dtoa_r+0x280>
 8005d58:	2b05      	cmp	r3, #5
 8005d5a:	bfc4      	itt	gt
 8005d5c:	3b04      	subgt	r3, #4
 8005d5e:	9307      	strgt	r3, [sp, #28]
 8005d60:	9b07      	ldr	r3, [sp, #28]
 8005d62:	f1a3 0302 	sub.w	r3, r3, #2
 8005d66:	bfcc      	ite	gt
 8005d68:	2400      	movgt	r4, #0
 8005d6a:	2401      	movle	r4, #1
 8005d6c:	2b03      	cmp	r3, #3
 8005d6e:	d863      	bhi.n	8005e38 <_dtoa_r+0x298>
 8005d70:	e8df f003 	tbb	[pc, r3]
 8005d74:	2b375452 	.word	0x2b375452
 8005d78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005d7c:	441e      	add	r6, r3
 8005d7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005d82:	2b20      	cmp	r3, #32
 8005d84:	bfc1      	itttt	gt
 8005d86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005d8a:	409f      	lslgt	r7, r3
 8005d8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005d90:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005d94:	bfd6      	itet	le
 8005d96:	f1c3 0320 	rsble	r3, r3, #32
 8005d9a:	ea47 0003 	orrgt.w	r0, r7, r3
 8005d9e:	fa04 f003 	lslle.w	r0, r4, r3
 8005da2:	f7fa fbbf 	bl	8000524 <__aeabi_ui2d>
 8005da6:	2201      	movs	r2, #1
 8005da8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005dac:	3e01      	subs	r6, #1
 8005dae:	9212      	str	r2, [sp, #72]	@ 0x48
 8005db0:	e776      	b.n	8005ca0 <_dtoa_r+0x100>
 8005db2:	2301      	movs	r3, #1
 8005db4:	e7b7      	b.n	8005d26 <_dtoa_r+0x186>
 8005db6:	9010      	str	r0, [sp, #64]	@ 0x40
 8005db8:	e7b6      	b.n	8005d28 <_dtoa_r+0x188>
 8005dba:	9b00      	ldr	r3, [sp, #0]
 8005dbc:	1bdb      	subs	r3, r3, r7
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	427b      	negs	r3, r7
 8005dc2:	9308      	str	r3, [sp, #32]
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8005dc8:	e7c3      	b.n	8005d52 <_dtoa_r+0x1b2>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dd0:	eb07 0b03 	add.w	fp, r7, r3
 8005dd4:	f10b 0301 	add.w	r3, fp, #1
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	9303      	str	r3, [sp, #12]
 8005ddc:	bfb8      	it	lt
 8005dde:	2301      	movlt	r3, #1
 8005de0:	e006      	b.n	8005df0 <_dtoa_r+0x250>
 8005de2:	2301      	movs	r3, #1
 8005de4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005de6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	dd28      	ble.n	8005e3e <_dtoa_r+0x29e>
 8005dec:	469b      	mov	fp, r3
 8005dee:	9303      	str	r3, [sp, #12]
 8005df0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005df4:	2100      	movs	r1, #0
 8005df6:	2204      	movs	r2, #4
 8005df8:	f102 0514 	add.w	r5, r2, #20
 8005dfc:	429d      	cmp	r5, r3
 8005dfe:	d926      	bls.n	8005e4e <_dtoa_r+0x2ae>
 8005e00:	6041      	str	r1, [r0, #4]
 8005e02:	4648      	mov	r0, r9
 8005e04:	f000 fce6 	bl	80067d4 <_Balloc>
 8005e08:	4682      	mov	sl, r0
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	d142      	bne.n	8005e94 <_dtoa_r+0x2f4>
 8005e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005e88 <_dtoa_r+0x2e8>)
 8005e10:	4602      	mov	r2, r0
 8005e12:	f240 11af 	movw	r1, #431	@ 0x1af
 8005e16:	e6da      	b.n	8005bce <_dtoa_r+0x2e>
 8005e18:	2300      	movs	r3, #0
 8005e1a:	e7e3      	b.n	8005de4 <_dtoa_r+0x244>
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	e7d5      	b.n	8005dcc <_dtoa_r+0x22c>
 8005e20:	2401      	movs	r4, #1
 8005e22:	2300      	movs	r3, #0
 8005e24:	9307      	str	r3, [sp, #28]
 8005e26:	9409      	str	r4, [sp, #36]	@ 0x24
 8005e28:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f8cd b00c 	str.w	fp, [sp, #12]
 8005e32:	2312      	movs	r3, #18
 8005e34:	920c      	str	r2, [sp, #48]	@ 0x30
 8005e36:	e7db      	b.n	8005df0 <_dtoa_r+0x250>
 8005e38:	2301      	movs	r3, #1
 8005e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e3c:	e7f4      	b.n	8005e28 <_dtoa_r+0x288>
 8005e3e:	f04f 0b01 	mov.w	fp, #1
 8005e42:	f8cd b00c 	str.w	fp, [sp, #12]
 8005e46:	465b      	mov	r3, fp
 8005e48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005e4c:	e7d0      	b.n	8005df0 <_dtoa_r+0x250>
 8005e4e:	3101      	adds	r1, #1
 8005e50:	0052      	lsls	r2, r2, #1
 8005e52:	e7d1      	b.n	8005df8 <_dtoa_r+0x258>
 8005e54:	f3af 8000 	nop.w
 8005e58:	636f4361 	.word	0x636f4361
 8005e5c:	3fd287a7 	.word	0x3fd287a7
 8005e60:	8b60c8b3 	.word	0x8b60c8b3
 8005e64:	3fc68a28 	.word	0x3fc68a28
 8005e68:	509f79fb 	.word	0x509f79fb
 8005e6c:	3fd34413 	.word	0x3fd34413
 8005e70:	08009026 	.word	0x08009026
 8005e74:	0800903d 	.word	0x0800903d
 8005e78:	7ff00000 	.word	0x7ff00000
 8005e7c:	08008ff1 	.word	0x08008ff1
 8005e80:	3ff80000 	.word	0x3ff80000
 8005e84:	080091f0 	.word	0x080091f0
 8005e88:	08009095 	.word	0x08009095
 8005e8c:	08009022 	.word	0x08009022
 8005e90:	08008ff0 	.word	0x08008ff0
 8005e94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e98:	6018      	str	r0, [r3, #0]
 8005e9a:	9b03      	ldr	r3, [sp, #12]
 8005e9c:	2b0e      	cmp	r3, #14
 8005e9e:	f200 80a1 	bhi.w	8005fe4 <_dtoa_r+0x444>
 8005ea2:	2c00      	cmp	r4, #0
 8005ea4:	f000 809e 	beq.w	8005fe4 <_dtoa_r+0x444>
 8005ea8:	2f00      	cmp	r7, #0
 8005eaa:	dd33      	ble.n	8005f14 <_dtoa_r+0x374>
 8005eac:	4b9c      	ldr	r3, [pc, #624]	@ (8006120 <_dtoa_r+0x580>)
 8005eae:	f007 020f 	and.w	r2, r7, #15
 8005eb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005eb6:	ed93 7b00 	vldr	d7, [r3]
 8005eba:	05f8      	lsls	r0, r7, #23
 8005ebc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005ec0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005ec4:	d516      	bpl.n	8005ef4 <_dtoa_r+0x354>
 8005ec6:	4b97      	ldr	r3, [pc, #604]	@ (8006124 <_dtoa_r+0x584>)
 8005ec8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ecc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ed0:	f7fa fccc 	bl	800086c <__aeabi_ddiv>
 8005ed4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ed8:	f004 040f 	and.w	r4, r4, #15
 8005edc:	2603      	movs	r6, #3
 8005ede:	4d91      	ldr	r5, [pc, #580]	@ (8006124 <_dtoa_r+0x584>)
 8005ee0:	b954      	cbnz	r4, 8005ef8 <_dtoa_r+0x358>
 8005ee2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005ee6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005eea:	f7fa fcbf 	bl	800086c <__aeabi_ddiv>
 8005eee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ef2:	e028      	b.n	8005f46 <_dtoa_r+0x3a6>
 8005ef4:	2602      	movs	r6, #2
 8005ef6:	e7f2      	b.n	8005ede <_dtoa_r+0x33e>
 8005ef8:	07e1      	lsls	r1, r4, #31
 8005efa:	d508      	bpl.n	8005f0e <_dtoa_r+0x36e>
 8005efc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005f00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f04:	f7fa fb88 	bl	8000618 <__aeabi_dmul>
 8005f08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005f0c:	3601      	adds	r6, #1
 8005f0e:	1064      	asrs	r4, r4, #1
 8005f10:	3508      	adds	r5, #8
 8005f12:	e7e5      	b.n	8005ee0 <_dtoa_r+0x340>
 8005f14:	f000 80af 	beq.w	8006076 <_dtoa_r+0x4d6>
 8005f18:	427c      	negs	r4, r7
 8005f1a:	4b81      	ldr	r3, [pc, #516]	@ (8006120 <_dtoa_r+0x580>)
 8005f1c:	4d81      	ldr	r5, [pc, #516]	@ (8006124 <_dtoa_r+0x584>)
 8005f1e:	f004 020f 	and.w	r2, r4, #15
 8005f22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005f2e:	f7fa fb73 	bl	8000618 <__aeabi_dmul>
 8005f32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f36:	1124      	asrs	r4, r4, #4
 8005f38:	2300      	movs	r3, #0
 8005f3a:	2602      	movs	r6, #2
 8005f3c:	2c00      	cmp	r4, #0
 8005f3e:	f040 808f 	bne.w	8006060 <_dtoa_r+0x4c0>
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1d3      	bne.n	8005eee <_dtoa_r+0x34e>
 8005f46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005f48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f000 8094 	beq.w	800607a <_dtoa_r+0x4da>
 8005f52:	4b75      	ldr	r3, [pc, #468]	@ (8006128 <_dtoa_r+0x588>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	4620      	mov	r0, r4
 8005f58:	4629      	mov	r1, r5
 8005f5a:	f7fa fdcf 	bl	8000afc <__aeabi_dcmplt>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	f000 808b 	beq.w	800607a <_dtoa_r+0x4da>
 8005f64:	9b03      	ldr	r3, [sp, #12]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f000 8087 	beq.w	800607a <_dtoa_r+0x4da>
 8005f6c:	f1bb 0f00 	cmp.w	fp, #0
 8005f70:	dd34      	ble.n	8005fdc <_dtoa_r+0x43c>
 8005f72:	4620      	mov	r0, r4
 8005f74:	4b6d      	ldr	r3, [pc, #436]	@ (800612c <_dtoa_r+0x58c>)
 8005f76:	2200      	movs	r2, #0
 8005f78:	4629      	mov	r1, r5
 8005f7a:	f7fa fb4d 	bl	8000618 <__aeabi_dmul>
 8005f7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f82:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005f86:	3601      	adds	r6, #1
 8005f88:	465c      	mov	r4, fp
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	f7fa fada 	bl	8000544 <__aeabi_i2d>
 8005f90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f94:	f7fa fb40 	bl	8000618 <__aeabi_dmul>
 8005f98:	4b65      	ldr	r3, [pc, #404]	@ (8006130 <_dtoa_r+0x590>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f7fa f986 	bl	80002ac <__adddf3>
 8005fa0:	4605      	mov	r5, r0
 8005fa2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005fa6:	2c00      	cmp	r4, #0
 8005fa8:	d16a      	bne.n	8006080 <_dtoa_r+0x4e0>
 8005faa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fae:	4b61      	ldr	r3, [pc, #388]	@ (8006134 <_dtoa_r+0x594>)
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f7fa f979 	bl	80002a8 <__aeabi_dsub>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	460b      	mov	r3, r1
 8005fba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005fbe:	462a      	mov	r2, r5
 8005fc0:	4633      	mov	r3, r6
 8005fc2:	f7fa fdb9 	bl	8000b38 <__aeabi_dcmpgt>
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	f040 8298 	bne.w	80064fc <_dtoa_r+0x95c>
 8005fcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fd0:	462a      	mov	r2, r5
 8005fd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005fd6:	f7fa fd91 	bl	8000afc <__aeabi_dcmplt>
 8005fda:	bb38      	cbnz	r0, 800602c <_dtoa_r+0x48c>
 8005fdc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005fe0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005fe4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f2c0 8157 	blt.w	800629a <_dtoa_r+0x6fa>
 8005fec:	2f0e      	cmp	r7, #14
 8005fee:	f300 8154 	bgt.w	800629a <_dtoa_r+0x6fa>
 8005ff2:	4b4b      	ldr	r3, [pc, #300]	@ (8006120 <_dtoa_r+0x580>)
 8005ff4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ff8:	ed93 7b00 	vldr	d7, [r3]
 8005ffc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	ed8d 7b00 	vstr	d7, [sp]
 8006004:	f280 80e5 	bge.w	80061d2 <_dtoa_r+0x632>
 8006008:	9b03      	ldr	r3, [sp, #12]
 800600a:	2b00      	cmp	r3, #0
 800600c:	f300 80e1 	bgt.w	80061d2 <_dtoa_r+0x632>
 8006010:	d10c      	bne.n	800602c <_dtoa_r+0x48c>
 8006012:	4b48      	ldr	r3, [pc, #288]	@ (8006134 <_dtoa_r+0x594>)
 8006014:	2200      	movs	r2, #0
 8006016:	ec51 0b17 	vmov	r0, r1, d7
 800601a:	f7fa fafd 	bl	8000618 <__aeabi_dmul>
 800601e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006022:	f7fa fd7f 	bl	8000b24 <__aeabi_dcmpge>
 8006026:	2800      	cmp	r0, #0
 8006028:	f000 8266 	beq.w	80064f8 <_dtoa_r+0x958>
 800602c:	2400      	movs	r4, #0
 800602e:	4625      	mov	r5, r4
 8006030:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006032:	4656      	mov	r6, sl
 8006034:	ea6f 0803 	mvn.w	r8, r3
 8006038:	2700      	movs	r7, #0
 800603a:	4621      	mov	r1, r4
 800603c:	4648      	mov	r0, r9
 800603e:	f000 fc09 	bl	8006854 <_Bfree>
 8006042:	2d00      	cmp	r5, #0
 8006044:	f000 80bd 	beq.w	80061c2 <_dtoa_r+0x622>
 8006048:	b12f      	cbz	r7, 8006056 <_dtoa_r+0x4b6>
 800604a:	42af      	cmp	r7, r5
 800604c:	d003      	beq.n	8006056 <_dtoa_r+0x4b6>
 800604e:	4639      	mov	r1, r7
 8006050:	4648      	mov	r0, r9
 8006052:	f000 fbff 	bl	8006854 <_Bfree>
 8006056:	4629      	mov	r1, r5
 8006058:	4648      	mov	r0, r9
 800605a:	f000 fbfb 	bl	8006854 <_Bfree>
 800605e:	e0b0      	b.n	80061c2 <_dtoa_r+0x622>
 8006060:	07e2      	lsls	r2, r4, #31
 8006062:	d505      	bpl.n	8006070 <_dtoa_r+0x4d0>
 8006064:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006068:	f7fa fad6 	bl	8000618 <__aeabi_dmul>
 800606c:	3601      	adds	r6, #1
 800606e:	2301      	movs	r3, #1
 8006070:	1064      	asrs	r4, r4, #1
 8006072:	3508      	adds	r5, #8
 8006074:	e762      	b.n	8005f3c <_dtoa_r+0x39c>
 8006076:	2602      	movs	r6, #2
 8006078:	e765      	b.n	8005f46 <_dtoa_r+0x3a6>
 800607a:	9c03      	ldr	r4, [sp, #12]
 800607c:	46b8      	mov	r8, r7
 800607e:	e784      	b.n	8005f8a <_dtoa_r+0x3ea>
 8006080:	4b27      	ldr	r3, [pc, #156]	@ (8006120 <_dtoa_r+0x580>)
 8006082:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006084:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006088:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800608c:	4454      	add	r4, sl
 800608e:	2900      	cmp	r1, #0
 8006090:	d054      	beq.n	800613c <_dtoa_r+0x59c>
 8006092:	4929      	ldr	r1, [pc, #164]	@ (8006138 <_dtoa_r+0x598>)
 8006094:	2000      	movs	r0, #0
 8006096:	f7fa fbe9 	bl	800086c <__aeabi_ddiv>
 800609a:	4633      	mov	r3, r6
 800609c:	462a      	mov	r2, r5
 800609e:	f7fa f903 	bl	80002a8 <__aeabi_dsub>
 80060a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80060a6:	4656      	mov	r6, sl
 80060a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060ac:	f7fa fd64 	bl	8000b78 <__aeabi_d2iz>
 80060b0:	4605      	mov	r5, r0
 80060b2:	f7fa fa47 	bl	8000544 <__aeabi_i2d>
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060be:	f7fa f8f3 	bl	80002a8 <__aeabi_dsub>
 80060c2:	3530      	adds	r5, #48	@ 0x30
 80060c4:	4602      	mov	r2, r0
 80060c6:	460b      	mov	r3, r1
 80060c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80060cc:	f806 5b01 	strb.w	r5, [r6], #1
 80060d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80060d4:	f7fa fd12 	bl	8000afc <__aeabi_dcmplt>
 80060d8:	2800      	cmp	r0, #0
 80060da:	d172      	bne.n	80061c2 <_dtoa_r+0x622>
 80060dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060e0:	4911      	ldr	r1, [pc, #68]	@ (8006128 <_dtoa_r+0x588>)
 80060e2:	2000      	movs	r0, #0
 80060e4:	f7fa f8e0 	bl	80002a8 <__aeabi_dsub>
 80060e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80060ec:	f7fa fd06 	bl	8000afc <__aeabi_dcmplt>
 80060f0:	2800      	cmp	r0, #0
 80060f2:	f040 80b4 	bne.w	800625e <_dtoa_r+0x6be>
 80060f6:	42a6      	cmp	r6, r4
 80060f8:	f43f af70 	beq.w	8005fdc <_dtoa_r+0x43c>
 80060fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006100:	4b0a      	ldr	r3, [pc, #40]	@ (800612c <_dtoa_r+0x58c>)
 8006102:	2200      	movs	r2, #0
 8006104:	f7fa fa88 	bl	8000618 <__aeabi_dmul>
 8006108:	4b08      	ldr	r3, [pc, #32]	@ (800612c <_dtoa_r+0x58c>)
 800610a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800610e:	2200      	movs	r2, #0
 8006110:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006114:	f7fa fa80 	bl	8000618 <__aeabi_dmul>
 8006118:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800611c:	e7c4      	b.n	80060a8 <_dtoa_r+0x508>
 800611e:	bf00      	nop
 8006120:	080091f0 	.word	0x080091f0
 8006124:	080091c8 	.word	0x080091c8
 8006128:	3ff00000 	.word	0x3ff00000
 800612c:	40240000 	.word	0x40240000
 8006130:	401c0000 	.word	0x401c0000
 8006134:	40140000 	.word	0x40140000
 8006138:	3fe00000 	.word	0x3fe00000
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	f7fa fa6a 	bl	8000618 <__aeabi_dmul>
 8006144:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006148:	9413      	str	r4, [sp, #76]	@ 0x4c
 800614a:	4656      	mov	r6, sl
 800614c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006150:	f7fa fd12 	bl	8000b78 <__aeabi_d2iz>
 8006154:	4605      	mov	r5, r0
 8006156:	f7fa f9f5 	bl	8000544 <__aeabi_i2d>
 800615a:	4602      	mov	r2, r0
 800615c:	460b      	mov	r3, r1
 800615e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006162:	f7fa f8a1 	bl	80002a8 <__aeabi_dsub>
 8006166:	3530      	adds	r5, #48	@ 0x30
 8006168:	f806 5b01 	strb.w	r5, [r6], #1
 800616c:	4602      	mov	r2, r0
 800616e:	460b      	mov	r3, r1
 8006170:	42a6      	cmp	r6, r4
 8006172:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006176:	f04f 0200 	mov.w	r2, #0
 800617a:	d124      	bne.n	80061c6 <_dtoa_r+0x626>
 800617c:	4baf      	ldr	r3, [pc, #700]	@ (800643c <_dtoa_r+0x89c>)
 800617e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006182:	f7fa f893 	bl	80002ac <__adddf3>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800618e:	f7fa fcd3 	bl	8000b38 <__aeabi_dcmpgt>
 8006192:	2800      	cmp	r0, #0
 8006194:	d163      	bne.n	800625e <_dtoa_r+0x6be>
 8006196:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800619a:	49a8      	ldr	r1, [pc, #672]	@ (800643c <_dtoa_r+0x89c>)
 800619c:	2000      	movs	r0, #0
 800619e:	f7fa f883 	bl	80002a8 <__aeabi_dsub>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061aa:	f7fa fca7 	bl	8000afc <__aeabi_dcmplt>
 80061ae:	2800      	cmp	r0, #0
 80061b0:	f43f af14 	beq.w	8005fdc <_dtoa_r+0x43c>
 80061b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80061b6:	1e73      	subs	r3, r6, #1
 80061b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80061be:	2b30      	cmp	r3, #48	@ 0x30
 80061c0:	d0f8      	beq.n	80061b4 <_dtoa_r+0x614>
 80061c2:	4647      	mov	r7, r8
 80061c4:	e03b      	b.n	800623e <_dtoa_r+0x69e>
 80061c6:	4b9e      	ldr	r3, [pc, #632]	@ (8006440 <_dtoa_r+0x8a0>)
 80061c8:	f7fa fa26 	bl	8000618 <__aeabi_dmul>
 80061cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061d0:	e7bc      	b.n	800614c <_dtoa_r+0x5ac>
 80061d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80061d6:	4656      	mov	r6, sl
 80061d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061dc:	4620      	mov	r0, r4
 80061de:	4629      	mov	r1, r5
 80061e0:	f7fa fb44 	bl	800086c <__aeabi_ddiv>
 80061e4:	f7fa fcc8 	bl	8000b78 <__aeabi_d2iz>
 80061e8:	4680      	mov	r8, r0
 80061ea:	f7fa f9ab 	bl	8000544 <__aeabi_i2d>
 80061ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061f2:	f7fa fa11 	bl	8000618 <__aeabi_dmul>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4620      	mov	r0, r4
 80061fc:	4629      	mov	r1, r5
 80061fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006202:	f7fa f851 	bl	80002a8 <__aeabi_dsub>
 8006206:	f806 4b01 	strb.w	r4, [r6], #1
 800620a:	9d03      	ldr	r5, [sp, #12]
 800620c:	eba6 040a 	sub.w	r4, r6, sl
 8006210:	42a5      	cmp	r5, r4
 8006212:	4602      	mov	r2, r0
 8006214:	460b      	mov	r3, r1
 8006216:	d133      	bne.n	8006280 <_dtoa_r+0x6e0>
 8006218:	f7fa f848 	bl	80002ac <__adddf3>
 800621c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006220:	4604      	mov	r4, r0
 8006222:	460d      	mov	r5, r1
 8006224:	f7fa fc88 	bl	8000b38 <__aeabi_dcmpgt>
 8006228:	b9c0      	cbnz	r0, 800625c <_dtoa_r+0x6bc>
 800622a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800622e:	4620      	mov	r0, r4
 8006230:	4629      	mov	r1, r5
 8006232:	f7fa fc59 	bl	8000ae8 <__aeabi_dcmpeq>
 8006236:	b110      	cbz	r0, 800623e <_dtoa_r+0x69e>
 8006238:	f018 0f01 	tst.w	r8, #1
 800623c:	d10e      	bne.n	800625c <_dtoa_r+0x6bc>
 800623e:	9902      	ldr	r1, [sp, #8]
 8006240:	4648      	mov	r0, r9
 8006242:	f000 fb07 	bl	8006854 <_Bfree>
 8006246:	2300      	movs	r3, #0
 8006248:	7033      	strb	r3, [r6, #0]
 800624a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800624c:	3701      	adds	r7, #1
 800624e:	601f      	str	r7, [r3, #0]
 8006250:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006252:	2b00      	cmp	r3, #0
 8006254:	f000 824b 	beq.w	80066ee <_dtoa_r+0xb4e>
 8006258:	601e      	str	r6, [r3, #0]
 800625a:	e248      	b.n	80066ee <_dtoa_r+0xb4e>
 800625c:	46b8      	mov	r8, r7
 800625e:	4633      	mov	r3, r6
 8006260:	461e      	mov	r6, r3
 8006262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006266:	2a39      	cmp	r2, #57	@ 0x39
 8006268:	d106      	bne.n	8006278 <_dtoa_r+0x6d8>
 800626a:	459a      	cmp	sl, r3
 800626c:	d1f8      	bne.n	8006260 <_dtoa_r+0x6c0>
 800626e:	2230      	movs	r2, #48	@ 0x30
 8006270:	f108 0801 	add.w	r8, r8, #1
 8006274:	f88a 2000 	strb.w	r2, [sl]
 8006278:	781a      	ldrb	r2, [r3, #0]
 800627a:	3201      	adds	r2, #1
 800627c:	701a      	strb	r2, [r3, #0]
 800627e:	e7a0      	b.n	80061c2 <_dtoa_r+0x622>
 8006280:	4b6f      	ldr	r3, [pc, #444]	@ (8006440 <_dtoa_r+0x8a0>)
 8006282:	2200      	movs	r2, #0
 8006284:	f7fa f9c8 	bl	8000618 <__aeabi_dmul>
 8006288:	2200      	movs	r2, #0
 800628a:	2300      	movs	r3, #0
 800628c:	4604      	mov	r4, r0
 800628e:	460d      	mov	r5, r1
 8006290:	f7fa fc2a 	bl	8000ae8 <__aeabi_dcmpeq>
 8006294:	2800      	cmp	r0, #0
 8006296:	d09f      	beq.n	80061d8 <_dtoa_r+0x638>
 8006298:	e7d1      	b.n	800623e <_dtoa_r+0x69e>
 800629a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800629c:	2a00      	cmp	r2, #0
 800629e:	f000 80ea 	beq.w	8006476 <_dtoa_r+0x8d6>
 80062a2:	9a07      	ldr	r2, [sp, #28]
 80062a4:	2a01      	cmp	r2, #1
 80062a6:	f300 80cd 	bgt.w	8006444 <_dtoa_r+0x8a4>
 80062aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80062ac:	2a00      	cmp	r2, #0
 80062ae:	f000 80c1 	beq.w	8006434 <_dtoa_r+0x894>
 80062b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80062b6:	9c08      	ldr	r4, [sp, #32]
 80062b8:	9e00      	ldr	r6, [sp, #0]
 80062ba:	9a00      	ldr	r2, [sp, #0]
 80062bc:	441a      	add	r2, r3
 80062be:	9200      	str	r2, [sp, #0]
 80062c0:	9a06      	ldr	r2, [sp, #24]
 80062c2:	2101      	movs	r1, #1
 80062c4:	441a      	add	r2, r3
 80062c6:	4648      	mov	r0, r9
 80062c8:	9206      	str	r2, [sp, #24]
 80062ca:	f000 fbc1 	bl	8006a50 <__i2b>
 80062ce:	4605      	mov	r5, r0
 80062d0:	b166      	cbz	r6, 80062ec <_dtoa_r+0x74c>
 80062d2:	9b06      	ldr	r3, [sp, #24]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	dd09      	ble.n	80062ec <_dtoa_r+0x74c>
 80062d8:	42b3      	cmp	r3, r6
 80062da:	9a00      	ldr	r2, [sp, #0]
 80062dc:	bfa8      	it	ge
 80062de:	4633      	movge	r3, r6
 80062e0:	1ad2      	subs	r2, r2, r3
 80062e2:	9200      	str	r2, [sp, #0]
 80062e4:	9a06      	ldr	r2, [sp, #24]
 80062e6:	1af6      	subs	r6, r6, r3
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	9306      	str	r3, [sp, #24]
 80062ec:	9b08      	ldr	r3, [sp, #32]
 80062ee:	b30b      	cbz	r3, 8006334 <_dtoa_r+0x794>
 80062f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 80c6 	beq.w	8006484 <_dtoa_r+0x8e4>
 80062f8:	2c00      	cmp	r4, #0
 80062fa:	f000 80c0 	beq.w	800647e <_dtoa_r+0x8de>
 80062fe:	4629      	mov	r1, r5
 8006300:	4622      	mov	r2, r4
 8006302:	4648      	mov	r0, r9
 8006304:	f000 fc5c 	bl	8006bc0 <__pow5mult>
 8006308:	9a02      	ldr	r2, [sp, #8]
 800630a:	4601      	mov	r1, r0
 800630c:	4605      	mov	r5, r0
 800630e:	4648      	mov	r0, r9
 8006310:	f000 fbb4 	bl	8006a7c <__multiply>
 8006314:	9902      	ldr	r1, [sp, #8]
 8006316:	4680      	mov	r8, r0
 8006318:	4648      	mov	r0, r9
 800631a:	f000 fa9b 	bl	8006854 <_Bfree>
 800631e:	9b08      	ldr	r3, [sp, #32]
 8006320:	1b1b      	subs	r3, r3, r4
 8006322:	9308      	str	r3, [sp, #32]
 8006324:	f000 80b1 	beq.w	800648a <_dtoa_r+0x8ea>
 8006328:	9a08      	ldr	r2, [sp, #32]
 800632a:	4641      	mov	r1, r8
 800632c:	4648      	mov	r0, r9
 800632e:	f000 fc47 	bl	8006bc0 <__pow5mult>
 8006332:	9002      	str	r0, [sp, #8]
 8006334:	2101      	movs	r1, #1
 8006336:	4648      	mov	r0, r9
 8006338:	f000 fb8a 	bl	8006a50 <__i2b>
 800633c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800633e:	4604      	mov	r4, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 81d8 	beq.w	80066f6 <_dtoa_r+0xb56>
 8006346:	461a      	mov	r2, r3
 8006348:	4601      	mov	r1, r0
 800634a:	4648      	mov	r0, r9
 800634c:	f000 fc38 	bl	8006bc0 <__pow5mult>
 8006350:	9b07      	ldr	r3, [sp, #28]
 8006352:	2b01      	cmp	r3, #1
 8006354:	4604      	mov	r4, r0
 8006356:	f300 809f 	bgt.w	8006498 <_dtoa_r+0x8f8>
 800635a:	9b04      	ldr	r3, [sp, #16]
 800635c:	2b00      	cmp	r3, #0
 800635e:	f040 8097 	bne.w	8006490 <_dtoa_r+0x8f0>
 8006362:	9b05      	ldr	r3, [sp, #20]
 8006364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006368:	2b00      	cmp	r3, #0
 800636a:	f040 8093 	bne.w	8006494 <_dtoa_r+0x8f4>
 800636e:	9b05      	ldr	r3, [sp, #20]
 8006370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006374:	0d1b      	lsrs	r3, r3, #20
 8006376:	051b      	lsls	r3, r3, #20
 8006378:	b133      	cbz	r3, 8006388 <_dtoa_r+0x7e8>
 800637a:	9b00      	ldr	r3, [sp, #0]
 800637c:	3301      	adds	r3, #1
 800637e:	9300      	str	r3, [sp, #0]
 8006380:	9b06      	ldr	r3, [sp, #24]
 8006382:	3301      	adds	r3, #1
 8006384:	9306      	str	r3, [sp, #24]
 8006386:	2301      	movs	r3, #1
 8006388:	9308      	str	r3, [sp, #32]
 800638a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800638c:	2b00      	cmp	r3, #0
 800638e:	f000 81b8 	beq.w	8006702 <_dtoa_r+0xb62>
 8006392:	6923      	ldr	r3, [r4, #16]
 8006394:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006398:	6918      	ldr	r0, [r3, #16]
 800639a:	f000 fb0d 	bl	80069b8 <__hi0bits>
 800639e:	f1c0 0020 	rsb	r0, r0, #32
 80063a2:	9b06      	ldr	r3, [sp, #24]
 80063a4:	4418      	add	r0, r3
 80063a6:	f010 001f 	ands.w	r0, r0, #31
 80063aa:	f000 8082 	beq.w	80064b2 <_dtoa_r+0x912>
 80063ae:	f1c0 0320 	rsb	r3, r0, #32
 80063b2:	2b04      	cmp	r3, #4
 80063b4:	dd73      	ble.n	800649e <_dtoa_r+0x8fe>
 80063b6:	9b00      	ldr	r3, [sp, #0]
 80063b8:	f1c0 001c 	rsb	r0, r0, #28
 80063bc:	4403      	add	r3, r0
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	9b06      	ldr	r3, [sp, #24]
 80063c2:	4403      	add	r3, r0
 80063c4:	4406      	add	r6, r0
 80063c6:	9306      	str	r3, [sp, #24]
 80063c8:	9b00      	ldr	r3, [sp, #0]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	dd05      	ble.n	80063da <_dtoa_r+0x83a>
 80063ce:	9902      	ldr	r1, [sp, #8]
 80063d0:	461a      	mov	r2, r3
 80063d2:	4648      	mov	r0, r9
 80063d4:	f000 fc4e 	bl	8006c74 <__lshift>
 80063d8:	9002      	str	r0, [sp, #8]
 80063da:	9b06      	ldr	r3, [sp, #24]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	dd05      	ble.n	80063ec <_dtoa_r+0x84c>
 80063e0:	4621      	mov	r1, r4
 80063e2:	461a      	mov	r2, r3
 80063e4:	4648      	mov	r0, r9
 80063e6:	f000 fc45 	bl	8006c74 <__lshift>
 80063ea:	4604      	mov	r4, r0
 80063ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d061      	beq.n	80064b6 <_dtoa_r+0x916>
 80063f2:	9802      	ldr	r0, [sp, #8]
 80063f4:	4621      	mov	r1, r4
 80063f6:	f000 fca9 	bl	8006d4c <__mcmp>
 80063fa:	2800      	cmp	r0, #0
 80063fc:	da5b      	bge.n	80064b6 <_dtoa_r+0x916>
 80063fe:	2300      	movs	r3, #0
 8006400:	9902      	ldr	r1, [sp, #8]
 8006402:	220a      	movs	r2, #10
 8006404:	4648      	mov	r0, r9
 8006406:	f000 fa47 	bl	8006898 <__multadd>
 800640a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800640c:	9002      	str	r0, [sp, #8]
 800640e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006412:	2b00      	cmp	r3, #0
 8006414:	f000 8177 	beq.w	8006706 <_dtoa_r+0xb66>
 8006418:	4629      	mov	r1, r5
 800641a:	2300      	movs	r3, #0
 800641c:	220a      	movs	r2, #10
 800641e:	4648      	mov	r0, r9
 8006420:	f000 fa3a 	bl	8006898 <__multadd>
 8006424:	f1bb 0f00 	cmp.w	fp, #0
 8006428:	4605      	mov	r5, r0
 800642a:	dc6f      	bgt.n	800650c <_dtoa_r+0x96c>
 800642c:	9b07      	ldr	r3, [sp, #28]
 800642e:	2b02      	cmp	r3, #2
 8006430:	dc49      	bgt.n	80064c6 <_dtoa_r+0x926>
 8006432:	e06b      	b.n	800650c <_dtoa_r+0x96c>
 8006434:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006436:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800643a:	e73c      	b.n	80062b6 <_dtoa_r+0x716>
 800643c:	3fe00000 	.word	0x3fe00000
 8006440:	40240000 	.word	0x40240000
 8006444:	9b03      	ldr	r3, [sp, #12]
 8006446:	1e5c      	subs	r4, r3, #1
 8006448:	9b08      	ldr	r3, [sp, #32]
 800644a:	42a3      	cmp	r3, r4
 800644c:	db09      	blt.n	8006462 <_dtoa_r+0x8c2>
 800644e:	1b1c      	subs	r4, r3, r4
 8006450:	9b03      	ldr	r3, [sp, #12]
 8006452:	2b00      	cmp	r3, #0
 8006454:	f6bf af30 	bge.w	80062b8 <_dtoa_r+0x718>
 8006458:	9b00      	ldr	r3, [sp, #0]
 800645a:	9a03      	ldr	r2, [sp, #12]
 800645c:	1a9e      	subs	r6, r3, r2
 800645e:	2300      	movs	r3, #0
 8006460:	e72b      	b.n	80062ba <_dtoa_r+0x71a>
 8006462:	9b08      	ldr	r3, [sp, #32]
 8006464:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006466:	9408      	str	r4, [sp, #32]
 8006468:	1ae3      	subs	r3, r4, r3
 800646a:	441a      	add	r2, r3
 800646c:	9e00      	ldr	r6, [sp, #0]
 800646e:	9b03      	ldr	r3, [sp, #12]
 8006470:	920d      	str	r2, [sp, #52]	@ 0x34
 8006472:	2400      	movs	r4, #0
 8006474:	e721      	b.n	80062ba <_dtoa_r+0x71a>
 8006476:	9c08      	ldr	r4, [sp, #32]
 8006478:	9e00      	ldr	r6, [sp, #0]
 800647a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800647c:	e728      	b.n	80062d0 <_dtoa_r+0x730>
 800647e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006482:	e751      	b.n	8006328 <_dtoa_r+0x788>
 8006484:	9a08      	ldr	r2, [sp, #32]
 8006486:	9902      	ldr	r1, [sp, #8]
 8006488:	e750      	b.n	800632c <_dtoa_r+0x78c>
 800648a:	f8cd 8008 	str.w	r8, [sp, #8]
 800648e:	e751      	b.n	8006334 <_dtoa_r+0x794>
 8006490:	2300      	movs	r3, #0
 8006492:	e779      	b.n	8006388 <_dtoa_r+0x7e8>
 8006494:	9b04      	ldr	r3, [sp, #16]
 8006496:	e777      	b.n	8006388 <_dtoa_r+0x7e8>
 8006498:	2300      	movs	r3, #0
 800649a:	9308      	str	r3, [sp, #32]
 800649c:	e779      	b.n	8006392 <_dtoa_r+0x7f2>
 800649e:	d093      	beq.n	80063c8 <_dtoa_r+0x828>
 80064a0:	9a00      	ldr	r2, [sp, #0]
 80064a2:	331c      	adds	r3, #28
 80064a4:	441a      	add	r2, r3
 80064a6:	9200      	str	r2, [sp, #0]
 80064a8:	9a06      	ldr	r2, [sp, #24]
 80064aa:	441a      	add	r2, r3
 80064ac:	441e      	add	r6, r3
 80064ae:	9206      	str	r2, [sp, #24]
 80064b0:	e78a      	b.n	80063c8 <_dtoa_r+0x828>
 80064b2:	4603      	mov	r3, r0
 80064b4:	e7f4      	b.n	80064a0 <_dtoa_r+0x900>
 80064b6:	9b03      	ldr	r3, [sp, #12]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	46b8      	mov	r8, r7
 80064bc:	dc20      	bgt.n	8006500 <_dtoa_r+0x960>
 80064be:	469b      	mov	fp, r3
 80064c0:	9b07      	ldr	r3, [sp, #28]
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	dd1e      	ble.n	8006504 <_dtoa_r+0x964>
 80064c6:	f1bb 0f00 	cmp.w	fp, #0
 80064ca:	f47f adb1 	bne.w	8006030 <_dtoa_r+0x490>
 80064ce:	4621      	mov	r1, r4
 80064d0:	465b      	mov	r3, fp
 80064d2:	2205      	movs	r2, #5
 80064d4:	4648      	mov	r0, r9
 80064d6:	f000 f9df 	bl	8006898 <__multadd>
 80064da:	4601      	mov	r1, r0
 80064dc:	4604      	mov	r4, r0
 80064de:	9802      	ldr	r0, [sp, #8]
 80064e0:	f000 fc34 	bl	8006d4c <__mcmp>
 80064e4:	2800      	cmp	r0, #0
 80064e6:	f77f ada3 	ble.w	8006030 <_dtoa_r+0x490>
 80064ea:	4656      	mov	r6, sl
 80064ec:	2331      	movs	r3, #49	@ 0x31
 80064ee:	f806 3b01 	strb.w	r3, [r6], #1
 80064f2:	f108 0801 	add.w	r8, r8, #1
 80064f6:	e59f      	b.n	8006038 <_dtoa_r+0x498>
 80064f8:	9c03      	ldr	r4, [sp, #12]
 80064fa:	46b8      	mov	r8, r7
 80064fc:	4625      	mov	r5, r4
 80064fe:	e7f4      	b.n	80064ea <_dtoa_r+0x94a>
 8006500:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 8101 	beq.w	800670e <_dtoa_r+0xb6e>
 800650c:	2e00      	cmp	r6, #0
 800650e:	dd05      	ble.n	800651c <_dtoa_r+0x97c>
 8006510:	4629      	mov	r1, r5
 8006512:	4632      	mov	r2, r6
 8006514:	4648      	mov	r0, r9
 8006516:	f000 fbad 	bl	8006c74 <__lshift>
 800651a:	4605      	mov	r5, r0
 800651c:	9b08      	ldr	r3, [sp, #32]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d05c      	beq.n	80065dc <_dtoa_r+0xa3c>
 8006522:	6869      	ldr	r1, [r5, #4]
 8006524:	4648      	mov	r0, r9
 8006526:	f000 f955 	bl	80067d4 <_Balloc>
 800652a:	4606      	mov	r6, r0
 800652c:	b928      	cbnz	r0, 800653a <_dtoa_r+0x99a>
 800652e:	4b82      	ldr	r3, [pc, #520]	@ (8006738 <_dtoa_r+0xb98>)
 8006530:	4602      	mov	r2, r0
 8006532:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006536:	f7ff bb4a 	b.w	8005bce <_dtoa_r+0x2e>
 800653a:	692a      	ldr	r2, [r5, #16]
 800653c:	3202      	adds	r2, #2
 800653e:	0092      	lsls	r2, r2, #2
 8006540:	f105 010c 	add.w	r1, r5, #12
 8006544:	300c      	adds	r0, #12
 8006546:	f001 fea5 	bl	8008294 <memcpy>
 800654a:	2201      	movs	r2, #1
 800654c:	4631      	mov	r1, r6
 800654e:	4648      	mov	r0, r9
 8006550:	f000 fb90 	bl	8006c74 <__lshift>
 8006554:	f10a 0301 	add.w	r3, sl, #1
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	eb0a 030b 	add.w	r3, sl, fp
 800655e:	9308      	str	r3, [sp, #32]
 8006560:	9b04      	ldr	r3, [sp, #16]
 8006562:	f003 0301 	and.w	r3, r3, #1
 8006566:	462f      	mov	r7, r5
 8006568:	9306      	str	r3, [sp, #24]
 800656a:	4605      	mov	r5, r0
 800656c:	9b00      	ldr	r3, [sp, #0]
 800656e:	9802      	ldr	r0, [sp, #8]
 8006570:	4621      	mov	r1, r4
 8006572:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006576:	f7ff fa89 	bl	8005a8c <quorem>
 800657a:	4603      	mov	r3, r0
 800657c:	3330      	adds	r3, #48	@ 0x30
 800657e:	9003      	str	r0, [sp, #12]
 8006580:	4639      	mov	r1, r7
 8006582:	9802      	ldr	r0, [sp, #8]
 8006584:	9309      	str	r3, [sp, #36]	@ 0x24
 8006586:	f000 fbe1 	bl	8006d4c <__mcmp>
 800658a:	462a      	mov	r2, r5
 800658c:	9004      	str	r0, [sp, #16]
 800658e:	4621      	mov	r1, r4
 8006590:	4648      	mov	r0, r9
 8006592:	f000 fbf7 	bl	8006d84 <__mdiff>
 8006596:	68c2      	ldr	r2, [r0, #12]
 8006598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800659a:	4606      	mov	r6, r0
 800659c:	bb02      	cbnz	r2, 80065e0 <_dtoa_r+0xa40>
 800659e:	4601      	mov	r1, r0
 80065a0:	9802      	ldr	r0, [sp, #8]
 80065a2:	f000 fbd3 	bl	8006d4c <__mcmp>
 80065a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065a8:	4602      	mov	r2, r0
 80065aa:	4631      	mov	r1, r6
 80065ac:	4648      	mov	r0, r9
 80065ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80065b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80065b2:	f000 f94f 	bl	8006854 <_Bfree>
 80065b6:	9b07      	ldr	r3, [sp, #28]
 80065b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80065ba:	9e00      	ldr	r6, [sp, #0]
 80065bc:	ea42 0103 	orr.w	r1, r2, r3
 80065c0:	9b06      	ldr	r3, [sp, #24]
 80065c2:	4319      	orrs	r1, r3
 80065c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065c6:	d10d      	bne.n	80065e4 <_dtoa_r+0xa44>
 80065c8:	2b39      	cmp	r3, #57	@ 0x39
 80065ca:	d027      	beq.n	800661c <_dtoa_r+0xa7c>
 80065cc:	9a04      	ldr	r2, [sp, #16]
 80065ce:	2a00      	cmp	r2, #0
 80065d0:	dd01      	ble.n	80065d6 <_dtoa_r+0xa36>
 80065d2:	9b03      	ldr	r3, [sp, #12]
 80065d4:	3331      	adds	r3, #49	@ 0x31
 80065d6:	f88b 3000 	strb.w	r3, [fp]
 80065da:	e52e      	b.n	800603a <_dtoa_r+0x49a>
 80065dc:	4628      	mov	r0, r5
 80065de:	e7b9      	b.n	8006554 <_dtoa_r+0x9b4>
 80065e0:	2201      	movs	r2, #1
 80065e2:	e7e2      	b.n	80065aa <_dtoa_r+0xa0a>
 80065e4:	9904      	ldr	r1, [sp, #16]
 80065e6:	2900      	cmp	r1, #0
 80065e8:	db04      	blt.n	80065f4 <_dtoa_r+0xa54>
 80065ea:	9807      	ldr	r0, [sp, #28]
 80065ec:	4301      	orrs	r1, r0
 80065ee:	9806      	ldr	r0, [sp, #24]
 80065f0:	4301      	orrs	r1, r0
 80065f2:	d120      	bne.n	8006636 <_dtoa_r+0xa96>
 80065f4:	2a00      	cmp	r2, #0
 80065f6:	ddee      	ble.n	80065d6 <_dtoa_r+0xa36>
 80065f8:	9902      	ldr	r1, [sp, #8]
 80065fa:	9300      	str	r3, [sp, #0]
 80065fc:	2201      	movs	r2, #1
 80065fe:	4648      	mov	r0, r9
 8006600:	f000 fb38 	bl	8006c74 <__lshift>
 8006604:	4621      	mov	r1, r4
 8006606:	9002      	str	r0, [sp, #8]
 8006608:	f000 fba0 	bl	8006d4c <__mcmp>
 800660c:	2800      	cmp	r0, #0
 800660e:	9b00      	ldr	r3, [sp, #0]
 8006610:	dc02      	bgt.n	8006618 <_dtoa_r+0xa78>
 8006612:	d1e0      	bne.n	80065d6 <_dtoa_r+0xa36>
 8006614:	07da      	lsls	r2, r3, #31
 8006616:	d5de      	bpl.n	80065d6 <_dtoa_r+0xa36>
 8006618:	2b39      	cmp	r3, #57	@ 0x39
 800661a:	d1da      	bne.n	80065d2 <_dtoa_r+0xa32>
 800661c:	2339      	movs	r3, #57	@ 0x39
 800661e:	f88b 3000 	strb.w	r3, [fp]
 8006622:	4633      	mov	r3, r6
 8006624:	461e      	mov	r6, r3
 8006626:	3b01      	subs	r3, #1
 8006628:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800662c:	2a39      	cmp	r2, #57	@ 0x39
 800662e:	d04e      	beq.n	80066ce <_dtoa_r+0xb2e>
 8006630:	3201      	adds	r2, #1
 8006632:	701a      	strb	r2, [r3, #0]
 8006634:	e501      	b.n	800603a <_dtoa_r+0x49a>
 8006636:	2a00      	cmp	r2, #0
 8006638:	dd03      	ble.n	8006642 <_dtoa_r+0xaa2>
 800663a:	2b39      	cmp	r3, #57	@ 0x39
 800663c:	d0ee      	beq.n	800661c <_dtoa_r+0xa7c>
 800663e:	3301      	adds	r3, #1
 8006640:	e7c9      	b.n	80065d6 <_dtoa_r+0xa36>
 8006642:	9a00      	ldr	r2, [sp, #0]
 8006644:	9908      	ldr	r1, [sp, #32]
 8006646:	f802 3c01 	strb.w	r3, [r2, #-1]
 800664a:	428a      	cmp	r2, r1
 800664c:	d028      	beq.n	80066a0 <_dtoa_r+0xb00>
 800664e:	9902      	ldr	r1, [sp, #8]
 8006650:	2300      	movs	r3, #0
 8006652:	220a      	movs	r2, #10
 8006654:	4648      	mov	r0, r9
 8006656:	f000 f91f 	bl	8006898 <__multadd>
 800665a:	42af      	cmp	r7, r5
 800665c:	9002      	str	r0, [sp, #8]
 800665e:	f04f 0300 	mov.w	r3, #0
 8006662:	f04f 020a 	mov.w	r2, #10
 8006666:	4639      	mov	r1, r7
 8006668:	4648      	mov	r0, r9
 800666a:	d107      	bne.n	800667c <_dtoa_r+0xadc>
 800666c:	f000 f914 	bl	8006898 <__multadd>
 8006670:	4607      	mov	r7, r0
 8006672:	4605      	mov	r5, r0
 8006674:	9b00      	ldr	r3, [sp, #0]
 8006676:	3301      	adds	r3, #1
 8006678:	9300      	str	r3, [sp, #0]
 800667a:	e777      	b.n	800656c <_dtoa_r+0x9cc>
 800667c:	f000 f90c 	bl	8006898 <__multadd>
 8006680:	4629      	mov	r1, r5
 8006682:	4607      	mov	r7, r0
 8006684:	2300      	movs	r3, #0
 8006686:	220a      	movs	r2, #10
 8006688:	4648      	mov	r0, r9
 800668a:	f000 f905 	bl	8006898 <__multadd>
 800668e:	4605      	mov	r5, r0
 8006690:	e7f0      	b.n	8006674 <_dtoa_r+0xad4>
 8006692:	f1bb 0f00 	cmp.w	fp, #0
 8006696:	bfcc      	ite	gt
 8006698:	465e      	movgt	r6, fp
 800669a:	2601      	movle	r6, #1
 800669c:	4456      	add	r6, sl
 800669e:	2700      	movs	r7, #0
 80066a0:	9902      	ldr	r1, [sp, #8]
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	2201      	movs	r2, #1
 80066a6:	4648      	mov	r0, r9
 80066a8:	f000 fae4 	bl	8006c74 <__lshift>
 80066ac:	4621      	mov	r1, r4
 80066ae:	9002      	str	r0, [sp, #8]
 80066b0:	f000 fb4c 	bl	8006d4c <__mcmp>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	dcb4      	bgt.n	8006622 <_dtoa_r+0xa82>
 80066b8:	d102      	bne.n	80066c0 <_dtoa_r+0xb20>
 80066ba:	9b00      	ldr	r3, [sp, #0]
 80066bc:	07db      	lsls	r3, r3, #31
 80066be:	d4b0      	bmi.n	8006622 <_dtoa_r+0xa82>
 80066c0:	4633      	mov	r3, r6
 80066c2:	461e      	mov	r6, r3
 80066c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066c8:	2a30      	cmp	r2, #48	@ 0x30
 80066ca:	d0fa      	beq.n	80066c2 <_dtoa_r+0xb22>
 80066cc:	e4b5      	b.n	800603a <_dtoa_r+0x49a>
 80066ce:	459a      	cmp	sl, r3
 80066d0:	d1a8      	bne.n	8006624 <_dtoa_r+0xa84>
 80066d2:	2331      	movs	r3, #49	@ 0x31
 80066d4:	f108 0801 	add.w	r8, r8, #1
 80066d8:	f88a 3000 	strb.w	r3, [sl]
 80066dc:	e4ad      	b.n	800603a <_dtoa_r+0x49a>
 80066de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800673c <_dtoa_r+0xb9c>
 80066e4:	b11b      	cbz	r3, 80066ee <_dtoa_r+0xb4e>
 80066e6:	f10a 0308 	add.w	r3, sl, #8
 80066ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80066ec:	6013      	str	r3, [r2, #0]
 80066ee:	4650      	mov	r0, sl
 80066f0:	b017      	add	sp, #92	@ 0x5c
 80066f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066f6:	9b07      	ldr	r3, [sp, #28]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	f77f ae2e 	ble.w	800635a <_dtoa_r+0x7ba>
 80066fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006700:	9308      	str	r3, [sp, #32]
 8006702:	2001      	movs	r0, #1
 8006704:	e64d      	b.n	80063a2 <_dtoa_r+0x802>
 8006706:	f1bb 0f00 	cmp.w	fp, #0
 800670a:	f77f aed9 	ble.w	80064c0 <_dtoa_r+0x920>
 800670e:	4656      	mov	r6, sl
 8006710:	9802      	ldr	r0, [sp, #8]
 8006712:	4621      	mov	r1, r4
 8006714:	f7ff f9ba 	bl	8005a8c <quorem>
 8006718:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800671c:	f806 3b01 	strb.w	r3, [r6], #1
 8006720:	eba6 020a 	sub.w	r2, r6, sl
 8006724:	4593      	cmp	fp, r2
 8006726:	ddb4      	ble.n	8006692 <_dtoa_r+0xaf2>
 8006728:	9902      	ldr	r1, [sp, #8]
 800672a:	2300      	movs	r3, #0
 800672c:	220a      	movs	r2, #10
 800672e:	4648      	mov	r0, r9
 8006730:	f000 f8b2 	bl	8006898 <__multadd>
 8006734:	9002      	str	r0, [sp, #8]
 8006736:	e7eb      	b.n	8006710 <_dtoa_r+0xb70>
 8006738:	08009095 	.word	0x08009095
 800673c:	08009019 	.word	0x08009019

08006740 <_free_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4605      	mov	r5, r0
 8006744:	2900      	cmp	r1, #0
 8006746:	d041      	beq.n	80067cc <_free_r+0x8c>
 8006748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800674c:	1f0c      	subs	r4, r1, #4
 800674e:	2b00      	cmp	r3, #0
 8006750:	bfb8      	it	lt
 8006752:	18e4      	addlt	r4, r4, r3
 8006754:	f7fe f96c 	bl	8004a30 <__malloc_lock>
 8006758:	4a1d      	ldr	r2, [pc, #116]	@ (80067d0 <_free_r+0x90>)
 800675a:	6813      	ldr	r3, [r2, #0]
 800675c:	b933      	cbnz	r3, 800676c <_free_r+0x2c>
 800675e:	6063      	str	r3, [r4, #4]
 8006760:	6014      	str	r4, [r2, #0]
 8006762:	4628      	mov	r0, r5
 8006764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006768:	f7fe b968 	b.w	8004a3c <__malloc_unlock>
 800676c:	42a3      	cmp	r3, r4
 800676e:	d908      	bls.n	8006782 <_free_r+0x42>
 8006770:	6820      	ldr	r0, [r4, #0]
 8006772:	1821      	adds	r1, r4, r0
 8006774:	428b      	cmp	r3, r1
 8006776:	bf01      	itttt	eq
 8006778:	6819      	ldreq	r1, [r3, #0]
 800677a:	685b      	ldreq	r3, [r3, #4]
 800677c:	1809      	addeq	r1, r1, r0
 800677e:	6021      	streq	r1, [r4, #0]
 8006780:	e7ed      	b.n	800675e <_free_r+0x1e>
 8006782:	461a      	mov	r2, r3
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	b10b      	cbz	r3, 800678c <_free_r+0x4c>
 8006788:	42a3      	cmp	r3, r4
 800678a:	d9fa      	bls.n	8006782 <_free_r+0x42>
 800678c:	6811      	ldr	r1, [r2, #0]
 800678e:	1850      	adds	r0, r2, r1
 8006790:	42a0      	cmp	r0, r4
 8006792:	d10b      	bne.n	80067ac <_free_r+0x6c>
 8006794:	6820      	ldr	r0, [r4, #0]
 8006796:	4401      	add	r1, r0
 8006798:	1850      	adds	r0, r2, r1
 800679a:	4283      	cmp	r3, r0
 800679c:	6011      	str	r1, [r2, #0]
 800679e:	d1e0      	bne.n	8006762 <_free_r+0x22>
 80067a0:	6818      	ldr	r0, [r3, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	6053      	str	r3, [r2, #4]
 80067a6:	4408      	add	r0, r1
 80067a8:	6010      	str	r0, [r2, #0]
 80067aa:	e7da      	b.n	8006762 <_free_r+0x22>
 80067ac:	d902      	bls.n	80067b4 <_free_r+0x74>
 80067ae:	230c      	movs	r3, #12
 80067b0:	602b      	str	r3, [r5, #0]
 80067b2:	e7d6      	b.n	8006762 <_free_r+0x22>
 80067b4:	6820      	ldr	r0, [r4, #0]
 80067b6:	1821      	adds	r1, r4, r0
 80067b8:	428b      	cmp	r3, r1
 80067ba:	bf04      	itt	eq
 80067bc:	6819      	ldreq	r1, [r3, #0]
 80067be:	685b      	ldreq	r3, [r3, #4]
 80067c0:	6063      	str	r3, [r4, #4]
 80067c2:	bf04      	itt	eq
 80067c4:	1809      	addeq	r1, r1, r0
 80067c6:	6021      	streq	r1, [r4, #0]
 80067c8:	6054      	str	r4, [r2, #4]
 80067ca:	e7ca      	b.n	8006762 <_free_r+0x22>
 80067cc:	bd38      	pop	{r3, r4, r5, pc}
 80067ce:	bf00      	nop
 80067d0:	200009f0 	.word	0x200009f0

080067d4 <_Balloc>:
 80067d4:	b570      	push	{r4, r5, r6, lr}
 80067d6:	69c6      	ldr	r6, [r0, #28]
 80067d8:	4604      	mov	r4, r0
 80067da:	460d      	mov	r5, r1
 80067dc:	b976      	cbnz	r6, 80067fc <_Balloc+0x28>
 80067de:	2010      	movs	r0, #16
 80067e0:	f7fe f874 	bl	80048cc <malloc>
 80067e4:	4602      	mov	r2, r0
 80067e6:	61e0      	str	r0, [r4, #28]
 80067e8:	b920      	cbnz	r0, 80067f4 <_Balloc+0x20>
 80067ea:	4b18      	ldr	r3, [pc, #96]	@ (800684c <_Balloc+0x78>)
 80067ec:	4818      	ldr	r0, [pc, #96]	@ (8006850 <_Balloc+0x7c>)
 80067ee:	216b      	movs	r1, #107	@ 0x6b
 80067f0:	f001 fd66 	bl	80082c0 <__assert_func>
 80067f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067f8:	6006      	str	r6, [r0, #0]
 80067fa:	60c6      	str	r6, [r0, #12]
 80067fc:	69e6      	ldr	r6, [r4, #28]
 80067fe:	68f3      	ldr	r3, [r6, #12]
 8006800:	b183      	cbz	r3, 8006824 <_Balloc+0x50>
 8006802:	69e3      	ldr	r3, [r4, #28]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800680a:	b9b8      	cbnz	r0, 800683c <_Balloc+0x68>
 800680c:	2101      	movs	r1, #1
 800680e:	fa01 f605 	lsl.w	r6, r1, r5
 8006812:	1d72      	adds	r2, r6, #5
 8006814:	0092      	lsls	r2, r2, #2
 8006816:	4620      	mov	r0, r4
 8006818:	f001 fd70 	bl	80082fc <_calloc_r>
 800681c:	b160      	cbz	r0, 8006838 <_Balloc+0x64>
 800681e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006822:	e00e      	b.n	8006842 <_Balloc+0x6e>
 8006824:	2221      	movs	r2, #33	@ 0x21
 8006826:	2104      	movs	r1, #4
 8006828:	4620      	mov	r0, r4
 800682a:	f001 fd67 	bl	80082fc <_calloc_r>
 800682e:	69e3      	ldr	r3, [r4, #28]
 8006830:	60f0      	str	r0, [r6, #12]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1e4      	bne.n	8006802 <_Balloc+0x2e>
 8006838:	2000      	movs	r0, #0
 800683a:	bd70      	pop	{r4, r5, r6, pc}
 800683c:	6802      	ldr	r2, [r0, #0]
 800683e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006842:	2300      	movs	r3, #0
 8006844:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006848:	e7f7      	b.n	800683a <_Balloc+0x66>
 800684a:	bf00      	nop
 800684c:	08009026 	.word	0x08009026
 8006850:	080090a6 	.word	0x080090a6

08006854 <_Bfree>:
 8006854:	b570      	push	{r4, r5, r6, lr}
 8006856:	69c6      	ldr	r6, [r0, #28]
 8006858:	4605      	mov	r5, r0
 800685a:	460c      	mov	r4, r1
 800685c:	b976      	cbnz	r6, 800687c <_Bfree+0x28>
 800685e:	2010      	movs	r0, #16
 8006860:	f7fe f834 	bl	80048cc <malloc>
 8006864:	4602      	mov	r2, r0
 8006866:	61e8      	str	r0, [r5, #28]
 8006868:	b920      	cbnz	r0, 8006874 <_Bfree+0x20>
 800686a:	4b09      	ldr	r3, [pc, #36]	@ (8006890 <_Bfree+0x3c>)
 800686c:	4809      	ldr	r0, [pc, #36]	@ (8006894 <_Bfree+0x40>)
 800686e:	218f      	movs	r1, #143	@ 0x8f
 8006870:	f001 fd26 	bl	80082c0 <__assert_func>
 8006874:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006878:	6006      	str	r6, [r0, #0]
 800687a:	60c6      	str	r6, [r0, #12]
 800687c:	b13c      	cbz	r4, 800688e <_Bfree+0x3a>
 800687e:	69eb      	ldr	r3, [r5, #28]
 8006880:	6862      	ldr	r2, [r4, #4]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006888:	6021      	str	r1, [r4, #0]
 800688a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800688e:	bd70      	pop	{r4, r5, r6, pc}
 8006890:	08009026 	.word	0x08009026
 8006894:	080090a6 	.word	0x080090a6

08006898 <__multadd>:
 8006898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800689c:	690d      	ldr	r5, [r1, #16]
 800689e:	4607      	mov	r7, r0
 80068a0:	460c      	mov	r4, r1
 80068a2:	461e      	mov	r6, r3
 80068a4:	f101 0c14 	add.w	ip, r1, #20
 80068a8:	2000      	movs	r0, #0
 80068aa:	f8dc 3000 	ldr.w	r3, [ip]
 80068ae:	b299      	uxth	r1, r3
 80068b0:	fb02 6101 	mla	r1, r2, r1, r6
 80068b4:	0c1e      	lsrs	r6, r3, #16
 80068b6:	0c0b      	lsrs	r3, r1, #16
 80068b8:	fb02 3306 	mla	r3, r2, r6, r3
 80068bc:	b289      	uxth	r1, r1
 80068be:	3001      	adds	r0, #1
 80068c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80068c4:	4285      	cmp	r5, r0
 80068c6:	f84c 1b04 	str.w	r1, [ip], #4
 80068ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80068ce:	dcec      	bgt.n	80068aa <__multadd+0x12>
 80068d0:	b30e      	cbz	r6, 8006916 <__multadd+0x7e>
 80068d2:	68a3      	ldr	r3, [r4, #8]
 80068d4:	42ab      	cmp	r3, r5
 80068d6:	dc19      	bgt.n	800690c <__multadd+0x74>
 80068d8:	6861      	ldr	r1, [r4, #4]
 80068da:	4638      	mov	r0, r7
 80068dc:	3101      	adds	r1, #1
 80068de:	f7ff ff79 	bl	80067d4 <_Balloc>
 80068e2:	4680      	mov	r8, r0
 80068e4:	b928      	cbnz	r0, 80068f2 <__multadd+0x5a>
 80068e6:	4602      	mov	r2, r0
 80068e8:	4b0c      	ldr	r3, [pc, #48]	@ (800691c <__multadd+0x84>)
 80068ea:	480d      	ldr	r0, [pc, #52]	@ (8006920 <__multadd+0x88>)
 80068ec:	21ba      	movs	r1, #186	@ 0xba
 80068ee:	f001 fce7 	bl	80082c0 <__assert_func>
 80068f2:	6922      	ldr	r2, [r4, #16]
 80068f4:	3202      	adds	r2, #2
 80068f6:	f104 010c 	add.w	r1, r4, #12
 80068fa:	0092      	lsls	r2, r2, #2
 80068fc:	300c      	adds	r0, #12
 80068fe:	f001 fcc9 	bl	8008294 <memcpy>
 8006902:	4621      	mov	r1, r4
 8006904:	4638      	mov	r0, r7
 8006906:	f7ff ffa5 	bl	8006854 <_Bfree>
 800690a:	4644      	mov	r4, r8
 800690c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006910:	3501      	adds	r5, #1
 8006912:	615e      	str	r6, [r3, #20]
 8006914:	6125      	str	r5, [r4, #16]
 8006916:	4620      	mov	r0, r4
 8006918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800691c:	08009095 	.word	0x08009095
 8006920:	080090a6 	.word	0x080090a6

08006924 <__s2b>:
 8006924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006928:	460c      	mov	r4, r1
 800692a:	4615      	mov	r5, r2
 800692c:	461f      	mov	r7, r3
 800692e:	2209      	movs	r2, #9
 8006930:	3308      	adds	r3, #8
 8006932:	4606      	mov	r6, r0
 8006934:	fb93 f3f2 	sdiv	r3, r3, r2
 8006938:	2100      	movs	r1, #0
 800693a:	2201      	movs	r2, #1
 800693c:	429a      	cmp	r2, r3
 800693e:	db09      	blt.n	8006954 <__s2b+0x30>
 8006940:	4630      	mov	r0, r6
 8006942:	f7ff ff47 	bl	80067d4 <_Balloc>
 8006946:	b940      	cbnz	r0, 800695a <__s2b+0x36>
 8006948:	4602      	mov	r2, r0
 800694a:	4b19      	ldr	r3, [pc, #100]	@ (80069b0 <__s2b+0x8c>)
 800694c:	4819      	ldr	r0, [pc, #100]	@ (80069b4 <__s2b+0x90>)
 800694e:	21d3      	movs	r1, #211	@ 0xd3
 8006950:	f001 fcb6 	bl	80082c0 <__assert_func>
 8006954:	0052      	lsls	r2, r2, #1
 8006956:	3101      	adds	r1, #1
 8006958:	e7f0      	b.n	800693c <__s2b+0x18>
 800695a:	9b08      	ldr	r3, [sp, #32]
 800695c:	6143      	str	r3, [r0, #20]
 800695e:	2d09      	cmp	r5, #9
 8006960:	f04f 0301 	mov.w	r3, #1
 8006964:	6103      	str	r3, [r0, #16]
 8006966:	dd16      	ble.n	8006996 <__s2b+0x72>
 8006968:	f104 0909 	add.w	r9, r4, #9
 800696c:	46c8      	mov	r8, r9
 800696e:	442c      	add	r4, r5
 8006970:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006974:	4601      	mov	r1, r0
 8006976:	3b30      	subs	r3, #48	@ 0x30
 8006978:	220a      	movs	r2, #10
 800697a:	4630      	mov	r0, r6
 800697c:	f7ff ff8c 	bl	8006898 <__multadd>
 8006980:	45a0      	cmp	r8, r4
 8006982:	d1f5      	bne.n	8006970 <__s2b+0x4c>
 8006984:	f1a5 0408 	sub.w	r4, r5, #8
 8006988:	444c      	add	r4, r9
 800698a:	1b2d      	subs	r5, r5, r4
 800698c:	1963      	adds	r3, r4, r5
 800698e:	42bb      	cmp	r3, r7
 8006990:	db04      	blt.n	800699c <__s2b+0x78>
 8006992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006996:	340a      	adds	r4, #10
 8006998:	2509      	movs	r5, #9
 800699a:	e7f6      	b.n	800698a <__s2b+0x66>
 800699c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80069a0:	4601      	mov	r1, r0
 80069a2:	3b30      	subs	r3, #48	@ 0x30
 80069a4:	220a      	movs	r2, #10
 80069a6:	4630      	mov	r0, r6
 80069a8:	f7ff ff76 	bl	8006898 <__multadd>
 80069ac:	e7ee      	b.n	800698c <__s2b+0x68>
 80069ae:	bf00      	nop
 80069b0:	08009095 	.word	0x08009095
 80069b4:	080090a6 	.word	0x080090a6

080069b8 <__hi0bits>:
 80069b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80069bc:	4603      	mov	r3, r0
 80069be:	bf36      	itet	cc
 80069c0:	0403      	lslcc	r3, r0, #16
 80069c2:	2000      	movcs	r0, #0
 80069c4:	2010      	movcc	r0, #16
 80069c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069ca:	bf3c      	itt	cc
 80069cc:	021b      	lslcc	r3, r3, #8
 80069ce:	3008      	addcc	r0, #8
 80069d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069d4:	bf3c      	itt	cc
 80069d6:	011b      	lslcc	r3, r3, #4
 80069d8:	3004      	addcc	r0, #4
 80069da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069de:	bf3c      	itt	cc
 80069e0:	009b      	lslcc	r3, r3, #2
 80069e2:	3002      	addcc	r0, #2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	db05      	blt.n	80069f4 <__hi0bits+0x3c>
 80069e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80069ec:	f100 0001 	add.w	r0, r0, #1
 80069f0:	bf08      	it	eq
 80069f2:	2020      	moveq	r0, #32
 80069f4:	4770      	bx	lr

080069f6 <__lo0bits>:
 80069f6:	6803      	ldr	r3, [r0, #0]
 80069f8:	4602      	mov	r2, r0
 80069fa:	f013 0007 	ands.w	r0, r3, #7
 80069fe:	d00b      	beq.n	8006a18 <__lo0bits+0x22>
 8006a00:	07d9      	lsls	r1, r3, #31
 8006a02:	d421      	bmi.n	8006a48 <__lo0bits+0x52>
 8006a04:	0798      	lsls	r0, r3, #30
 8006a06:	bf49      	itett	mi
 8006a08:	085b      	lsrmi	r3, r3, #1
 8006a0a:	089b      	lsrpl	r3, r3, #2
 8006a0c:	2001      	movmi	r0, #1
 8006a0e:	6013      	strmi	r3, [r2, #0]
 8006a10:	bf5c      	itt	pl
 8006a12:	6013      	strpl	r3, [r2, #0]
 8006a14:	2002      	movpl	r0, #2
 8006a16:	4770      	bx	lr
 8006a18:	b299      	uxth	r1, r3
 8006a1a:	b909      	cbnz	r1, 8006a20 <__lo0bits+0x2a>
 8006a1c:	0c1b      	lsrs	r3, r3, #16
 8006a1e:	2010      	movs	r0, #16
 8006a20:	b2d9      	uxtb	r1, r3
 8006a22:	b909      	cbnz	r1, 8006a28 <__lo0bits+0x32>
 8006a24:	3008      	adds	r0, #8
 8006a26:	0a1b      	lsrs	r3, r3, #8
 8006a28:	0719      	lsls	r1, r3, #28
 8006a2a:	bf04      	itt	eq
 8006a2c:	091b      	lsreq	r3, r3, #4
 8006a2e:	3004      	addeq	r0, #4
 8006a30:	0799      	lsls	r1, r3, #30
 8006a32:	bf04      	itt	eq
 8006a34:	089b      	lsreq	r3, r3, #2
 8006a36:	3002      	addeq	r0, #2
 8006a38:	07d9      	lsls	r1, r3, #31
 8006a3a:	d403      	bmi.n	8006a44 <__lo0bits+0x4e>
 8006a3c:	085b      	lsrs	r3, r3, #1
 8006a3e:	f100 0001 	add.w	r0, r0, #1
 8006a42:	d003      	beq.n	8006a4c <__lo0bits+0x56>
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	4770      	bx	lr
 8006a48:	2000      	movs	r0, #0
 8006a4a:	4770      	bx	lr
 8006a4c:	2020      	movs	r0, #32
 8006a4e:	4770      	bx	lr

08006a50 <__i2b>:
 8006a50:	b510      	push	{r4, lr}
 8006a52:	460c      	mov	r4, r1
 8006a54:	2101      	movs	r1, #1
 8006a56:	f7ff febd 	bl	80067d4 <_Balloc>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	b928      	cbnz	r0, 8006a6a <__i2b+0x1a>
 8006a5e:	4b05      	ldr	r3, [pc, #20]	@ (8006a74 <__i2b+0x24>)
 8006a60:	4805      	ldr	r0, [pc, #20]	@ (8006a78 <__i2b+0x28>)
 8006a62:	f240 1145 	movw	r1, #325	@ 0x145
 8006a66:	f001 fc2b 	bl	80082c0 <__assert_func>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	6144      	str	r4, [r0, #20]
 8006a6e:	6103      	str	r3, [r0, #16]
 8006a70:	bd10      	pop	{r4, pc}
 8006a72:	bf00      	nop
 8006a74:	08009095 	.word	0x08009095
 8006a78:	080090a6 	.word	0x080090a6

08006a7c <__multiply>:
 8006a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a80:	4617      	mov	r7, r2
 8006a82:	690a      	ldr	r2, [r1, #16]
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	bfa8      	it	ge
 8006a8a:	463b      	movge	r3, r7
 8006a8c:	4689      	mov	r9, r1
 8006a8e:	bfa4      	itt	ge
 8006a90:	460f      	movge	r7, r1
 8006a92:	4699      	movge	r9, r3
 8006a94:	693d      	ldr	r5, [r7, #16]
 8006a96:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	6879      	ldr	r1, [r7, #4]
 8006a9e:	eb05 060a 	add.w	r6, r5, sl
 8006aa2:	42b3      	cmp	r3, r6
 8006aa4:	b085      	sub	sp, #20
 8006aa6:	bfb8      	it	lt
 8006aa8:	3101      	addlt	r1, #1
 8006aaa:	f7ff fe93 	bl	80067d4 <_Balloc>
 8006aae:	b930      	cbnz	r0, 8006abe <__multiply+0x42>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	4b41      	ldr	r3, [pc, #260]	@ (8006bb8 <__multiply+0x13c>)
 8006ab4:	4841      	ldr	r0, [pc, #260]	@ (8006bbc <__multiply+0x140>)
 8006ab6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006aba:	f001 fc01 	bl	80082c0 <__assert_func>
 8006abe:	f100 0414 	add.w	r4, r0, #20
 8006ac2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006ac6:	4623      	mov	r3, r4
 8006ac8:	2200      	movs	r2, #0
 8006aca:	4573      	cmp	r3, lr
 8006acc:	d320      	bcc.n	8006b10 <__multiply+0x94>
 8006ace:	f107 0814 	add.w	r8, r7, #20
 8006ad2:	f109 0114 	add.w	r1, r9, #20
 8006ad6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006ada:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006ade:	9302      	str	r3, [sp, #8]
 8006ae0:	1beb      	subs	r3, r5, r7
 8006ae2:	3b15      	subs	r3, #21
 8006ae4:	f023 0303 	bic.w	r3, r3, #3
 8006ae8:	3304      	adds	r3, #4
 8006aea:	3715      	adds	r7, #21
 8006aec:	42bd      	cmp	r5, r7
 8006aee:	bf38      	it	cc
 8006af0:	2304      	movcc	r3, #4
 8006af2:	9301      	str	r3, [sp, #4]
 8006af4:	9b02      	ldr	r3, [sp, #8]
 8006af6:	9103      	str	r1, [sp, #12]
 8006af8:	428b      	cmp	r3, r1
 8006afa:	d80c      	bhi.n	8006b16 <__multiply+0x9a>
 8006afc:	2e00      	cmp	r6, #0
 8006afe:	dd03      	ble.n	8006b08 <__multiply+0x8c>
 8006b00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d055      	beq.n	8006bb4 <__multiply+0x138>
 8006b08:	6106      	str	r6, [r0, #16]
 8006b0a:	b005      	add	sp, #20
 8006b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b10:	f843 2b04 	str.w	r2, [r3], #4
 8006b14:	e7d9      	b.n	8006aca <__multiply+0x4e>
 8006b16:	f8b1 a000 	ldrh.w	sl, [r1]
 8006b1a:	f1ba 0f00 	cmp.w	sl, #0
 8006b1e:	d01f      	beq.n	8006b60 <__multiply+0xe4>
 8006b20:	46c4      	mov	ip, r8
 8006b22:	46a1      	mov	r9, r4
 8006b24:	2700      	movs	r7, #0
 8006b26:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006b2a:	f8d9 3000 	ldr.w	r3, [r9]
 8006b2e:	fa1f fb82 	uxth.w	fp, r2
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	fb0a 330b 	mla	r3, sl, fp, r3
 8006b38:	443b      	add	r3, r7
 8006b3a:	f8d9 7000 	ldr.w	r7, [r9]
 8006b3e:	0c12      	lsrs	r2, r2, #16
 8006b40:	0c3f      	lsrs	r7, r7, #16
 8006b42:	fb0a 7202 	mla	r2, sl, r2, r7
 8006b46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b50:	4565      	cmp	r5, ip
 8006b52:	f849 3b04 	str.w	r3, [r9], #4
 8006b56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006b5a:	d8e4      	bhi.n	8006b26 <__multiply+0xaa>
 8006b5c:	9b01      	ldr	r3, [sp, #4]
 8006b5e:	50e7      	str	r7, [r4, r3]
 8006b60:	9b03      	ldr	r3, [sp, #12]
 8006b62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006b66:	3104      	adds	r1, #4
 8006b68:	f1b9 0f00 	cmp.w	r9, #0
 8006b6c:	d020      	beq.n	8006bb0 <__multiply+0x134>
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	4647      	mov	r7, r8
 8006b72:	46a4      	mov	ip, r4
 8006b74:	f04f 0a00 	mov.w	sl, #0
 8006b78:	f8b7 b000 	ldrh.w	fp, [r7]
 8006b7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006b80:	fb09 220b 	mla	r2, r9, fp, r2
 8006b84:	4452      	add	r2, sl
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b8c:	f84c 3b04 	str.w	r3, [ip], #4
 8006b90:	f857 3b04 	ldr.w	r3, [r7], #4
 8006b94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b98:	f8bc 3000 	ldrh.w	r3, [ip]
 8006b9c:	fb09 330a 	mla	r3, r9, sl, r3
 8006ba0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006ba4:	42bd      	cmp	r5, r7
 8006ba6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006baa:	d8e5      	bhi.n	8006b78 <__multiply+0xfc>
 8006bac:	9a01      	ldr	r2, [sp, #4]
 8006bae:	50a3      	str	r3, [r4, r2]
 8006bb0:	3404      	adds	r4, #4
 8006bb2:	e79f      	b.n	8006af4 <__multiply+0x78>
 8006bb4:	3e01      	subs	r6, #1
 8006bb6:	e7a1      	b.n	8006afc <__multiply+0x80>
 8006bb8:	08009095 	.word	0x08009095
 8006bbc:	080090a6 	.word	0x080090a6

08006bc0 <__pow5mult>:
 8006bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bc4:	4615      	mov	r5, r2
 8006bc6:	f012 0203 	ands.w	r2, r2, #3
 8006bca:	4607      	mov	r7, r0
 8006bcc:	460e      	mov	r6, r1
 8006bce:	d007      	beq.n	8006be0 <__pow5mult+0x20>
 8006bd0:	4c25      	ldr	r4, [pc, #148]	@ (8006c68 <__pow5mult+0xa8>)
 8006bd2:	3a01      	subs	r2, #1
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006bda:	f7ff fe5d 	bl	8006898 <__multadd>
 8006bde:	4606      	mov	r6, r0
 8006be0:	10ad      	asrs	r5, r5, #2
 8006be2:	d03d      	beq.n	8006c60 <__pow5mult+0xa0>
 8006be4:	69fc      	ldr	r4, [r7, #28]
 8006be6:	b97c      	cbnz	r4, 8006c08 <__pow5mult+0x48>
 8006be8:	2010      	movs	r0, #16
 8006bea:	f7fd fe6f 	bl	80048cc <malloc>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	61f8      	str	r0, [r7, #28]
 8006bf2:	b928      	cbnz	r0, 8006c00 <__pow5mult+0x40>
 8006bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8006c6c <__pow5mult+0xac>)
 8006bf6:	481e      	ldr	r0, [pc, #120]	@ (8006c70 <__pow5mult+0xb0>)
 8006bf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006bfc:	f001 fb60 	bl	80082c0 <__assert_func>
 8006c00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c04:	6004      	str	r4, [r0, #0]
 8006c06:	60c4      	str	r4, [r0, #12]
 8006c08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006c0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c10:	b94c      	cbnz	r4, 8006c26 <__pow5mult+0x66>
 8006c12:	f240 2171 	movw	r1, #625	@ 0x271
 8006c16:	4638      	mov	r0, r7
 8006c18:	f7ff ff1a 	bl	8006a50 <__i2b>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c22:	4604      	mov	r4, r0
 8006c24:	6003      	str	r3, [r0, #0]
 8006c26:	f04f 0900 	mov.w	r9, #0
 8006c2a:	07eb      	lsls	r3, r5, #31
 8006c2c:	d50a      	bpl.n	8006c44 <__pow5mult+0x84>
 8006c2e:	4631      	mov	r1, r6
 8006c30:	4622      	mov	r2, r4
 8006c32:	4638      	mov	r0, r7
 8006c34:	f7ff ff22 	bl	8006a7c <__multiply>
 8006c38:	4631      	mov	r1, r6
 8006c3a:	4680      	mov	r8, r0
 8006c3c:	4638      	mov	r0, r7
 8006c3e:	f7ff fe09 	bl	8006854 <_Bfree>
 8006c42:	4646      	mov	r6, r8
 8006c44:	106d      	asrs	r5, r5, #1
 8006c46:	d00b      	beq.n	8006c60 <__pow5mult+0xa0>
 8006c48:	6820      	ldr	r0, [r4, #0]
 8006c4a:	b938      	cbnz	r0, 8006c5c <__pow5mult+0x9c>
 8006c4c:	4622      	mov	r2, r4
 8006c4e:	4621      	mov	r1, r4
 8006c50:	4638      	mov	r0, r7
 8006c52:	f7ff ff13 	bl	8006a7c <__multiply>
 8006c56:	6020      	str	r0, [r4, #0]
 8006c58:	f8c0 9000 	str.w	r9, [r0]
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	e7e4      	b.n	8006c2a <__pow5mult+0x6a>
 8006c60:	4630      	mov	r0, r6
 8006c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c66:	bf00      	nop
 8006c68:	080091b8 	.word	0x080091b8
 8006c6c:	08009026 	.word	0x08009026
 8006c70:	080090a6 	.word	0x080090a6

08006c74 <__lshift>:
 8006c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c78:	460c      	mov	r4, r1
 8006c7a:	6849      	ldr	r1, [r1, #4]
 8006c7c:	6923      	ldr	r3, [r4, #16]
 8006c7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006c82:	68a3      	ldr	r3, [r4, #8]
 8006c84:	4607      	mov	r7, r0
 8006c86:	4691      	mov	r9, r2
 8006c88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006c8c:	f108 0601 	add.w	r6, r8, #1
 8006c90:	42b3      	cmp	r3, r6
 8006c92:	db0b      	blt.n	8006cac <__lshift+0x38>
 8006c94:	4638      	mov	r0, r7
 8006c96:	f7ff fd9d 	bl	80067d4 <_Balloc>
 8006c9a:	4605      	mov	r5, r0
 8006c9c:	b948      	cbnz	r0, 8006cb2 <__lshift+0x3e>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	4b28      	ldr	r3, [pc, #160]	@ (8006d44 <__lshift+0xd0>)
 8006ca2:	4829      	ldr	r0, [pc, #164]	@ (8006d48 <__lshift+0xd4>)
 8006ca4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ca8:	f001 fb0a 	bl	80082c0 <__assert_func>
 8006cac:	3101      	adds	r1, #1
 8006cae:	005b      	lsls	r3, r3, #1
 8006cb0:	e7ee      	b.n	8006c90 <__lshift+0x1c>
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	f100 0114 	add.w	r1, r0, #20
 8006cb8:	f100 0210 	add.w	r2, r0, #16
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	4553      	cmp	r3, sl
 8006cc0:	db33      	blt.n	8006d2a <__lshift+0xb6>
 8006cc2:	6920      	ldr	r0, [r4, #16]
 8006cc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006cc8:	f104 0314 	add.w	r3, r4, #20
 8006ccc:	f019 091f 	ands.w	r9, r9, #31
 8006cd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006cd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006cd8:	d02b      	beq.n	8006d32 <__lshift+0xbe>
 8006cda:	f1c9 0e20 	rsb	lr, r9, #32
 8006cde:	468a      	mov	sl, r1
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	6818      	ldr	r0, [r3, #0]
 8006ce4:	fa00 f009 	lsl.w	r0, r0, r9
 8006ce8:	4310      	orrs	r0, r2
 8006cea:	f84a 0b04 	str.w	r0, [sl], #4
 8006cee:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cf2:	459c      	cmp	ip, r3
 8006cf4:	fa22 f20e 	lsr.w	r2, r2, lr
 8006cf8:	d8f3      	bhi.n	8006ce2 <__lshift+0x6e>
 8006cfa:	ebac 0304 	sub.w	r3, ip, r4
 8006cfe:	3b15      	subs	r3, #21
 8006d00:	f023 0303 	bic.w	r3, r3, #3
 8006d04:	3304      	adds	r3, #4
 8006d06:	f104 0015 	add.w	r0, r4, #21
 8006d0a:	4560      	cmp	r0, ip
 8006d0c:	bf88      	it	hi
 8006d0e:	2304      	movhi	r3, #4
 8006d10:	50ca      	str	r2, [r1, r3]
 8006d12:	b10a      	cbz	r2, 8006d18 <__lshift+0xa4>
 8006d14:	f108 0602 	add.w	r6, r8, #2
 8006d18:	3e01      	subs	r6, #1
 8006d1a:	4638      	mov	r0, r7
 8006d1c:	612e      	str	r6, [r5, #16]
 8006d1e:	4621      	mov	r1, r4
 8006d20:	f7ff fd98 	bl	8006854 <_Bfree>
 8006d24:	4628      	mov	r0, r5
 8006d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d2e:	3301      	adds	r3, #1
 8006d30:	e7c5      	b.n	8006cbe <__lshift+0x4a>
 8006d32:	3904      	subs	r1, #4
 8006d34:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d38:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d3c:	459c      	cmp	ip, r3
 8006d3e:	d8f9      	bhi.n	8006d34 <__lshift+0xc0>
 8006d40:	e7ea      	b.n	8006d18 <__lshift+0xa4>
 8006d42:	bf00      	nop
 8006d44:	08009095 	.word	0x08009095
 8006d48:	080090a6 	.word	0x080090a6

08006d4c <__mcmp>:
 8006d4c:	690a      	ldr	r2, [r1, #16]
 8006d4e:	4603      	mov	r3, r0
 8006d50:	6900      	ldr	r0, [r0, #16]
 8006d52:	1a80      	subs	r0, r0, r2
 8006d54:	b530      	push	{r4, r5, lr}
 8006d56:	d10e      	bne.n	8006d76 <__mcmp+0x2a>
 8006d58:	3314      	adds	r3, #20
 8006d5a:	3114      	adds	r1, #20
 8006d5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006d60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006d64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006d68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006d6c:	4295      	cmp	r5, r2
 8006d6e:	d003      	beq.n	8006d78 <__mcmp+0x2c>
 8006d70:	d205      	bcs.n	8006d7e <__mcmp+0x32>
 8006d72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d76:	bd30      	pop	{r4, r5, pc}
 8006d78:	42a3      	cmp	r3, r4
 8006d7a:	d3f3      	bcc.n	8006d64 <__mcmp+0x18>
 8006d7c:	e7fb      	b.n	8006d76 <__mcmp+0x2a>
 8006d7e:	2001      	movs	r0, #1
 8006d80:	e7f9      	b.n	8006d76 <__mcmp+0x2a>
	...

08006d84 <__mdiff>:
 8006d84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d88:	4689      	mov	r9, r1
 8006d8a:	4606      	mov	r6, r0
 8006d8c:	4611      	mov	r1, r2
 8006d8e:	4648      	mov	r0, r9
 8006d90:	4614      	mov	r4, r2
 8006d92:	f7ff ffdb 	bl	8006d4c <__mcmp>
 8006d96:	1e05      	subs	r5, r0, #0
 8006d98:	d112      	bne.n	8006dc0 <__mdiff+0x3c>
 8006d9a:	4629      	mov	r1, r5
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	f7ff fd19 	bl	80067d4 <_Balloc>
 8006da2:	4602      	mov	r2, r0
 8006da4:	b928      	cbnz	r0, 8006db2 <__mdiff+0x2e>
 8006da6:	4b3f      	ldr	r3, [pc, #252]	@ (8006ea4 <__mdiff+0x120>)
 8006da8:	f240 2137 	movw	r1, #567	@ 0x237
 8006dac:	483e      	ldr	r0, [pc, #248]	@ (8006ea8 <__mdiff+0x124>)
 8006dae:	f001 fa87 	bl	80082c0 <__assert_func>
 8006db2:	2301      	movs	r3, #1
 8006db4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006db8:	4610      	mov	r0, r2
 8006dba:	b003      	add	sp, #12
 8006dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dc0:	bfbc      	itt	lt
 8006dc2:	464b      	movlt	r3, r9
 8006dc4:	46a1      	movlt	r9, r4
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006dcc:	bfba      	itte	lt
 8006dce:	461c      	movlt	r4, r3
 8006dd0:	2501      	movlt	r5, #1
 8006dd2:	2500      	movge	r5, #0
 8006dd4:	f7ff fcfe 	bl	80067d4 <_Balloc>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	b918      	cbnz	r0, 8006de4 <__mdiff+0x60>
 8006ddc:	4b31      	ldr	r3, [pc, #196]	@ (8006ea4 <__mdiff+0x120>)
 8006dde:	f240 2145 	movw	r1, #581	@ 0x245
 8006de2:	e7e3      	b.n	8006dac <__mdiff+0x28>
 8006de4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006de8:	6926      	ldr	r6, [r4, #16]
 8006dea:	60c5      	str	r5, [r0, #12]
 8006dec:	f109 0310 	add.w	r3, r9, #16
 8006df0:	f109 0514 	add.w	r5, r9, #20
 8006df4:	f104 0e14 	add.w	lr, r4, #20
 8006df8:	f100 0b14 	add.w	fp, r0, #20
 8006dfc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006e00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006e04:	9301      	str	r3, [sp, #4]
 8006e06:	46d9      	mov	r9, fp
 8006e08:	f04f 0c00 	mov.w	ip, #0
 8006e0c:	9b01      	ldr	r3, [sp, #4]
 8006e0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006e12:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006e16:	9301      	str	r3, [sp, #4]
 8006e18:	fa1f f38a 	uxth.w	r3, sl
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	b283      	uxth	r3, r0
 8006e20:	1acb      	subs	r3, r1, r3
 8006e22:	0c00      	lsrs	r0, r0, #16
 8006e24:	4463      	add	r3, ip
 8006e26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006e2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006e34:	4576      	cmp	r6, lr
 8006e36:	f849 3b04 	str.w	r3, [r9], #4
 8006e3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006e3e:	d8e5      	bhi.n	8006e0c <__mdiff+0x88>
 8006e40:	1b33      	subs	r3, r6, r4
 8006e42:	3b15      	subs	r3, #21
 8006e44:	f023 0303 	bic.w	r3, r3, #3
 8006e48:	3415      	adds	r4, #21
 8006e4a:	3304      	adds	r3, #4
 8006e4c:	42a6      	cmp	r6, r4
 8006e4e:	bf38      	it	cc
 8006e50:	2304      	movcc	r3, #4
 8006e52:	441d      	add	r5, r3
 8006e54:	445b      	add	r3, fp
 8006e56:	461e      	mov	r6, r3
 8006e58:	462c      	mov	r4, r5
 8006e5a:	4544      	cmp	r4, r8
 8006e5c:	d30e      	bcc.n	8006e7c <__mdiff+0xf8>
 8006e5e:	f108 0103 	add.w	r1, r8, #3
 8006e62:	1b49      	subs	r1, r1, r5
 8006e64:	f021 0103 	bic.w	r1, r1, #3
 8006e68:	3d03      	subs	r5, #3
 8006e6a:	45a8      	cmp	r8, r5
 8006e6c:	bf38      	it	cc
 8006e6e:	2100      	movcc	r1, #0
 8006e70:	440b      	add	r3, r1
 8006e72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e76:	b191      	cbz	r1, 8006e9e <__mdiff+0x11a>
 8006e78:	6117      	str	r7, [r2, #16]
 8006e7a:	e79d      	b.n	8006db8 <__mdiff+0x34>
 8006e7c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006e80:	46e6      	mov	lr, ip
 8006e82:	0c08      	lsrs	r0, r1, #16
 8006e84:	fa1c fc81 	uxtah	ip, ip, r1
 8006e88:	4471      	add	r1, lr
 8006e8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006e8e:	b289      	uxth	r1, r1
 8006e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006e94:	f846 1b04 	str.w	r1, [r6], #4
 8006e98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006e9c:	e7dd      	b.n	8006e5a <__mdiff+0xd6>
 8006e9e:	3f01      	subs	r7, #1
 8006ea0:	e7e7      	b.n	8006e72 <__mdiff+0xee>
 8006ea2:	bf00      	nop
 8006ea4:	08009095 	.word	0x08009095
 8006ea8:	080090a6 	.word	0x080090a6

08006eac <__ulp>:
 8006eac:	b082      	sub	sp, #8
 8006eae:	ed8d 0b00 	vstr	d0, [sp]
 8006eb2:	9a01      	ldr	r2, [sp, #4]
 8006eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8006ef4 <__ulp+0x48>)
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	dc08      	bgt.n	8006ed2 <__ulp+0x26>
 8006ec0:	425b      	negs	r3, r3
 8006ec2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006ec6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006eca:	da04      	bge.n	8006ed6 <__ulp+0x2a>
 8006ecc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006ed0:	4113      	asrs	r3, r2
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	e008      	b.n	8006ee8 <__ulp+0x3c>
 8006ed6:	f1a2 0314 	sub.w	r3, r2, #20
 8006eda:	2b1e      	cmp	r3, #30
 8006edc:	bfda      	itte	le
 8006ede:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006ee2:	40da      	lsrle	r2, r3
 8006ee4:	2201      	movgt	r2, #1
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	4619      	mov	r1, r3
 8006eea:	4610      	mov	r0, r2
 8006eec:	ec41 0b10 	vmov	d0, r0, r1
 8006ef0:	b002      	add	sp, #8
 8006ef2:	4770      	bx	lr
 8006ef4:	7ff00000 	.word	0x7ff00000

08006ef8 <__b2d>:
 8006ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006efc:	6906      	ldr	r6, [r0, #16]
 8006efe:	f100 0814 	add.w	r8, r0, #20
 8006f02:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006f06:	1f37      	subs	r7, r6, #4
 8006f08:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006f0c:	4610      	mov	r0, r2
 8006f0e:	f7ff fd53 	bl	80069b8 <__hi0bits>
 8006f12:	f1c0 0320 	rsb	r3, r0, #32
 8006f16:	280a      	cmp	r0, #10
 8006f18:	600b      	str	r3, [r1, #0]
 8006f1a:	491b      	ldr	r1, [pc, #108]	@ (8006f88 <__b2d+0x90>)
 8006f1c:	dc15      	bgt.n	8006f4a <__b2d+0x52>
 8006f1e:	f1c0 0c0b 	rsb	ip, r0, #11
 8006f22:	fa22 f30c 	lsr.w	r3, r2, ip
 8006f26:	45b8      	cmp	r8, r7
 8006f28:	ea43 0501 	orr.w	r5, r3, r1
 8006f2c:	bf34      	ite	cc
 8006f2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006f32:	2300      	movcs	r3, #0
 8006f34:	3015      	adds	r0, #21
 8006f36:	fa02 f000 	lsl.w	r0, r2, r0
 8006f3a:	fa23 f30c 	lsr.w	r3, r3, ip
 8006f3e:	4303      	orrs	r3, r0
 8006f40:	461c      	mov	r4, r3
 8006f42:	ec45 4b10 	vmov	d0, r4, r5
 8006f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f4a:	45b8      	cmp	r8, r7
 8006f4c:	bf3a      	itte	cc
 8006f4e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006f52:	f1a6 0708 	subcc.w	r7, r6, #8
 8006f56:	2300      	movcs	r3, #0
 8006f58:	380b      	subs	r0, #11
 8006f5a:	d012      	beq.n	8006f82 <__b2d+0x8a>
 8006f5c:	f1c0 0120 	rsb	r1, r0, #32
 8006f60:	fa23 f401 	lsr.w	r4, r3, r1
 8006f64:	4082      	lsls	r2, r0
 8006f66:	4322      	orrs	r2, r4
 8006f68:	4547      	cmp	r7, r8
 8006f6a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006f6e:	bf8c      	ite	hi
 8006f70:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006f74:	2200      	movls	r2, #0
 8006f76:	4083      	lsls	r3, r0
 8006f78:	40ca      	lsrs	r2, r1
 8006f7a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	e7de      	b.n	8006f40 <__b2d+0x48>
 8006f82:	ea42 0501 	orr.w	r5, r2, r1
 8006f86:	e7db      	b.n	8006f40 <__b2d+0x48>
 8006f88:	3ff00000 	.word	0x3ff00000

08006f8c <__d2b>:
 8006f8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f90:	460f      	mov	r7, r1
 8006f92:	2101      	movs	r1, #1
 8006f94:	ec59 8b10 	vmov	r8, r9, d0
 8006f98:	4616      	mov	r6, r2
 8006f9a:	f7ff fc1b 	bl	80067d4 <_Balloc>
 8006f9e:	4604      	mov	r4, r0
 8006fa0:	b930      	cbnz	r0, 8006fb0 <__d2b+0x24>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	4b23      	ldr	r3, [pc, #140]	@ (8007034 <__d2b+0xa8>)
 8006fa6:	4824      	ldr	r0, [pc, #144]	@ (8007038 <__d2b+0xac>)
 8006fa8:	f240 310f 	movw	r1, #783	@ 0x30f
 8006fac:	f001 f988 	bl	80082c0 <__assert_func>
 8006fb0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006fb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006fb8:	b10d      	cbz	r5, 8006fbe <__d2b+0x32>
 8006fba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fbe:	9301      	str	r3, [sp, #4]
 8006fc0:	f1b8 0300 	subs.w	r3, r8, #0
 8006fc4:	d023      	beq.n	800700e <__d2b+0x82>
 8006fc6:	4668      	mov	r0, sp
 8006fc8:	9300      	str	r3, [sp, #0]
 8006fca:	f7ff fd14 	bl	80069f6 <__lo0bits>
 8006fce:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006fd2:	b1d0      	cbz	r0, 800700a <__d2b+0x7e>
 8006fd4:	f1c0 0320 	rsb	r3, r0, #32
 8006fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fdc:	430b      	orrs	r3, r1
 8006fde:	40c2      	lsrs	r2, r0
 8006fe0:	6163      	str	r3, [r4, #20]
 8006fe2:	9201      	str	r2, [sp, #4]
 8006fe4:	9b01      	ldr	r3, [sp, #4]
 8006fe6:	61a3      	str	r3, [r4, #24]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	bf0c      	ite	eq
 8006fec:	2201      	moveq	r2, #1
 8006fee:	2202      	movne	r2, #2
 8006ff0:	6122      	str	r2, [r4, #16]
 8006ff2:	b1a5      	cbz	r5, 800701e <__d2b+0x92>
 8006ff4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006ff8:	4405      	add	r5, r0
 8006ffa:	603d      	str	r5, [r7, #0]
 8006ffc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007000:	6030      	str	r0, [r6, #0]
 8007002:	4620      	mov	r0, r4
 8007004:	b003      	add	sp, #12
 8007006:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800700a:	6161      	str	r1, [r4, #20]
 800700c:	e7ea      	b.n	8006fe4 <__d2b+0x58>
 800700e:	a801      	add	r0, sp, #4
 8007010:	f7ff fcf1 	bl	80069f6 <__lo0bits>
 8007014:	9b01      	ldr	r3, [sp, #4]
 8007016:	6163      	str	r3, [r4, #20]
 8007018:	3020      	adds	r0, #32
 800701a:	2201      	movs	r2, #1
 800701c:	e7e8      	b.n	8006ff0 <__d2b+0x64>
 800701e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007022:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007026:	6038      	str	r0, [r7, #0]
 8007028:	6918      	ldr	r0, [r3, #16]
 800702a:	f7ff fcc5 	bl	80069b8 <__hi0bits>
 800702e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007032:	e7e5      	b.n	8007000 <__d2b+0x74>
 8007034:	08009095 	.word	0x08009095
 8007038:	080090a6 	.word	0x080090a6

0800703c <__ratio>:
 800703c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007040:	b085      	sub	sp, #20
 8007042:	e9cd 1000 	strd	r1, r0, [sp]
 8007046:	a902      	add	r1, sp, #8
 8007048:	f7ff ff56 	bl	8006ef8 <__b2d>
 800704c:	9800      	ldr	r0, [sp, #0]
 800704e:	a903      	add	r1, sp, #12
 8007050:	ec55 4b10 	vmov	r4, r5, d0
 8007054:	f7ff ff50 	bl	8006ef8 <__b2d>
 8007058:	9b01      	ldr	r3, [sp, #4]
 800705a:	6919      	ldr	r1, [r3, #16]
 800705c:	9b00      	ldr	r3, [sp, #0]
 800705e:	691b      	ldr	r3, [r3, #16]
 8007060:	1ac9      	subs	r1, r1, r3
 8007062:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007066:	1a9b      	subs	r3, r3, r2
 8007068:	ec5b ab10 	vmov	sl, fp, d0
 800706c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007070:	2b00      	cmp	r3, #0
 8007072:	bfce      	itee	gt
 8007074:	462a      	movgt	r2, r5
 8007076:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800707a:	465a      	movle	r2, fp
 800707c:	462f      	mov	r7, r5
 800707e:	46d9      	mov	r9, fp
 8007080:	bfcc      	ite	gt
 8007082:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007086:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800708a:	464b      	mov	r3, r9
 800708c:	4652      	mov	r2, sl
 800708e:	4620      	mov	r0, r4
 8007090:	4639      	mov	r1, r7
 8007092:	f7f9 fbeb 	bl	800086c <__aeabi_ddiv>
 8007096:	ec41 0b10 	vmov	d0, r0, r1
 800709a:	b005      	add	sp, #20
 800709c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080070a0 <__copybits>:
 80070a0:	3901      	subs	r1, #1
 80070a2:	b570      	push	{r4, r5, r6, lr}
 80070a4:	1149      	asrs	r1, r1, #5
 80070a6:	6914      	ldr	r4, [r2, #16]
 80070a8:	3101      	adds	r1, #1
 80070aa:	f102 0314 	add.w	r3, r2, #20
 80070ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80070b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80070b6:	1f05      	subs	r5, r0, #4
 80070b8:	42a3      	cmp	r3, r4
 80070ba:	d30c      	bcc.n	80070d6 <__copybits+0x36>
 80070bc:	1aa3      	subs	r3, r4, r2
 80070be:	3b11      	subs	r3, #17
 80070c0:	f023 0303 	bic.w	r3, r3, #3
 80070c4:	3211      	adds	r2, #17
 80070c6:	42a2      	cmp	r2, r4
 80070c8:	bf88      	it	hi
 80070ca:	2300      	movhi	r3, #0
 80070cc:	4418      	add	r0, r3
 80070ce:	2300      	movs	r3, #0
 80070d0:	4288      	cmp	r0, r1
 80070d2:	d305      	bcc.n	80070e0 <__copybits+0x40>
 80070d4:	bd70      	pop	{r4, r5, r6, pc}
 80070d6:	f853 6b04 	ldr.w	r6, [r3], #4
 80070da:	f845 6f04 	str.w	r6, [r5, #4]!
 80070de:	e7eb      	b.n	80070b8 <__copybits+0x18>
 80070e0:	f840 3b04 	str.w	r3, [r0], #4
 80070e4:	e7f4      	b.n	80070d0 <__copybits+0x30>

080070e6 <__any_on>:
 80070e6:	f100 0214 	add.w	r2, r0, #20
 80070ea:	6900      	ldr	r0, [r0, #16]
 80070ec:	114b      	asrs	r3, r1, #5
 80070ee:	4298      	cmp	r0, r3
 80070f0:	b510      	push	{r4, lr}
 80070f2:	db11      	blt.n	8007118 <__any_on+0x32>
 80070f4:	dd0a      	ble.n	800710c <__any_on+0x26>
 80070f6:	f011 011f 	ands.w	r1, r1, #31
 80070fa:	d007      	beq.n	800710c <__any_on+0x26>
 80070fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007100:	fa24 f001 	lsr.w	r0, r4, r1
 8007104:	fa00 f101 	lsl.w	r1, r0, r1
 8007108:	428c      	cmp	r4, r1
 800710a:	d10b      	bne.n	8007124 <__any_on+0x3e>
 800710c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007110:	4293      	cmp	r3, r2
 8007112:	d803      	bhi.n	800711c <__any_on+0x36>
 8007114:	2000      	movs	r0, #0
 8007116:	bd10      	pop	{r4, pc}
 8007118:	4603      	mov	r3, r0
 800711a:	e7f7      	b.n	800710c <__any_on+0x26>
 800711c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007120:	2900      	cmp	r1, #0
 8007122:	d0f5      	beq.n	8007110 <__any_on+0x2a>
 8007124:	2001      	movs	r0, #1
 8007126:	e7f6      	b.n	8007116 <__any_on+0x30>

08007128 <sulp>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	4604      	mov	r4, r0
 800712c:	460d      	mov	r5, r1
 800712e:	ec45 4b10 	vmov	d0, r4, r5
 8007132:	4616      	mov	r6, r2
 8007134:	f7ff feba 	bl	8006eac <__ulp>
 8007138:	ec51 0b10 	vmov	r0, r1, d0
 800713c:	b17e      	cbz	r6, 800715e <sulp+0x36>
 800713e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007142:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007146:	2b00      	cmp	r3, #0
 8007148:	dd09      	ble.n	800715e <sulp+0x36>
 800714a:	051b      	lsls	r3, r3, #20
 800714c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007150:	2400      	movs	r4, #0
 8007152:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007156:	4622      	mov	r2, r4
 8007158:	462b      	mov	r3, r5
 800715a:	f7f9 fa5d 	bl	8000618 <__aeabi_dmul>
 800715e:	ec41 0b10 	vmov	d0, r0, r1
 8007162:	bd70      	pop	{r4, r5, r6, pc}
 8007164:	0000      	movs	r0, r0
	...

08007168 <_strtod_l>:
 8007168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800716c:	b09f      	sub	sp, #124	@ 0x7c
 800716e:	460c      	mov	r4, r1
 8007170:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007172:	2200      	movs	r2, #0
 8007174:	921a      	str	r2, [sp, #104]	@ 0x68
 8007176:	9005      	str	r0, [sp, #20]
 8007178:	f04f 0a00 	mov.w	sl, #0
 800717c:	f04f 0b00 	mov.w	fp, #0
 8007180:	460a      	mov	r2, r1
 8007182:	9219      	str	r2, [sp, #100]	@ 0x64
 8007184:	7811      	ldrb	r1, [r2, #0]
 8007186:	292b      	cmp	r1, #43	@ 0x2b
 8007188:	d04a      	beq.n	8007220 <_strtod_l+0xb8>
 800718a:	d838      	bhi.n	80071fe <_strtod_l+0x96>
 800718c:	290d      	cmp	r1, #13
 800718e:	d832      	bhi.n	80071f6 <_strtod_l+0x8e>
 8007190:	2908      	cmp	r1, #8
 8007192:	d832      	bhi.n	80071fa <_strtod_l+0x92>
 8007194:	2900      	cmp	r1, #0
 8007196:	d03b      	beq.n	8007210 <_strtod_l+0xa8>
 8007198:	2200      	movs	r2, #0
 800719a:	920e      	str	r2, [sp, #56]	@ 0x38
 800719c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800719e:	782a      	ldrb	r2, [r5, #0]
 80071a0:	2a30      	cmp	r2, #48	@ 0x30
 80071a2:	f040 80b2 	bne.w	800730a <_strtod_l+0x1a2>
 80071a6:	786a      	ldrb	r2, [r5, #1]
 80071a8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80071ac:	2a58      	cmp	r2, #88	@ 0x58
 80071ae:	d16e      	bne.n	800728e <_strtod_l+0x126>
 80071b0:	9302      	str	r3, [sp, #8]
 80071b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071b4:	9301      	str	r3, [sp, #4]
 80071b6:	ab1a      	add	r3, sp, #104	@ 0x68
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	4a8f      	ldr	r2, [pc, #572]	@ (80073f8 <_strtod_l+0x290>)
 80071bc:	9805      	ldr	r0, [sp, #20]
 80071be:	ab1b      	add	r3, sp, #108	@ 0x6c
 80071c0:	a919      	add	r1, sp, #100	@ 0x64
 80071c2:	f001 f917 	bl	80083f4 <__gethex>
 80071c6:	f010 060f 	ands.w	r6, r0, #15
 80071ca:	4604      	mov	r4, r0
 80071cc:	d005      	beq.n	80071da <_strtod_l+0x72>
 80071ce:	2e06      	cmp	r6, #6
 80071d0:	d128      	bne.n	8007224 <_strtod_l+0xbc>
 80071d2:	3501      	adds	r5, #1
 80071d4:	2300      	movs	r3, #0
 80071d6:	9519      	str	r5, [sp, #100]	@ 0x64
 80071d8:	930e      	str	r3, [sp, #56]	@ 0x38
 80071da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80071dc:	2b00      	cmp	r3, #0
 80071de:	f040 858e 	bne.w	8007cfe <_strtod_l+0xb96>
 80071e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071e4:	b1cb      	cbz	r3, 800721a <_strtod_l+0xb2>
 80071e6:	4652      	mov	r2, sl
 80071e8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80071ec:	ec43 2b10 	vmov	d0, r2, r3
 80071f0:	b01f      	add	sp, #124	@ 0x7c
 80071f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f6:	2920      	cmp	r1, #32
 80071f8:	d1ce      	bne.n	8007198 <_strtod_l+0x30>
 80071fa:	3201      	adds	r2, #1
 80071fc:	e7c1      	b.n	8007182 <_strtod_l+0x1a>
 80071fe:	292d      	cmp	r1, #45	@ 0x2d
 8007200:	d1ca      	bne.n	8007198 <_strtod_l+0x30>
 8007202:	2101      	movs	r1, #1
 8007204:	910e      	str	r1, [sp, #56]	@ 0x38
 8007206:	1c51      	adds	r1, r2, #1
 8007208:	9119      	str	r1, [sp, #100]	@ 0x64
 800720a:	7852      	ldrb	r2, [r2, #1]
 800720c:	2a00      	cmp	r2, #0
 800720e:	d1c5      	bne.n	800719c <_strtod_l+0x34>
 8007210:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007212:	9419      	str	r4, [sp, #100]	@ 0x64
 8007214:	2b00      	cmp	r3, #0
 8007216:	f040 8570 	bne.w	8007cfa <_strtod_l+0xb92>
 800721a:	4652      	mov	r2, sl
 800721c:	465b      	mov	r3, fp
 800721e:	e7e5      	b.n	80071ec <_strtod_l+0x84>
 8007220:	2100      	movs	r1, #0
 8007222:	e7ef      	b.n	8007204 <_strtod_l+0x9c>
 8007224:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007226:	b13a      	cbz	r2, 8007238 <_strtod_l+0xd0>
 8007228:	2135      	movs	r1, #53	@ 0x35
 800722a:	a81c      	add	r0, sp, #112	@ 0x70
 800722c:	f7ff ff38 	bl	80070a0 <__copybits>
 8007230:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007232:	9805      	ldr	r0, [sp, #20]
 8007234:	f7ff fb0e 	bl	8006854 <_Bfree>
 8007238:	3e01      	subs	r6, #1
 800723a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800723c:	2e04      	cmp	r6, #4
 800723e:	d806      	bhi.n	800724e <_strtod_l+0xe6>
 8007240:	e8df f006 	tbb	[pc, r6]
 8007244:	201d0314 	.word	0x201d0314
 8007248:	14          	.byte	0x14
 8007249:	00          	.byte	0x00
 800724a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800724e:	05e1      	lsls	r1, r4, #23
 8007250:	bf48      	it	mi
 8007252:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007256:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800725a:	0d1b      	lsrs	r3, r3, #20
 800725c:	051b      	lsls	r3, r3, #20
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1bb      	bne.n	80071da <_strtod_l+0x72>
 8007262:	f7fe fbdf 	bl	8005a24 <__errno>
 8007266:	2322      	movs	r3, #34	@ 0x22
 8007268:	6003      	str	r3, [r0, #0]
 800726a:	e7b6      	b.n	80071da <_strtod_l+0x72>
 800726c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007270:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007274:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007278:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800727c:	e7e7      	b.n	800724e <_strtod_l+0xe6>
 800727e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007400 <_strtod_l+0x298>
 8007282:	e7e4      	b.n	800724e <_strtod_l+0xe6>
 8007284:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007288:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800728c:	e7df      	b.n	800724e <_strtod_l+0xe6>
 800728e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	9219      	str	r2, [sp, #100]	@ 0x64
 8007294:	785b      	ldrb	r3, [r3, #1]
 8007296:	2b30      	cmp	r3, #48	@ 0x30
 8007298:	d0f9      	beq.n	800728e <_strtod_l+0x126>
 800729a:	2b00      	cmp	r3, #0
 800729c:	d09d      	beq.n	80071da <_strtod_l+0x72>
 800729e:	2301      	movs	r3, #1
 80072a0:	2700      	movs	r7, #0
 80072a2:	9308      	str	r3, [sp, #32]
 80072a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072a6:	930c      	str	r3, [sp, #48]	@ 0x30
 80072a8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80072aa:	46b9      	mov	r9, r7
 80072ac:	220a      	movs	r2, #10
 80072ae:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80072b0:	7805      	ldrb	r5, [r0, #0]
 80072b2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80072b6:	b2d9      	uxtb	r1, r3
 80072b8:	2909      	cmp	r1, #9
 80072ba:	d928      	bls.n	800730e <_strtod_l+0x1a6>
 80072bc:	494f      	ldr	r1, [pc, #316]	@ (80073fc <_strtod_l+0x294>)
 80072be:	2201      	movs	r2, #1
 80072c0:	f000 ffd6 	bl	8008270 <strncmp>
 80072c4:	2800      	cmp	r0, #0
 80072c6:	d032      	beq.n	800732e <_strtod_l+0x1c6>
 80072c8:	2000      	movs	r0, #0
 80072ca:	462a      	mov	r2, r5
 80072cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80072ce:	464d      	mov	r5, r9
 80072d0:	4603      	mov	r3, r0
 80072d2:	2a65      	cmp	r2, #101	@ 0x65
 80072d4:	d001      	beq.n	80072da <_strtod_l+0x172>
 80072d6:	2a45      	cmp	r2, #69	@ 0x45
 80072d8:	d114      	bne.n	8007304 <_strtod_l+0x19c>
 80072da:	b91d      	cbnz	r5, 80072e4 <_strtod_l+0x17c>
 80072dc:	9a08      	ldr	r2, [sp, #32]
 80072de:	4302      	orrs	r2, r0
 80072e0:	d096      	beq.n	8007210 <_strtod_l+0xa8>
 80072e2:	2500      	movs	r5, #0
 80072e4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80072e6:	1c62      	adds	r2, r4, #1
 80072e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80072ea:	7862      	ldrb	r2, [r4, #1]
 80072ec:	2a2b      	cmp	r2, #43	@ 0x2b
 80072ee:	d07a      	beq.n	80073e6 <_strtod_l+0x27e>
 80072f0:	2a2d      	cmp	r2, #45	@ 0x2d
 80072f2:	d07e      	beq.n	80073f2 <_strtod_l+0x28a>
 80072f4:	f04f 0c00 	mov.w	ip, #0
 80072f8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80072fc:	2909      	cmp	r1, #9
 80072fe:	f240 8085 	bls.w	800740c <_strtod_l+0x2a4>
 8007302:	9419      	str	r4, [sp, #100]	@ 0x64
 8007304:	f04f 0800 	mov.w	r8, #0
 8007308:	e0a5      	b.n	8007456 <_strtod_l+0x2ee>
 800730a:	2300      	movs	r3, #0
 800730c:	e7c8      	b.n	80072a0 <_strtod_l+0x138>
 800730e:	f1b9 0f08 	cmp.w	r9, #8
 8007312:	bfd8      	it	le
 8007314:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007316:	f100 0001 	add.w	r0, r0, #1
 800731a:	bfda      	itte	le
 800731c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007320:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007322:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007326:	f109 0901 	add.w	r9, r9, #1
 800732a:	9019      	str	r0, [sp, #100]	@ 0x64
 800732c:	e7bf      	b.n	80072ae <_strtod_l+0x146>
 800732e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007330:	1c5a      	adds	r2, r3, #1
 8007332:	9219      	str	r2, [sp, #100]	@ 0x64
 8007334:	785a      	ldrb	r2, [r3, #1]
 8007336:	f1b9 0f00 	cmp.w	r9, #0
 800733a:	d03b      	beq.n	80073b4 <_strtod_l+0x24c>
 800733c:	900a      	str	r0, [sp, #40]	@ 0x28
 800733e:	464d      	mov	r5, r9
 8007340:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007344:	2b09      	cmp	r3, #9
 8007346:	d912      	bls.n	800736e <_strtod_l+0x206>
 8007348:	2301      	movs	r3, #1
 800734a:	e7c2      	b.n	80072d2 <_strtod_l+0x16a>
 800734c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800734e:	1c5a      	adds	r2, r3, #1
 8007350:	9219      	str	r2, [sp, #100]	@ 0x64
 8007352:	785a      	ldrb	r2, [r3, #1]
 8007354:	3001      	adds	r0, #1
 8007356:	2a30      	cmp	r2, #48	@ 0x30
 8007358:	d0f8      	beq.n	800734c <_strtod_l+0x1e4>
 800735a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800735e:	2b08      	cmp	r3, #8
 8007360:	f200 84d2 	bhi.w	8007d08 <_strtod_l+0xba0>
 8007364:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007366:	900a      	str	r0, [sp, #40]	@ 0x28
 8007368:	2000      	movs	r0, #0
 800736a:	930c      	str	r3, [sp, #48]	@ 0x30
 800736c:	4605      	mov	r5, r0
 800736e:	3a30      	subs	r2, #48	@ 0x30
 8007370:	f100 0301 	add.w	r3, r0, #1
 8007374:	d018      	beq.n	80073a8 <_strtod_l+0x240>
 8007376:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007378:	4419      	add	r1, r3
 800737a:	910a      	str	r1, [sp, #40]	@ 0x28
 800737c:	462e      	mov	r6, r5
 800737e:	f04f 0e0a 	mov.w	lr, #10
 8007382:	1c71      	adds	r1, r6, #1
 8007384:	eba1 0c05 	sub.w	ip, r1, r5
 8007388:	4563      	cmp	r3, ip
 800738a:	dc15      	bgt.n	80073b8 <_strtod_l+0x250>
 800738c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007390:	182b      	adds	r3, r5, r0
 8007392:	2b08      	cmp	r3, #8
 8007394:	f105 0501 	add.w	r5, r5, #1
 8007398:	4405      	add	r5, r0
 800739a:	dc1a      	bgt.n	80073d2 <_strtod_l+0x26a>
 800739c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800739e:	230a      	movs	r3, #10
 80073a0:	fb03 2301 	mla	r3, r3, r1, r2
 80073a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073a6:	2300      	movs	r3, #0
 80073a8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80073aa:	1c51      	adds	r1, r2, #1
 80073ac:	9119      	str	r1, [sp, #100]	@ 0x64
 80073ae:	7852      	ldrb	r2, [r2, #1]
 80073b0:	4618      	mov	r0, r3
 80073b2:	e7c5      	b.n	8007340 <_strtod_l+0x1d8>
 80073b4:	4648      	mov	r0, r9
 80073b6:	e7ce      	b.n	8007356 <_strtod_l+0x1ee>
 80073b8:	2e08      	cmp	r6, #8
 80073ba:	dc05      	bgt.n	80073c8 <_strtod_l+0x260>
 80073bc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80073be:	fb0e f606 	mul.w	r6, lr, r6
 80073c2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80073c4:	460e      	mov	r6, r1
 80073c6:	e7dc      	b.n	8007382 <_strtod_l+0x21a>
 80073c8:	2910      	cmp	r1, #16
 80073ca:	bfd8      	it	le
 80073cc:	fb0e f707 	mulle.w	r7, lr, r7
 80073d0:	e7f8      	b.n	80073c4 <_strtod_l+0x25c>
 80073d2:	2b0f      	cmp	r3, #15
 80073d4:	bfdc      	itt	le
 80073d6:	230a      	movle	r3, #10
 80073d8:	fb03 2707 	mlale	r7, r3, r7, r2
 80073dc:	e7e3      	b.n	80073a6 <_strtod_l+0x23e>
 80073de:	2300      	movs	r3, #0
 80073e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80073e2:	2301      	movs	r3, #1
 80073e4:	e77a      	b.n	80072dc <_strtod_l+0x174>
 80073e6:	f04f 0c00 	mov.w	ip, #0
 80073ea:	1ca2      	adds	r2, r4, #2
 80073ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80073ee:	78a2      	ldrb	r2, [r4, #2]
 80073f0:	e782      	b.n	80072f8 <_strtod_l+0x190>
 80073f2:	f04f 0c01 	mov.w	ip, #1
 80073f6:	e7f8      	b.n	80073ea <_strtod_l+0x282>
 80073f8:	080092cc 	.word	0x080092cc
 80073fc:	080090ff 	.word	0x080090ff
 8007400:	7ff00000 	.word	0x7ff00000
 8007404:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007406:	1c51      	adds	r1, r2, #1
 8007408:	9119      	str	r1, [sp, #100]	@ 0x64
 800740a:	7852      	ldrb	r2, [r2, #1]
 800740c:	2a30      	cmp	r2, #48	@ 0x30
 800740e:	d0f9      	beq.n	8007404 <_strtod_l+0x29c>
 8007410:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007414:	2908      	cmp	r1, #8
 8007416:	f63f af75 	bhi.w	8007304 <_strtod_l+0x19c>
 800741a:	3a30      	subs	r2, #48	@ 0x30
 800741c:	9209      	str	r2, [sp, #36]	@ 0x24
 800741e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007420:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007422:	f04f 080a 	mov.w	r8, #10
 8007426:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007428:	1c56      	adds	r6, r2, #1
 800742a:	9619      	str	r6, [sp, #100]	@ 0x64
 800742c:	7852      	ldrb	r2, [r2, #1]
 800742e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007432:	f1be 0f09 	cmp.w	lr, #9
 8007436:	d939      	bls.n	80074ac <_strtod_l+0x344>
 8007438:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800743a:	1a76      	subs	r6, r6, r1
 800743c:	2e08      	cmp	r6, #8
 800743e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007442:	dc03      	bgt.n	800744c <_strtod_l+0x2e4>
 8007444:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007446:	4588      	cmp	r8, r1
 8007448:	bfa8      	it	ge
 800744a:	4688      	movge	r8, r1
 800744c:	f1bc 0f00 	cmp.w	ip, #0
 8007450:	d001      	beq.n	8007456 <_strtod_l+0x2ee>
 8007452:	f1c8 0800 	rsb	r8, r8, #0
 8007456:	2d00      	cmp	r5, #0
 8007458:	d14e      	bne.n	80074f8 <_strtod_l+0x390>
 800745a:	9908      	ldr	r1, [sp, #32]
 800745c:	4308      	orrs	r0, r1
 800745e:	f47f aebc 	bne.w	80071da <_strtod_l+0x72>
 8007462:	2b00      	cmp	r3, #0
 8007464:	f47f aed4 	bne.w	8007210 <_strtod_l+0xa8>
 8007468:	2a69      	cmp	r2, #105	@ 0x69
 800746a:	d028      	beq.n	80074be <_strtod_l+0x356>
 800746c:	dc25      	bgt.n	80074ba <_strtod_l+0x352>
 800746e:	2a49      	cmp	r2, #73	@ 0x49
 8007470:	d025      	beq.n	80074be <_strtod_l+0x356>
 8007472:	2a4e      	cmp	r2, #78	@ 0x4e
 8007474:	f47f aecc 	bne.w	8007210 <_strtod_l+0xa8>
 8007478:	499a      	ldr	r1, [pc, #616]	@ (80076e4 <_strtod_l+0x57c>)
 800747a:	a819      	add	r0, sp, #100	@ 0x64
 800747c:	f001 f9dc 	bl	8008838 <__match>
 8007480:	2800      	cmp	r0, #0
 8007482:	f43f aec5 	beq.w	8007210 <_strtod_l+0xa8>
 8007486:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	2b28      	cmp	r3, #40	@ 0x28
 800748c:	d12e      	bne.n	80074ec <_strtod_l+0x384>
 800748e:	4996      	ldr	r1, [pc, #600]	@ (80076e8 <_strtod_l+0x580>)
 8007490:	aa1c      	add	r2, sp, #112	@ 0x70
 8007492:	a819      	add	r0, sp, #100	@ 0x64
 8007494:	f001 f9e4 	bl	8008860 <__hexnan>
 8007498:	2805      	cmp	r0, #5
 800749a:	d127      	bne.n	80074ec <_strtod_l+0x384>
 800749c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800749e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80074a2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80074a6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80074aa:	e696      	b.n	80071da <_strtod_l+0x72>
 80074ac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074ae:	fb08 2101 	mla	r1, r8, r1, r2
 80074b2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80074b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80074b8:	e7b5      	b.n	8007426 <_strtod_l+0x2be>
 80074ba:	2a6e      	cmp	r2, #110	@ 0x6e
 80074bc:	e7da      	b.n	8007474 <_strtod_l+0x30c>
 80074be:	498b      	ldr	r1, [pc, #556]	@ (80076ec <_strtod_l+0x584>)
 80074c0:	a819      	add	r0, sp, #100	@ 0x64
 80074c2:	f001 f9b9 	bl	8008838 <__match>
 80074c6:	2800      	cmp	r0, #0
 80074c8:	f43f aea2 	beq.w	8007210 <_strtod_l+0xa8>
 80074cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074ce:	4988      	ldr	r1, [pc, #544]	@ (80076f0 <_strtod_l+0x588>)
 80074d0:	3b01      	subs	r3, #1
 80074d2:	a819      	add	r0, sp, #100	@ 0x64
 80074d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80074d6:	f001 f9af 	bl	8008838 <__match>
 80074da:	b910      	cbnz	r0, 80074e2 <_strtod_l+0x37a>
 80074dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074de:	3301      	adds	r3, #1
 80074e0:	9319      	str	r3, [sp, #100]	@ 0x64
 80074e2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007700 <_strtod_l+0x598>
 80074e6:	f04f 0a00 	mov.w	sl, #0
 80074ea:	e676      	b.n	80071da <_strtod_l+0x72>
 80074ec:	4881      	ldr	r0, [pc, #516]	@ (80076f4 <_strtod_l+0x58c>)
 80074ee:	f000 fedf 	bl	80082b0 <nan>
 80074f2:	ec5b ab10 	vmov	sl, fp, d0
 80074f6:	e670      	b.n	80071da <_strtod_l+0x72>
 80074f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074fa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80074fc:	eba8 0303 	sub.w	r3, r8, r3
 8007500:	f1b9 0f00 	cmp.w	r9, #0
 8007504:	bf08      	it	eq
 8007506:	46a9      	moveq	r9, r5
 8007508:	2d10      	cmp	r5, #16
 800750a:	9309      	str	r3, [sp, #36]	@ 0x24
 800750c:	462c      	mov	r4, r5
 800750e:	bfa8      	it	ge
 8007510:	2410      	movge	r4, #16
 8007512:	f7f9 f807 	bl	8000524 <__aeabi_ui2d>
 8007516:	2d09      	cmp	r5, #9
 8007518:	4682      	mov	sl, r0
 800751a:	468b      	mov	fp, r1
 800751c:	dc13      	bgt.n	8007546 <_strtod_l+0x3de>
 800751e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007520:	2b00      	cmp	r3, #0
 8007522:	f43f ae5a 	beq.w	80071da <_strtod_l+0x72>
 8007526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007528:	dd78      	ble.n	800761c <_strtod_l+0x4b4>
 800752a:	2b16      	cmp	r3, #22
 800752c:	dc5f      	bgt.n	80075ee <_strtod_l+0x486>
 800752e:	4972      	ldr	r1, [pc, #456]	@ (80076f8 <_strtod_l+0x590>)
 8007530:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007534:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007538:	4652      	mov	r2, sl
 800753a:	465b      	mov	r3, fp
 800753c:	f7f9 f86c 	bl	8000618 <__aeabi_dmul>
 8007540:	4682      	mov	sl, r0
 8007542:	468b      	mov	fp, r1
 8007544:	e649      	b.n	80071da <_strtod_l+0x72>
 8007546:	4b6c      	ldr	r3, [pc, #432]	@ (80076f8 <_strtod_l+0x590>)
 8007548:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800754c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007550:	f7f9 f862 	bl	8000618 <__aeabi_dmul>
 8007554:	4682      	mov	sl, r0
 8007556:	4638      	mov	r0, r7
 8007558:	468b      	mov	fp, r1
 800755a:	f7f8 ffe3 	bl	8000524 <__aeabi_ui2d>
 800755e:	4602      	mov	r2, r0
 8007560:	460b      	mov	r3, r1
 8007562:	4650      	mov	r0, sl
 8007564:	4659      	mov	r1, fp
 8007566:	f7f8 fea1 	bl	80002ac <__adddf3>
 800756a:	2d0f      	cmp	r5, #15
 800756c:	4682      	mov	sl, r0
 800756e:	468b      	mov	fp, r1
 8007570:	ddd5      	ble.n	800751e <_strtod_l+0x3b6>
 8007572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007574:	1b2c      	subs	r4, r5, r4
 8007576:	441c      	add	r4, r3
 8007578:	2c00      	cmp	r4, #0
 800757a:	f340 8093 	ble.w	80076a4 <_strtod_l+0x53c>
 800757e:	f014 030f 	ands.w	r3, r4, #15
 8007582:	d00a      	beq.n	800759a <_strtod_l+0x432>
 8007584:	495c      	ldr	r1, [pc, #368]	@ (80076f8 <_strtod_l+0x590>)
 8007586:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800758a:	4652      	mov	r2, sl
 800758c:	465b      	mov	r3, fp
 800758e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007592:	f7f9 f841 	bl	8000618 <__aeabi_dmul>
 8007596:	4682      	mov	sl, r0
 8007598:	468b      	mov	fp, r1
 800759a:	f034 040f 	bics.w	r4, r4, #15
 800759e:	d073      	beq.n	8007688 <_strtod_l+0x520>
 80075a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80075a4:	dd49      	ble.n	800763a <_strtod_l+0x4d2>
 80075a6:	2400      	movs	r4, #0
 80075a8:	46a0      	mov	r8, r4
 80075aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80075ac:	46a1      	mov	r9, r4
 80075ae:	9a05      	ldr	r2, [sp, #20]
 80075b0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007700 <_strtod_l+0x598>
 80075b4:	2322      	movs	r3, #34	@ 0x22
 80075b6:	6013      	str	r3, [r2, #0]
 80075b8:	f04f 0a00 	mov.w	sl, #0
 80075bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075be:	2b00      	cmp	r3, #0
 80075c0:	f43f ae0b 	beq.w	80071da <_strtod_l+0x72>
 80075c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075c6:	9805      	ldr	r0, [sp, #20]
 80075c8:	f7ff f944 	bl	8006854 <_Bfree>
 80075cc:	9805      	ldr	r0, [sp, #20]
 80075ce:	4649      	mov	r1, r9
 80075d0:	f7ff f940 	bl	8006854 <_Bfree>
 80075d4:	9805      	ldr	r0, [sp, #20]
 80075d6:	4641      	mov	r1, r8
 80075d8:	f7ff f93c 	bl	8006854 <_Bfree>
 80075dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075de:	9805      	ldr	r0, [sp, #20]
 80075e0:	f7ff f938 	bl	8006854 <_Bfree>
 80075e4:	9805      	ldr	r0, [sp, #20]
 80075e6:	4621      	mov	r1, r4
 80075e8:	f7ff f934 	bl	8006854 <_Bfree>
 80075ec:	e5f5      	b.n	80071da <_strtod_l+0x72>
 80075ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80075f4:	4293      	cmp	r3, r2
 80075f6:	dbbc      	blt.n	8007572 <_strtod_l+0x40a>
 80075f8:	4c3f      	ldr	r4, [pc, #252]	@ (80076f8 <_strtod_l+0x590>)
 80075fa:	f1c5 050f 	rsb	r5, r5, #15
 80075fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007602:	4652      	mov	r2, sl
 8007604:	465b      	mov	r3, fp
 8007606:	e9d1 0100 	ldrd	r0, r1, [r1]
 800760a:	f7f9 f805 	bl	8000618 <__aeabi_dmul>
 800760e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007610:	1b5d      	subs	r5, r3, r5
 8007612:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007616:	e9d4 2300 	ldrd	r2, r3, [r4]
 800761a:	e78f      	b.n	800753c <_strtod_l+0x3d4>
 800761c:	3316      	adds	r3, #22
 800761e:	dba8      	blt.n	8007572 <_strtod_l+0x40a>
 8007620:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007622:	eba3 0808 	sub.w	r8, r3, r8
 8007626:	4b34      	ldr	r3, [pc, #208]	@ (80076f8 <_strtod_l+0x590>)
 8007628:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800762c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007630:	4650      	mov	r0, sl
 8007632:	4659      	mov	r1, fp
 8007634:	f7f9 f91a 	bl	800086c <__aeabi_ddiv>
 8007638:	e782      	b.n	8007540 <_strtod_l+0x3d8>
 800763a:	2300      	movs	r3, #0
 800763c:	4f2f      	ldr	r7, [pc, #188]	@ (80076fc <_strtod_l+0x594>)
 800763e:	1124      	asrs	r4, r4, #4
 8007640:	4650      	mov	r0, sl
 8007642:	4659      	mov	r1, fp
 8007644:	461e      	mov	r6, r3
 8007646:	2c01      	cmp	r4, #1
 8007648:	dc21      	bgt.n	800768e <_strtod_l+0x526>
 800764a:	b10b      	cbz	r3, 8007650 <_strtod_l+0x4e8>
 800764c:	4682      	mov	sl, r0
 800764e:	468b      	mov	fp, r1
 8007650:	492a      	ldr	r1, [pc, #168]	@ (80076fc <_strtod_l+0x594>)
 8007652:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007656:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800765a:	4652      	mov	r2, sl
 800765c:	465b      	mov	r3, fp
 800765e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007662:	f7f8 ffd9 	bl	8000618 <__aeabi_dmul>
 8007666:	4b26      	ldr	r3, [pc, #152]	@ (8007700 <_strtod_l+0x598>)
 8007668:	460a      	mov	r2, r1
 800766a:	400b      	ands	r3, r1
 800766c:	4925      	ldr	r1, [pc, #148]	@ (8007704 <_strtod_l+0x59c>)
 800766e:	428b      	cmp	r3, r1
 8007670:	4682      	mov	sl, r0
 8007672:	d898      	bhi.n	80075a6 <_strtod_l+0x43e>
 8007674:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007678:	428b      	cmp	r3, r1
 800767a:	bf86      	itte	hi
 800767c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007708 <_strtod_l+0x5a0>
 8007680:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8007684:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007688:	2300      	movs	r3, #0
 800768a:	9308      	str	r3, [sp, #32]
 800768c:	e076      	b.n	800777c <_strtod_l+0x614>
 800768e:	07e2      	lsls	r2, r4, #31
 8007690:	d504      	bpl.n	800769c <_strtod_l+0x534>
 8007692:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007696:	f7f8 ffbf 	bl	8000618 <__aeabi_dmul>
 800769a:	2301      	movs	r3, #1
 800769c:	3601      	adds	r6, #1
 800769e:	1064      	asrs	r4, r4, #1
 80076a0:	3708      	adds	r7, #8
 80076a2:	e7d0      	b.n	8007646 <_strtod_l+0x4de>
 80076a4:	d0f0      	beq.n	8007688 <_strtod_l+0x520>
 80076a6:	4264      	negs	r4, r4
 80076a8:	f014 020f 	ands.w	r2, r4, #15
 80076ac:	d00a      	beq.n	80076c4 <_strtod_l+0x55c>
 80076ae:	4b12      	ldr	r3, [pc, #72]	@ (80076f8 <_strtod_l+0x590>)
 80076b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076b4:	4650      	mov	r0, sl
 80076b6:	4659      	mov	r1, fp
 80076b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076bc:	f7f9 f8d6 	bl	800086c <__aeabi_ddiv>
 80076c0:	4682      	mov	sl, r0
 80076c2:	468b      	mov	fp, r1
 80076c4:	1124      	asrs	r4, r4, #4
 80076c6:	d0df      	beq.n	8007688 <_strtod_l+0x520>
 80076c8:	2c1f      	cmp	r4, #31
 80076ca:	dd1f      	ble.n	800770c <_strtod_l+0x5a4>
 80076cc:	2400      	movs	r4, #0
 80076ce:	46a0      	mov	r8, r4
 80076d0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80076d2:	46a1      	mov	r9, r4
 80076d4:	9a05      	ldr	r2, [sp, #20]
 80076d6:	2322      	movs	r3, #34	@ 0x22
 80076d8:	f04f 0a00 	mov.w	sl, #0
 80076dc:	f04f 0b00 	mov.w	fp, #0
 80076e0:	6013      	str	r3, [r2, #0]
 80076e2:	e76b      	b.n	80075bc <_strtod_l+0x454>
 80076e4:	08008fed 	.word	0x08008fed
 80076e8:	080092b8 	.word	0x080092b8
 80076ec:	08008fe5 	.word	0x08008fe5
 80076f0:	0800901c 	.word	0x0800901c
 80076f4:	08009155 	.word	0x08009155
 80076f8:	080091f0 	.word	0x080091f0
 80076fc:	080091c8 	.word	0x080091c8
 8007700:	7ff00000 	.word	0x7ff00000
 8007704:	7ca00000 	.word	0x7ca00000
 8007708:	7fefffff 	.word	0x7fefffff
 800770c:	f014 0310 	ands.w	r3, r4, #16
 8007710:	bf18      	it	ne
 8007712:	236a      	movne	r3, #106	@ 0x6a
 8007714:	4ea9      	ldr	r6, [pc, #676]	@ (80079bc <_strtod_l+0x854>)
 8007716:	9308      	str	r3, [sp, #32]
 8007718:	4650      	mov	r0, sl
 800771a:	4659      	mov	r1, fp
 800771c:	2300      	movs	r3, #0
 800771e:	07e7      	lsls	r7, r4, #31
 8007720:	d504      	bpl.n	800772c <_strtod_l+0x5c4>
 8007722:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007726:	f7f8 ff77 	bl	8000618 <__aeabi_dmul>
 800772a:	2301      	movs	r3, #1
 800772c:	1064      	asrs	r4, r4, #1
 800772e:	f106 0608 	add.w	r6, r6, #8
 8007732:	d1f4      	bne.n	800771e <_strtod_l+0x5b6>
 8007734:	b10b      	cbz	r3, 800773a <_strtod_l+0x5d2>
 8007736:	4682      	mov	sl, r0
 8007738:	468b      	mov	fp, r1
 800773a:	9b08      	ldr	r3, [sp, #32]
 800773c:	b1b3      	cbz	r3, 800776c <_strtod_l+0x604>
 800773e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007742:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007746:	2b00      	cmp	r3, #0
 8007748:	4659      	mov	r1, fp
 800774a:	dd0f      	ble.n	800776c <_strtod_l+0x604>
 800774c:	2b1f      	cmp	r3, #31
 800774e:	dd56      	ble.n	80077fe <_strtod_l+0x696>
 8007750:	2b34      	cmp	r3, #52	@ 0x34
 8007752:	bfde      	ittt	le
 8007754:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8007758:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800775c:	4093      	lslle	r3, r2
 800775e:	f04f 0a00 	mov.w	sl, #0
 8007762:	bfcc      	ite	gt
 8007764:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007768:	ea03 0b01 	andle.w	fp, r3, r1
 800776c:	2200      	movs	r2, #0
 800776e:	2300      	movs	r3, #0
 8007770:	4650      	mov	r0, sl
 8007772:	4659      	mov	r1, fp
 8007774:	f7f9 f9b8 	bl	8000ae8 <__aeabi_dcmpeq>
 8007778:	2800      	cmp	r0, #0
 800777a:	d1a7      	bne.n	80076cc <_strtod_l+0x564>
 800777c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800777e:	9300      	str	r3, [sp, #0]
 8007780:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007782:	9805      	ldr	r0, [sp, #20]
 8007784:	462b      	mov	r3, r5
 8007786:	464a      	mov	r2, r9
 8007788:	f7ff f8cc 	bl	8006924 <__s2b>
 800778c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800778e:	2800      	cmp	r0, #0
 8007790:	f43f af09 	beq.w	80075a6 <_strtod_l+0x43e>
 8007794:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007796:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007798:	2a00      	cmp	r2, #0
 800779a:	eba3 0308 	sub.w	r3, r3, r8
 800779e:	bfa8      	it	ge
 80077a0:	2300      	movge	r3, #0
 80077a2:	9312      	str	r3, [sp, #72]	@ 0x48
 80077a4:	2400      	movs	r4, #0
 80077a6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80077aa:	9316      	str	r3, [sp, #88]	@ 0x58
 80077ac:	46a0      	mov	r8, r4
 80077ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077b0:	9805      	ldr	r0, [sp, #20]
 80077b2:	6859      	ldr	r1, [r3, #4]
 80077b4:	f7ff f80e 	bl	80067d4 <_Balloc>
 80077b8:	4681      	mov	r9, r0
 80077ba:	2800      	cmp	r0, #0
 80077bc:	f43f aef7 	beq.w	80075ae <_strtod_l+0x446>
 80077c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077c2:	691a      	ldr	r2, [r3, #16]
 80077c4:	3202      	adds	r2, #2
 80077c6:	f103 010c 	add.w	r1, r3, #12
 80077ca:	0092      	lsls	r2, r2, #2
 80077cc:	300c      	adds	r0, #12
 80077ce:	f000 fd61 	bl	8008294 <memcpy>
 80077d2:	ec4b ab10 	vmov	d0, sl, fp
 80077d6:	9805      	ldr	r0, [sp, #20]
 80077d8:	aa1c      	add	r2, sp, #112	@ 0x70
 80077da:	a91b      	add	r1, sp, #108	@ 0x6c
 80077dc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80077e0:	f7ff fbd4 	bl	8006f8c <__d2b>
 80077e4:	901a      	str	r0, [sp, #104]	@ 0x68
 80077e6:	2800      	cmp	r0, #0
 80077e8:	f43f aee1 	beq.w	80075ae <_strtod_l+0x446>
 80077ec:	9805      	ldr	r0, [sp, #20]
 80077ee:	2101      	movs	r1, #1
 80077f0:	f7ff f92e 	bl	8006a50 <__i2b>
 80077f4:	4680      	mov	r8, r0
 80077f6:	b948      	cbnz	r0, 800780c <_strtod_l+0x6a4>
 80077f8:	f04f 0800 	mov.w	r8, #0
 80077fc:	e6d7      	b.n	80075ae <_strtod_l+0x446>
 80077fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007802:	fa02 f303 	lsl.w	r3, r2, r3
 8007806:	ea03 0a0a 	and.w	sl, r3, sl
 800780a:	e7af      	b.n	800776c <_strtod_l+0x604>
 800780c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800780e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007810:	2d00      	cmp	r5, #0
 8007812:	bfab      	itete	ge
 8007814:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007816:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007818:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800781a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800781c:	bfac      	ite	ge
 800781e:	18ef      	addge	r7, r5, r3
 8007820:	1b5e      	sublt	r6, r3, r5
 8007822:	9b08      	ldr	r3, [sp, #32]
 8007824:	1aed      	subs	r5, r5, r3
 8007826:	4415      	add	r5, r2
 8007828:	4b65      	ldr	r3, [pc, #404]	@ (80079c0 <_strtod_l+0x858>)
 800782a:	3d01      	subs	r5, #1
 800782c:	429d      	cmp	r5, r3
 800782e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007832:	da50      	bge.n	80078d6 <_strtod_l+0x76e>
 8007834:	1b5b      	subs	r3, r3, r5
 8007836:	2b1f      	cmp	r3, #31
 8007838:	eba2 0203 	sub.w	r2, r2, r3
 800783c:	f04f 0101 	mov.w	r1, #1
 8007840:	dc3d      	bgt.n	80078be <_strtod_l+0x756>
 8007842:	fa01 f303 	lsl.w	r3, r1, r3
 8007846:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007848:	2300      	movs	r3, #0
 800784a:	9310      	str	r3, [sp, #64]	@ 0x40
 800784c:	18bd      	adds	r5, r7, r2
 800784e:	9b08      	ldr	r3, [sp, #32]
 8007850:	42af      	cmp	r7, r5
 8007852:	4416      	add	r6, r2
 8007854:	441e      	add	r6, r3
 8007856:	463b      	mov	r3, r7
 8007858:	bfa8      	it	ge
 800785a:	462b      	movge	r3, r5
 800785c:	42b3      	cmp	r3, r6
 800785e:	bfa8      	it	ge
 8007860:	4633      	movge	r3, r6
 8007862:	2b00      	cmp	r3, #0
 8007864:	bfc2      	ittt	gt
 8007866:	1aed      	subgt	r5, r5, r3
 8007868:	1af6      	subgt	r6, r6, r3
 800786a:	1aff      	subgt	r7, r7, r3
 800786c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800786e:	2b00      	cmp	r3, #0
 8007870:	dd16      	ble.n	80078a0 <_strtod_l+0x738>
 8007872:	4641      	mov	r1, r8
 8007874:	9805      	ldr	r0, [sp, #20]
 8007876:	461a      	mov	r2, r3
 8007878:	f7ff f9a2 	bl	8006bc0 <__pow5mult>
 800787c:	4680      	mov	r8, r0
 800787e:	2800      	cmp	r0, #0
 8007880:	d0ba      	beq.n	80077f8 <_strtod_l+0x690>
 8007882:	4601      	mov	r1, r0
 8007884:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007886:	9805      	ldr	r0, [sp, #20]
 8007888:	f7ff f8f8 	bl	8006a7c <__multiply>
 800788c:	900a      	str	r0, [sp, #40]	@ 0x28
 800788e:	2800      	cmp	r0, #0
 8007890:	f43f ae8d 	beq.w	80075ae <_strtod_l+0x446>
 8007894:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007896:	9805      	ldr	r0, [sp, #20]
 8007898:	f7fe ffdc 	bl	8006854 <_Bfree>
 800789c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800789e:	931a      	str	r3, [sp, #104]	@ 0x68
 80078a0:	2d00      	cmp	r5, #0
 80078a2:	dc1d      	bgt.n	80078e0 <_strtod_l+0x778>
 80078a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	dd23      	ble.n	80078f2 <_strtod_l+0x78a>
 80078aa:	4649      	mov	r1, r9
 80078ac:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80078ae:	9805      	ldr	r0, [sp, #20]
 80078b0:	f7ff f986 	bl	8006bc0 <__pow5mult>
 80078b4:	4681      	mov	r9, r0
 80078b6:	b9e0      	cbnz	r0, 80078f2 <_strtod_l+0x78a>
 80078b8:	f04f 0900 	mov.w	r9, #0
 80078bc:	e677      	b.n	80075ae <_strtod_l+0x446>
 80078be:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80078c2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80078c6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80078ca:	35e2      	adds	r5, #226	@ 0xe2
 80078cc:	fa01 f305 	lsl.w	r3, r1, r5
 80078d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80078d2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80078d4:	e7ba      	b.n	800784c <_strtod_l+0x6e4>
 80078d6:	2300      	movs	r3, #0
 80078d8:	9310      	str	r3, [sp, #64]	@ 0x40
 80078da:	2301      	movs	r3, #1
 80078dc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80078de:	e7b5      	b.n	800784c <_strtod_l+0x6e4>
 80078e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80078e2:	9805      	ldr	r0, [sp, #20]
 80078e4:	462a      	mov	r2, r5
 80078e6:	f7ff f9c5 	bl	8006c74 <__lshift>
 80078ea:	901a      	str	r0, [sp, #104]	@ 0x68
 80078ec:	2800      	cmp	r0, #0
 80078ee:	d1d9      	bne.n	80078a4 <_strtod_l+0x73c>
 80078f0:	e65d      	b.n	80075ae <_strtod_l+0x446>
 80078f2:	2e00      	cmp	r6, #0
 80078f4:	dd07      	ble.n	8007906 <_strtod_l+0x79e>
 80078f6:	4649      	mov	r1, r9
 80078f8:	9805      	ldr	r0, [sp, #20]
 80078fa:	4632      	mov	r2, r6
 80078fc:	f7ff f9ba 	bl	8006c74 <__lshift>
 8007900:	4681      	mov	r9, r0
 8007902:	2800      	cmp	r0, #0
 8007904:	d0d8      	beq.n	80078b8 <_strtod_l+0x750>
 8007906:	2f00      	cmp	r7, #0
 8007908:	dd08      	ble.n	800791c <_strtod_l+0x7b4>
 800790a:	4641      	mov	r1, r8
 800790c:	9805      	ldr	r0, [sp, #20]
 800790e:	463a      	mov	r2, r7
 8007910:	f7ff f9b0 	bl	8006c74 <__lshift>
 8007914:	4680      	mov	r8, r0
 8007916:	2800      	cmp	r0, #0
 8007918:	f43f ae49 	beq.w	80075ae <_strtod_l+0x446>
 800791c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800791e:	9805      	ldr	r0, [sp, #20]
 8007920:	464a      	mov	r2, r9
 8007922:	f7ff fa2f 	bl	8006d84 <__mdiff>
 8007926:	4604      	mov	r4, r0
 8007928:	2800      	cmp	r0, #0
 800792a:	f43f ae40 	beq.w	80075ae <_strtod_l+0x446>
 800792e:	68c3      	ldr	r3, [r0, #12]
 8007930:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007932:	2300      	movs	r3, #0
 8007934:	60c3      	str	r3, [r0, #12]
 8007936:	4641      	mov	r1, r8
 8007938:	f7ff fa08 	bl	8006d4c <__mcmp>
 800793c:	2800      	cmp	r0, #0
 800793e:	da45      	bge.n	80079cc <_strtod_l+0x864>
 8007940:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007942:	ea53 030a 	orrs.w	r3, r3, sl
 8007946:	d16b      	bne.n	8007a20 <_strtod_l+0x8b8>
 8007948:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800794c:	2b00      	cmp	r3, #0
 800794e:	d167      	bne.n	8007a20 <_strtod_l+0x8b8>
 8007950:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007954:	0d1b      	lsrs	r3, r3, #20
 8007956:	051b      	lsls	r3, r3, #20
 8007958:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800795c:	d960      	bls.n	8007a20 <_strtod_l+0x8b8>
 800795e:	6963      	ldr	r3, [r4, #20]
 8007960:	b913      	cbnz	r3, 8007968 <_strtod_l+0x800>
 8007962:	6923      	ldr	r3, [r4, #16]
 8007964:	2b01      	cmp	r3, #1
 8007966:	dd5b      	ble.n	8007a20 <_strtod_l+0x8b8>
 8007968:	4621      	mov	r1, r4
 800796a:	2201      	movs	r2, #1
 800796c:	9805      	ldr	r0, [sp, #20]
 800796e:	f7ff f981 	bl	8006c74 <__lshift>
 8007972:	4641      	mov	r1, r8
 8007974:	4604      	mov	r4, r0
 8007976:	f7ff f9e9 	bl	8006d4c <__mcmp>
 800797a:	2800      	cmp	r0, #0
 800797c:	dd50      	ble.n	8007a20 <_strtod_l+0x8b8>
 800797e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007982:	9a08      	ldr	r2, [sp, #32]
 8007984:	0d1b      	lsrs	r3, r3, #20
 8007986:	051b      	lsls	r3, r3, #20
 8007988:	2a00      	cmp	r2, #0
 800798a:	d06a      	beq.n	8007a62 <_strtod_l+0x8fa>
 800798c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007990:	d867      	bhi.n	8007a62 <_strtod_l+0x8fa>
 8007992:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007996:	f67f ae9d 	bls.w	80076d4 <_strtod_l+0x56c>
 800799a:	4b0a      	ldr	r3, [pc, #40]	@ (80079c4 <_strtod_l+0x85c>)
 800799c:	4650      	mov	r0, sl
 800799e:	4659      	mov	r1, fp
 80079a0:	2200      	movs	r2, #0
 80079a2:	f7f8 fe39 	bl	8000618 <__aeabi_dmul>
 80079a6:	4b08      	ldr	r3, [pc, #32]	@ (80079c8 <_strtod_l+0x860>)
 80079a8:	400b      	ands	r3, r1
 80079aa:	4682      	mov	sl, r0
 80079ac:	468b      	mov	fp, r1
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	f47f ae08 	bne.w	80075c4 <_strtod_l+0x45c>
 80079b4:	9a05      	ldr	r2, [sp, #20]
 80079b6:	2322      	movs	r3, #34	@ 0x22
 80079b8:	6013      	str	r3, [r2, #0]
 80079ba:	e603      	b.n	80075c4 <_strtod_l+0x45c>
 80079bc:	080092e0 	.word	0x080092e0
 80079c0:	fffffc02 	.word	0xfffffc02
 80079c4:	39500000 	.word	0x39500000
 80079c8:	7ff00000 	.word	0x7ff00000
 80079cc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80079d0:	d165      	bne.n	8007a9e <_strtod_l+0x936>
 80079d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80079d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079d8:	b35a      	cbz	r2, 8007a32 <_strtod_l+0x8ca>
 80079da:	4a9f      	ldr	r2, [pc, #636]	@ (8007c58 <_strtod_l+0xaf0>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d12b      	bne.n	8007a38 <_strtod_l+0x8d0>
 80079e0:	9b08      	ldr	r3, [sp, #32]
 80079e2:	4651      	mov	r1, sl
 80079e4:	b303      	cbz	r3, 8007a28 <_strtod_l+0x8c0>
 80079e6:	4b9d      	ldr	r3, [pc, #628]	@ (8007c5c <_strtod_l+0xaf4>)
 80079e8:	465a      	mov	r2, fp
 80079ea:	4013      	ands	r3, r2
 80079ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80079f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80079f4:	d81b      	bhi.n	8007a2e <_strtod_l+0x8c6>
 80079f6:	0d1b      	lsrs	r3, r3, #20
 80079f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80079fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007a00:	4299      	cmp	r1, r3
 8007a02:	d119      	bne.n	8007a38 <_strtod_l+0x8d0>
 8007a04:	4b96      	ldr	r3, [pc, #600]	@ (8007c60 <_strtod_l+0xaf8>)
 8007a06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d102      	bne.n	8007a12 <_strtod_l+0x8aa>
 8007a0c:	3101      	adds	r1, #1
 8007a0e:	f43f adce 	beq.w	80075ae <_strtod_l+0x446>
 8007a12:	4b92      	ldr	r3, [pc, #584]	@ (8007c5c <_strtod_l+0xaf4>)
 8007a14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a16:	401a      	ands	r2, r3
 8007a18:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007a1c:	f04f 0a00 	mov.w	sl, #0
 8007a20:	9b08      	ldr	r3, [sp, #32]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1b9      	bne.n	800799a <_strtod_l+0x832>
 8007a26:	e5cd      	b.n	80075c4 <_strtod_l+0x45c>
 8007a28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a2c:	e7e8      	b.n	8007a00 <_strtod_l+0x898>
 8007a2e:	4613      	mov	r3, r2
 8007a30:	e7e6      	b.n	8007a00 <_strtod_l+0x898>
 8007a32:	ea53 030a 	orrs.w	r3, r3, sl
 8007a36:	d0a2      	beq.n	800797e <_strtod_l+0x816>
 8007a38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007a3a:	b1db      	cbz	r3, 8007a74 <_strtod_l+0x90c>
 8007a3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a3e:	4213      	tst	r3, r2
 8007a40:	d0ee      	beq.n	8007a20 <_strtod_l+0x8b8>
 8007a42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a44:	9a08      	ldr	r2, [sp, #32]
 8007a46:	4650      	mov	r0, sl
 8007a48:	4659      	mov	r1, fp
 8007a4a:	b1bb      	cbz	r3, 8007a7c <_strtod_l+0x914>
 8007a4c:	f7ff fb6c 	bl	8007128 <sulp>
 8007a50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a54:	ec53 2b10 	vmov	r2, r3, d0
 8007a58:	f7f8 fc28 	bl	80002ac <__adddf3>
 8007a5c:	4682      	mov	sl, r0
 8007a5e:	468b      	mov	fp, r1
 8007a60:	e7de      	b.n	8007a20 <_strtod_l+0x8b8>
 8007a62:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007a66:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007a6a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007a6e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007a72:	e7d5      	b.n	8007a20 <_strtod_l+0x8b8>
 8007a74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a76:	ea13 0f0a 	tst.w	r3, sl
 8007a7a:	e7e1      	b.n	8007a40 <_strtod_l+0x8d8>
 8007a7c:	f7ff fb54 	bl	8007128 <sulp>
 8007a80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a84:	ec53 2b10 	vmov	r2, r3, d0
 8007a88:	f7f8 fc0e 	bl	80002a8 <__aeabi_dsub>
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	2300      	movs	r3, #0
 8007a90:	4682      	mov	sl, r0
 8007a92:	468b      	mov	fp, r1
 8007a94:	f7f9 f828 	bl	8000ae8 <__aeabi_dcmpeq>
 8007a98:	2800      	cmp	r0, #0
 8007a9a:	d0c1      	beq.n	8007a20 <_strtod_l+0x8b8>
 8007a9c:	e61a      	b.n	80076d4 <_strtod_l+0x56c>
 8007a9e:	4641      	mov	r1, r8
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f7ff facb 	bl	800703c <__ratio>
 8007aa6:	ec57 6b10 	vmov	r6, r7, d0
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	4639      	mov	r1, r7
 8007ab4:	f7f9 f82c 	bl	8000b10 <__aeabi_dcmple>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d06f      	beq.n	8007b9c <_strtod_l+0xa34>
 8007abc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d17a      	bne.n	8007bb8 <_strtod_l+0xa50>
 8007ac2:	f1ba 0f00 	cmp.w	sl, #0
 8007ac6:	d158      	bne.n	8007b7a <_strtod_l+0xa12>
 8007ac8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d15a      	bne.n	8007b88 <_strtod_l+0xa20>
 8007ad2:	4b64      	ldr	r3, [pc, #400]	@ (8007c64 <_strtod_l+0xafc>)
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	4639      	mov	r1, r7
 8007ada:	f7f9 f80f 	bl	8000afc <__aeabi_dcmplt>
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	d159      	bne.n	8007b96 <_strtod_l+0xa2e>
 8007ae2:	4630      	mov	r0, r6
 8007ae4:	4639      	mov	r1, r7
 8007ae6:	4b60      	ldr	r3, [pc, #384]	@ (8007c68 <_strtod_l+0xb00>)
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f7f8 fd95 	bl	8000618 <__aeabi_dmul>
 8007aee:	4606      	mov	r6, r0
 8007af0:	460f      	mov	r7, r1
 8007af2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007af6:	9606      	str	r6, [sp, #24]
 8007af8:	9307      	str	r3, [sp, #28]
 8007afa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007afe:	4d57      	ldr	r5, [pc, #348]	@ (8007c5c <_strtod_l+0xaf4>)
 8007b00:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b06:	401d      	ands	r5, r3
 8007b08:	4b58      	ldr	r3, [pc, #352]	@ (8007c6c <_strtod_l+0xb04>)
 8007b0a:	429d      	cmp	r5, r3
 8007b0c:	f040 80b2 	bne.w	8007c74 <_strtod_l+0xb0c>
 8007b10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b12:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007b16:	ec4b ab10 	vmov	d0, sl, fp
 8007b1a:	f7ff f9c7 	bl	8006eac <__ulp>
 8007b1e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b22:	ec51 0b10 	vmov	r0, r1, d0
 8007b26:	f7f8 fd77 	bl	8000618 <__aeabi_dmul>
 8007b2a:	4652      	mov	r2, sl
 8007b2c:	465b      	mov	r3, fp
 8007b2e:	f7f8 fbbd 	bl	80002ac <__adddf3>
 8007b32:	460b      	mov	r3, r1
 8007b34:	4949      	ldr	r1, [pc, #292]	@ (8007c5c <_strtod_l+0xaf4>)
 8007b36:	4a4e      	ldr	r2, [pc, #312]	@ (8007c70 <_strtod_l+0xb08>)
 8007b38:	4019      	ands	r1, r3
 8007b3a:	4291      	cmp	r1, r2
 8007b3c:	4682      	mov	sl, r0
 8007b3e:	d942      	bls.n	8007bc6 <_strtod_l+0xa5e>
 8007b40:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b42:	4b47      	ldr	r3, [pc, #284]	@ (8007c60 <_strtod_l+0xaf8>)
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d103      	bne.n	8007b50 <_strtod_l+0x9e8>
 8007b48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	f43f ad2f 	beq.w	80075ae <_strtod_l+0x446>
 8007b50:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007c60 <_strtod_l+0xaf8>
 8007b54:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007b58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b5a:	9805      	ldr	r0, [sp, #20]
 8007b5c:	f7fe fe7a 	bl	8006854 <_Bfree>
 8007b60:	9805      	ldr	r0, [sp, #20]
 8007b62:	4649      	mov	r1, r9
 8007b64:	f7fe fe76 	bl	8006854 <_Bfree>
 8007b68:	9805      	ldr	r0, [sp, #20]
 8007b6a:	4641      	mov	r1, r8
 8007b6c:	f7fe fe72 	bl	8006854 <_Bfree>
 8007b70:	9805      	ldr	r0, [sp, #20]
 8007b72:	4621      	mov	r1, r4
 8007b74:	f7fe fe6e 	bl	8006854 <_Bfree>
 8007b78:	e619      	b.n	80077ae <_strtod_l+0x646>
 8007b7a:	f1ba 0f01 	cmp.w	sl, #1
 8007b7e:	d103      	bne.n	8007b88 <_strtod_l+0xa20>
 8007b80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f43f ada6 	beq.w	80076d4 <_strtod_l+0x56c>
 8007b88:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007c38 <_strtod_l+0xad0>
 8007b8c:	4f35      	ldr	r7, [pc, #212]	@ (8007c64 <_strtod_l+0xafc>)
 8007b8e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007b92:	2600      	movs	r6, #0
 8007b94:	e7b1      	b.n	8007afa <_strtod_l+0x992>
 8007b96:	4f34      	ldr	r7, [pc, #208]	@ (8007c68 <_strtod_l+0xb00>)
 8007b98:	2600      	movs	r6, #0
 8007b9a:	e7aa      	b.n	8007af2 <_strtod_l+0x98a>
 8007b9c:	4b32      	ldr	r3, [pc, #200]	@ (8007c68 <_strtod_l+0xb00>)
 8007b9e:	4630      	mov	r0, r6
 8007ba0:	4639      	mov	r1, r7
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f7f8 fd38 	bl	8000618 <__aeabi_dmul>
 8007ba8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007baa:	4606      	mov	r6, r0
 8007bac:	460f      	mov	r7, r1
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d09f      	beq.n	8007af2 <_strtod_l+0x98a>
 8007bb2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007bb6:	e7a0      	b.n	8007afa <_strtod_l+0x992>
 8007bb8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007c40 <_strtod_l+0xad8>
 8007bbc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007bc0:	ec57 6b17 	vmov	r6, r7, d7
 8007bc4:	e799      	b.n	8007afa <_strtod_l+0x992>
 8007bc6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007bca:	9b08      	ldr	r3, [sp, #32]
 8007bcc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1c1      	bne.n	8007b58 <_strtod_l+0x9f0>
 8007bd4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007bd8:	0d1b      	lsrs	r3, r3, #20
 8007bda:	051b      	lsls	r3, r3, #20
 8007bdc:	429d      	cmp	r5, r3
 8007bde:	d1bb      	bne.n	8007b58 <_strtod_l+0x9f0>
 8007be0:	4630      	mov	r0, r6
 8007be2:	4639      	mov	r1, r7
 8007be4:	f7f9 f878 	bl	8000cd8 <__aeabi_d2lz>
 8007be8:	f7f8 fce8 	bl	80005bc <__aeabi_l2d>
 8007bec:	4602      	mov	r2, r0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	4639      	mov	r1, r7
 8007bf4:	f7f8 fb58 	bl	80002a8 <__aeabi_dsub>
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007c00:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007c04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c06:	ea46 060a 	orr.w	r6, r6, sl
 8007c0a:	431e      	orrs	r6, r3
 8007c0c:	d06f      	beq.n	8007cee <_strtod_l+0xb86>
 8007c0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007c48 <_strtod_l+0xae0>)
 8007c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c14:	f7f8 ff72 	bl	8000afc <__aeabi_dcmplt>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	f47f acd3 	bne.w	80075c4 <_strtod_l+0x45c>
 8007c1e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007c50 <_strtod_l+0xae8>)
 8007c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c28:	f7f8 ff86 	bl	8000b38 <__aeabi_dcmpgt>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	d093      	beq.n	8007b58 <_strtod_l+0x9f0>
 8007c30:	e4c8      	b.n	80075c4 <_strtod_l+0x45c>
 8007c32:	bf00      	nop
 8007c34:	f3af 8000 	nop.w
 8007c38:	00000000 	.word	0x00000000
 8007c3c:	bff00000 	.word	0xbff00000
 8007c40:	00000000 	.word	0x00000000
 8007c44:	3ff00000 	.word	0x3ff00000
 8007c48:	94a03595 	.word	0x94a03595
 8007c4c:	3fdfffff 	.word	0x3fdfffff
 8007c50:	35afe535 	.word	0x35afe535
 8007c54:	3fe00000 	.word	0x3fe00000
 8007c58:	000fffff 	.word	0x000fffff
 8007c5c:	7ff00000 	.word	0x7ff00000
 8007c60:	7fefffff 	.word	0x7fefffff
 8007c64:	3ff00000 	.word	0x3ff00000
 8007c68:	3fe00000 	.word	0x3fe00000
 8007c6c:	7fe00000 	.word	0x7fe00000
 8007c70:	7c9fffff 	.word	0x7c9fffff
 8007c74:	9b08      	ldr	r3, [sp, #32]
 8007c76:	b323      	cbz	r3, 8007cc2 <_strtod_l+0xb5a>
 8007c78:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007c7c:	d821      	bhi.n	8007cc2 <_strtod_l+0xb5a>
 8007c7e:	a328      	add	r3, pc, #160	@ (adr r3, 8007d20 <_strtod_l+0xbb8>)
 8007c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c84:	4630      	mov	r0, r6
 8007c86:	4639      	mov	r1, r7
 8007c88:	f7f8 ff42 	bl	8000b10 <__aeabi_dcmple>
 8007c8c:	b1a0      	cbz	r0, 8007cb8 <_strtod_l+0xb50>
 8007c8e:	4639      	mov	r1, r7
 8007c90:	4630      	mov	r0, r6
 8007c92:	f7f8 ff99 	bl	8000bc8 <__aeabi_d2uiz>
 8007c96:	2801      	cmp	r0, #1
 8007c98:	bf38      	it	cc
 8007c9a:	2001      	movcc	r0, #1
 8007c9c:	f7f8 fc42 	bl	8000524 <__aeabi_ui2d>
 8007ca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ca2:	4606      	mov	r6, r0
 8007ca4:	460f      	mov	r7, r1
 8007ca6:	b9fb      	cbnz	r3, 8007ce8 <_strtod_l+0xb80>
 8007ca8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007cac:	9014      	str	r0, [sp, #80]	@ 0x50
 8007cae:	9315      	str	r3, [sp, #84]	@ 0x54
 8007cb0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007cb4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007cb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007cba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007cbe:	1b5b      	subs	r3, r3, r5
 8007cc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8007cc2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007cc6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007cca:	f7ff f8ef 	bl	8006eac <__ulp>
 8007cce:	4650      	mov	r0, sl
 8007cd0:	ec53 2b10 	vmov	r2, r3, d0
 8007cd4:	4659      	mov	r1, fp
 8007cd6:	f7f8 fc9f 	bl	8000618 <__aeabi_dmul>
 8007cda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007cde:	f7f8 fae5 	bl	80002ac <__adddf3>
 8007ce2:	4682      	mov	sl, r0
 8007ce4:	468b      	mov	fp, r1
 8007ce6:	e770      	b.n	8007bca <_strtod_l+0xa62>
 8007ce8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007cec:	e7e0      	b.n	8007cb0 <_strtod_l+0xb48>
 8007cee:	a30e      	add	r3, pc, #56	@ (adr r3, 8007d28 <_strtod_l+0xbc0>)
 8007cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf4:	f7f8 ff02 	bl	8000afc <__aeabi_dcmplt>
 8007cf8:	e798      	b.n	8007c2c <_strtod_l+0xac4>
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	930e      	str	r3, [sp, #56]	@ 0x38
 8007cfe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007d00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d02:	6013      	str	r3, [r2, #0]
 8007d04:	f7ff ba6d 	b.w	80071e2 <_strtod_l+0x7a>
 8007d08:	2a65      	cmp	r2, #101	@ 0x65
 8007d0a:	f43f ab68 	beq.w	80073de <_strtod_l+0x276>
 8007d0e:	2a45      	cmp	r2, #69	@ 0x45
 8007d10:	f43f ab65 	beq.w	80073de <_strtod_l+0x276>
 8007d14:	2301      	movs	r3, #1
 8007d16:	f7ff bba0 	b.w	800745a <_strtod_l+0x2f2>
 8007d1a:	bf00      	nop
 8007d1c:	f3af 8000 	nop.w
 8007d20:	ffc00000 	.word	0xffc00000
 8007d24:	41dfffff 	.word	0x41dfffff
 8007d28:	94a03595 	.word	0x94a03595
 8007d2c:	3fcfffff 	.word	0x3fcfffff

08007d30 <_strtod_r>:
 8007d30:	4b01      	ldr	r3, [pc, #4]	@ (8007d38 <_strtod_r+0x8>)
 8007d32:	f7ff ba19 	b.w	8007168 <_strtod_l>
 8007d36:	bf00      	nop
 8007d38:	20000068 	.word	0x20000068

08007d3c <_strtol_l.isra.0>:
 8007d3c:	2b24      	cmp	r3, #36	@ 0x24
 8007d3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d42:	4686      	mov	lr, r0
 8007d44:	4690      	mov	r8, r2
 8007d46:	d801      	bhi.n	8007d4c <_strtol_l.isra.0+0x10>
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d106      	bne.n	8007d5a <_strtol_l.isra.0+0x1e>
 8007d4c:	f7fd fe6a 	bl	8005a24 <__errno>
 8007d50:	2316      	movs	r3, #22
 8007d52:	6003      	str	r3, [r0, #0]
 8007d54:	2000      	movs	r0, #0
 8007d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d5a:	4834      	ldr	r0, [pc, #208]	@ (8007e2c <_strtol_l.isra.0+0xf0>)
 8007d5c:	460d      	mov	r5, r1
 8007d5e:	462a      	mov	r2, r5
 8007d60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d64:	5d06      	ldrb	r6, [r0, r4]
 8007d66:	f016 0608 	ands.w	r6, r6, #8
 8007d6a:	d1f8      	bne.n	8007d5e <_strtol_l.isra.0+0x22>
 8007d6c:	2c2d      	cmp	r4, #45	@ 0x2d
 8007d6e:	d110      	bne.n	8007d92 <_strtol_l.isra.0+0x56>
 8007d70:	782c      	ldrb	r4, [r5, #0]
 8007d72:	2601      	movs	r6, #1
 8007d74:	1c95      	adds	r5, r2, #2
 8007d76:	f033 0210 	bics.w	r2, r3, #16
 8007d7a:	d115      	bne.n	8007da8 <_strtol_l.isra.0+0x6c>
 8007d7c:	2c30      	cmp	r4, #48	@ 0x30
 8007d7e:	d10d      	bne.n	8007d9c <_strtol_l.isra.0+0x60>
 8007d80:	782a      	ldrb	r2, [r5, #0]
 8007d82:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007d86:	2a58      	cmp	r2, #88	@ 0x58
 8007d88:	d108      	bne.n	8007d9c <_strtol_l.isra.0+0x60>
 8007d8a:	786c      	ldrb	r4, [r5, #1]
 8007d8c:	3502      	adds	r5, #2
 8007d8e:	2310      	movs	r3, #16
 8007d90:	e00a      	b.n	8007da8 <_strtol_l.isra.0+0x6c>
 8007d92:	2c2b      	cmp	r4, #43	@ 0x2b
 8007d94:	bf04      	itt	eq
 8007d96:	782c      	ldrbeq	r4, [r5, #0]
 8007d98:	1c95      	addeq	r5, r2, #2
 8007d9a:	e7ec      	b.n	8007d76 <_strtol_l.isra.0+0x3a>
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d1f6      	bne.n	8007d8e <_strtol_l.isra.0+0x52>
 8007da0:	2c30      	cmp	r4, #48	@ 0x30
 8007da2:	bf14      	ite	ne
 8007da4:	230a      	movne	r3, #10
 8007da6:	2308      	moveq	r3, #8
 8007da8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007dac:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8007db0:	2200      	movs	r2, #0
 8007db2:	fbbc f9f3 	udiv	r9, ip, r3
 8007db6:	4610      	mov	r0, r2
 8007db8:	fb03 ca19 	mls	sl, r3, r9, ip
 8007dbc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007dc0:	2f09      	cmp	r7, #9
 8007dc2:	d80f      	bhi.n	8007de4 <_strtol_l.isra.0+0xa8>
 8007dc4:	463c      	mov	r4, r7
 8007dc6:	42a3      	cmp	r3, r4
 8007dc8:	dd1b      	ble.n	8007e02 <_strtol_l.isra.0+0xc6>
 8007dca:	1c57      	adds	r7, r2, #1
 8007dcc:	d007      	beq.n	8007dde <_strtol_l.isra.0+0xa2>
 8007dce:	4581      	cmp	r9, r0
 8007dd0:	d314      	bcc.n	8007dfc <_strtol_l.isra.0+0xc0>
 8007dd2:	d101      	bne.n	8007dd8 <_strtol_l.isra.0+0x9c>
 8007dd4:	45a2      	cmp	sl, r4
 8007dd6:	db11      	blt.n	8007dfc <_strtol_l.isra.0+0xc0>
 8007dd8:	fb00 4003 	mla	r0, r0, r3, r4
 8007ddc:	2201      	movs	r2, #1
 8007dde:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007de2:	e7eb      	b.n	8007dbc <_strtol_l.isra.0+0x80>
 8007de4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007de8:	2f19      	cmp	r7, #25
 8007dea:	d801      	bhi.n	8007df0 <_strtol_l.isra.0+0xb4>
 8007dec:	3c37      	subs	r4, #55	@ 0x37
 8007dee:	e7ea      	b.n	8007dc6 <_strtol_l.isra.0+0x8a>
 8007df0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007df4:	2f19      	cmp	r7, #25
 8007df6:	d804      	bhi.n	8007e02 <_strtol_l.isra.0+0xc6>
 8007df8:	3c57      	subs	r4, #87	@ 0x57
 8007dfa:	e7e4      	b.n	8007dc6 <_strtol_l.isra.0+0x8a>
 8007dfc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e00:	e7ed      	b.n	8007dde <_strtol_l.isra.0+0xa2>
 8007e02:	1c53      	adds	r3, r2, #1
 8007e04:	d108      	bne.n	8007e18 <_strtol_l.isra.0+0xdc>
 8007e06:	2322      	movs	r3, #34	@ 0x22
 8007e08:	f8ce 3000 	str.w	r3, [lr]
 8007e0c:	4660      	mov	r0, ip
 8007e0e:	f1b8 0f00 	cmp.w	r8, #0
 8007e12:	d0a0      	beq.n	8007d56 <_strtol_l.isra.0+0x1a>
 8007e14:	1e69      	subs	r1, r5, #1
 8007e16:	e006      	b.n	8007e26 <_strtol_l.isra.0+0xea>
 8007e18:	b106      	cbz	r6, 8007e1c <_strtol_l.isra.0+0xe0>
 8007e1a:	4240      	negs	r0, r0
 8007e1c:	f1b8 0f00 	cmp.w	r8, #0
 8007e20:	d099      	beq.n	8007d56 <_strtol_l.isra.0+0x1a>
 8007e22:	2a00      	cmp	r2, #0
 8007e24:	d1f6      	bne.n	8007e14 <_strtol_l.isra.0+0xd8>
 8007e26:	f8c8 1000 	str.w	r1, [r8]
 8007e2a:	e794      	b.n	8007d56 <_strtol_l.isra.0+0x1a>
 8007e2c:	08009309 	.word	0x08009309

08007e30 <_strtol_r>:
 8007e30:	f7ff bf84 	b.w	8007d3c <_strtol_l.isra.0>

08007e34 <__ssputs_r>:
 8007e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e38:	688e      	ldr	r6, [r1, #8]
 8007e3a:	461f      	mov	r7, r3
 8007e3c:	42be      	cmp	r6, r7
 8007e3e:	680b      	ldr	r3, [r1, #0]
 8007e40:	4682      	mov	sl, r0
 8007e42:	460c      	mov	r4, r1
 8007e44:	4690      	mov	r8, r2
 8007e46:	d82d      	bhi.n	8007ea4 <__ssputs_r+0x70>
 8007e48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e50:	d026      	beq.n	8007ea0 <__ssputs_r+0x6c>
 8007e52:	6965      	ldr	r5, [r4, #20]
 8007e54:	6909      	ldr	r1, [r1, #16]
 8007e56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e5a:	eba3 0901 	sub.w	r9, r3, r1
 8007e5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e62:	1c7b      	adds	r3, r7, #1
 8007e64:	444b      	add	r3, r9
 8007e66:	106d      	asrs	r5, r5, #1
 8007e68:	429d      	cmp	r5, r3
 8007e6a:	bf38      	it	cc
 8007e6c:	461d      	movcc	r5, r3
 8007e6e:	0553      	lsls	r3, r2, #21
 8007e70:	d527      	bpl.n	8007ec2 <__ssputs_r+0x8e>
 8007e72:	4629      	mov	r1, r5
 8007e74:	f7fc fd5c 	bl	8004930 <_malloc_r>
 8007e78:	4606      	mov	r6, r0
 8007e7a:	b360      	cbz	r0, 8007ed6 <__ssputs_r+0xa2>
 8007e7c:	6921      	ldr	r1, [r4, #16]
 8007e7e:	464a      	mov	r2, r9
 8007e80:	f000 fa08 	bl	8008294 <memcpy>
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e8e:	81a3      	strh	r3, [r4, #12]
 8007e90:	6126      	str	r6, [r4, #16]
 8007e92:	6165      	str	r5, [r4, #20]
 8007e94:	444e      	add	r6, r9
 8007e96:	eba5 0509 	sub.w	r5, r5, r9
 8007e9a:	6026      	str	r6, [r4, #0]
 8007e9c:	60a5      	str	r5, [r4, #8]
 8007e9e:	463e      	mov	r6, r7
 8007ea0:	42be      	cmp	r6, r7
 8007ea2:	d900      	bls.n	8007ea6 <__ssputs_r+0x72>
 8007ea4:	463e      	mov	r6, r7
 8007ea6:	6820      	ldr	r0, [r4, #0]
 8007ea8:	4632      	mov	r2, r6
 8007eaa:	4641      	mov	r1, r8
 8007eac:	f000 f9c6 	bl	800823c <memmove>
 8007eb0:	68a3      	ldr	r3, [r4, #8]
 8007eb2:	1b9b      	subs	r3, r3, r6
 8007eb4:	60a3      	str	r3, [r4, #8]
 8007eb6:	6823      	ldr	r3, [r4, #0]
 8007eb8:	4433      	add	r3, r6
 8007eba:	6023      	str	r3, [r4, #0]
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec2:	462a      	mov	r2, r5
 8007ec4:	f000 fd79 	bl	80089ba <_realloc_r>
 8007ec8:	4606      	mov	r6, r0
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	d1e0      	bne.n	8007e90 <__ssputs_r+0x5c>
 8007ece:	6921      	ldr	r1, [r4, #16]
 8007ed0:	4650      	mov	r0, sl
 8007ed2:	f7fe fc35 	bl	8006740 <_free_r>
 8007ed6:	230c      	movs	r3, #12
 8007ed8:	f8ca 3000 	str.w	r3, [sl]
 8007edc:	89a3      	ldrh	r3, [r4, #12]
 8007ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ee2:	81a3      	strh	r3, [r4, #12]
 8007ee4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ee8:	e7e9      	b.n	8007ebe <__ssputs_r+0x8a>
	...

08007eec <_svfiprintf_r>:
 8007eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef0:	4698      	mov	r8, r3
 8007ef2:	898b      	ldrh	r3, [r1, #12]
 8007ef4:	061b      	lsls	r3, r3, #24
 8007ef6:	b09d      	sub	sp, #116	@ 0x74
 8007ef8:	4607      	mov	r7, r0
 8007efa:	460d      	mov	r5, r1
 8007efc:	4614      	mov	r4, r2
 8007efe:	d510      	bpl.n	8007f22 <_svfiprintf_r+0x36>
 8007f00:	690b      	ldr	r3, [r1, #16]
 8007f02:	b973      	cbnz	r3, 8007f22 <_svfiprintf_r+0x36>
 8007f04:	2140      	movs	r1, #64	@ 0x40
 8007f06:	f7fc fd13 	bl	8004930 <_malloc_r>
 8007f0a:	6028      	str	r0, [r5, #0]
 8007f0c:	6128      	str	r0, [r5, #16]
 8007f0e:	b930      	cbnz	r0, 8007f1e <_svfiprintf_r+0x32>
 8007f10:	230c      	movs	r3, #12
 8007f12:	603b      	str	r3, [r7, #0]
 8007f14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f18:	b01d      	add	sp, #116	@ 0x74
 8007f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f1e:	2340      	movs	r3, #64	@ 0x40
 8007f20:	616b      	str	r3, [r5, #20]
 8007f22:	2300      	movs	r3, #0
 8007f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f26:	2320      	movs	r3, #32
 8007f28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f30:	2330      	movs	r3, #48	@ 0x30
 8007f32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80080d0 <_svfiprintf_r+0x1e4>
 8007f36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f3a:	f04f 0901 	mov.w	r9, #1
 8007f3e:	4623      	mov	r3, r4
 8007f40:	469a      	mov	sl, r3
 8007f42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f46:	b10a      	cbz	r2, 8007f4c <_svfiprintf_r+0x60>
 8007f48:	2a25      	cmp	r2, #37	@ 0x25
 8007f4a:	d1f9      	bne.n	8007f40 <_svfiprintf_r+0x54>
 8007f4c:	ebba 0b04 	subs.w	fp, sl, r4
 8007f50:	d00b      	beq.n	8007f6a <_svfiprintf_r+0x7e>
 8007f52:	465b      	mov	r3, fp
 8007f54:	4622      	mov	r2, r4
 8007f56:	4629      	mov	r1, r5
 8007f58:	4638      	mov	r0, r7
 8007f5a:	f7ff ff6b 	bl	8007e34 <__ssputs_r>
 8007f5e:	3001      	adds	r0, #1
 8007f60:	f000 80a7 	beq.w	80080b2 <_svfiprintf_r+0x1c6>
 8007f64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f66:	445a      	add	r2, fp
 8007f68:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f000 809f 	beq.w	80080b2 <_svfiprintf_r+0x1c6>
 8007f74:	2300      	movs	r3, #0
 8007f76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f7e:	f10a 0a01 	add.w	sl, sl, #1
 8007f82:	9304      	str	r3, [sp, #16]
 8007f84:	9307      	str	r3, [sp, #28]
 8007f86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f8c:	4654      	mov	r4, sl
 8007f8e:	2205      	movs	r2, #5
 8007f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f94:	484e      	ldr	r0, [pc, #312]	@ (80080d0 <_svfiprintf_r+0x1e4>)
 8007f96:	f7f8 f92b 	bl	80001f0 <memchr>
 8007f9a:	9a04      	ldr	r2, [sp, #16]
 8007f9c:	b9d8      	cbnz	r0, 8007fd6 <_svfiprintf_r+0xea>
 8007f9e:	06d0      	lsls	r0, r2, #27
 8007fa0:	bf44      	itt	mi
 8007fa2:	2320      	movmi	r3, #32
 8007fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fa8:	0711      	lsls	r1, r2, #28
 8007faa:	bf44      	itt	mi
 8007fac:	232b      	movmi	r3, #43	@ 0x2b
 8007fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fb2:	f89a 3000 	ldrb.w	r3, [sl]
 8007fb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fb8:	d015      	beq.n	8007fe6 <_svfiprintf_r+0xfa>
 8007fba:	9a07      	ldr	r2, [sp, #28]
 8007fbc:	4654      	mov	r4, sl
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	f04f 0c0a 	mov.w	ip, #10
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fca:	3b30      	subs	r3, #48	@ 0x30
 8007fcc:	2b09      	cmp	r3, #9
 8007fce:	d94b      	bls.n	8008068 <_svfiprintf_r+0x17c>
 8007fd0:	b1b0      	cbz	r0, 8008000 <_svfiprintf_r+0x114>
 8007fd2:	9207      	str	r2, [sp, #28]
 8007fd4:	e014      	b.n	8008000 <_svfiprintf_r+0x114>
 8007fd6:	eba0 0308 	sub.w	r3, r0, r8
 8007fda:	fa09 f303 	lsl.w	r3, r9, r3
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	9304      	str	r3, [sp, #16]
 8007fe2:	46a2      	mov	sl, r4
 8007fe4:	e7d2      	b.n	8007f8c <_svfiprintf_r+0xa0>
 8007fe6:	9b03      	ldr	r3, [sp, #12]
 8007fe8:	1d19      	adds	r1, r3, #4
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	9103      	str	r1, [sp, #12]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	bfbb      	ittet	lt
 8007ff2:	425b      	neglt	r3, r3
 8007ff4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ff8:	9307      	strge	r3, [sp, #28]
 8007ffa:	9307      	strlt	r3, [sp, #28]
 8007ffc:	bfb8      	it	lt
 8007ffe:	9204      	strlt	r2, [sp, #16]
 8008000:	7823      	ldrb	r3, [r4, #0]
 8008002:	2b2e      	cmp	r3, #46	@ 0x2e
 8008004:	d10a      	bne.n	800801c <_svfiprintf_r+0x130>
 8008006:	7863      	ldrb	r3, [r4, #1]
 8008008:	2b2a      	cmp	r3, #42	@ 0x2a
 800800a:	d132      	bne.n	8008072 <_svfiprintf_r+0x186>
 800800c:	9b03      	ldr	r3, [sp, #12]
 800800e:	1d1a      	adds	r2, r3, #4
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	9203      	str	r2, [sp, #12]
 8008014:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008018:	3402      	adds	r4, #2
 800801a:	9305      	str	r3, [sp, #20]
 800801c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80080e0 <_svfiprintf_r+0x1f4>
 8008020:	7821      	ldrb	r1, [r4, #0]
 8008022:	2203      	movs	r2, #3
 8008024:	4650      	mov	r0, sl
 8008026:	f7f8 f8e3 	bl	80001f0 <memchr>
 800802a:	b138      	cbz	r0, 800803c <_svfiprintf_r+0x150>
 800802c:	9b04      	ldr	r3, [sp, #16]
 800802e:	eba0 000a 	sub.w	r0, r0, sl
 8008032:	2240      	movs	r2, #64	@ 0x40
 8008034:	4082      	lsls	r2, r0
 8008036:	4313      	orrs	r3, r2
 8008038:	3401      	adds	r4, #1
 800803a:	9304      	str	r3, [sp, #16]
 800803c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008040:	4824      	ldr	r0, [pc, #144]	@ (80080d4 <_svfiprintf_r+0x1e8>)
 8008042:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008046:	2206      	movs	r2, #6
 8008048:	f7f8 f8d2 	bl	80001f0 <memchr>
 800804c:	2800      	cmp	r0, #0
 800804e:	d036      	beq.n	80080be <_svfiprintf_r+0x1d2>
 8008050:	4b21      	ldr	r3, [pc, #132]	@ (80080d8 <_svfiprintf_r+0x1ec>)
 8008052:	bb1b      	cbnz	r3, 800809c <_svfiprintf_r+0x1b0>
 8008054:	9b03      	ldr	r3, [sp, #12]
 8008056:	3307      	adds	r3, #7
 8008058:	f023 0307 	bic.w	r3, r3, #7
 800805c:	3308      	adds	r3, #8
 800805e:	9303      	str	r3, [sp, #12]
 8008060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008062:	4433      	add	r3, r6
 8008064:	9309      	str	r3, [sp, #36]	@ 0x24
 8008066:	e76a      	b.n	8007f3e <_svfiprintf_r+0x52>
 8008068:	fb0c 3202 	mla	r2, ip, r2, r3
 800806c:	460c      	mov	r4, r1
 800806e:	2001      	movs	r0, #1
 8008070:	e7a8      	b.n	8007fc4 <_svfiprintf_r+0xd8>
 8008072:	2300      	movs	r3, #0
 8008074:	3401      	adds	r4, #1
 8008076:	9305      	str	r3, [sp, #20]
 8008078:	4619      	mov	r1, r3
 800807a:	f04f 0c0a 	mov.w	ip, #10
 800807e:	4620      	mov	r0, r4
 8008080:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008084:	3a30      	subs	r2, #48	@ 0x30
 8008086:	2a09      	cmp	r2, #9
 8008088:	d903      	bls.n	8008092 <_svfiprintf_r+0x1a6>
 800808a:	2b00      	cmp	r3, #0
 800808c:	d0c6      	beq.n	800801c <_svfiprintf_r+0x130>
 800808e:	9105      	str	r1, [sp, #20]
 8008090:	e7c4      	b.n	800801c <_svfiprintf_r+0x130>
 8008092:	fb0c 2101 	mla	r1, ip, r1, r2
 8008096:	4604      	mov	r4, r0
 8008098:	2301      	movs	r3, #1
 800809a:	e7f0      	b.n	800807e <_svfiprintf_r+0x192>
 800809c:	ab03      	add	r3, sp, #12
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	462a      	mov	r2, r5
 80080a2:	4b0e      	ldr	r3, [pc, #56]	@ (80080dc <_svfiprintf_r+0x1f0>)
 80080a4:	a904      	add	r1, sp, #16
 80080a6:	4638      	mov	r0, r7
 80080a8:	f7fc fd6e 	bl	8004b88 <_printf_float>
 80080ac:	1c42      	adds	r2, r0, #1
 80080ae:	4606      	mov	r6, r0
 80080b0:	d1d6      	bne.n	8008060 <_svfiprintf_r+0x174>
 80080b2:	89ab      	ldrh	r3, [r5, #12]
 80080b4:	065b      	lsls	r3, r3, #25
 80080b6:	f53f af2d 	bmi.w	8007f14 <_svfiprintf_r+0x28>
 80080ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080bc:	e72c      	b.n	8007f18 <_svfiprintf_r+0x2c>
 80080be:	ab03      	add	r3, sp, #12
 80080c0:	9300      	str	r3, [sp, #0]
 80080c2:	462a      	mov	r2, r5
 80080c4:	4b05      	ldr	r3, [pc, #20]	@ (80080dc <_svfiprintf_r+0x1f0>)
 80080c6:	a904      	add	r1, sp, #16
 80080c8:	4638      	mov	r0, r7
 80080ca:	f7fc fff5 	bl	80050b8 <_printf_i>
 80080ce:	e7ed      	b.n	80080ac <_svfiprintf_r+0x1c0>
 80080d0:	08009101 	.word	0x08009101
 80080d4:	0800910b 	.word	0x0800910b
 80080d8:	08004b89 	.word	0x08004b89
 80080dc:	08007e35 	.word	0x08007e35
 80080e0:	08009107 	.word	0x08009107

080080e4 <__sflush_r>:
 80080e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080ec:	0716      	lsls	r6, r2, #28
 80080ee:	4605      	mov	r5, r0
 80080f0:	460c      	mov	r4, r1
 80080f2:	d454      	bmi.n	800819e <__sflush_r+0xba>
 80080f4:	684b      	ldr	r3, [r1, #4]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	dc02      	bgt.n	8008100 <__sflush_r+0x1c>
 80080fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	dd48      	ble.n	8008192 <__sflush_r+0xae>
 8008100:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008102:	2e00      	cmp	r6, #0
 8008104:	d045      	beq.n	8008192 <__sflush_r+0xae>
 8008106:	2300      	movs	r3, #0
 8008108:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800810c:	682f      	ldr	r7, [r5, #0]
 800810e:	6a21      	ldr	r1, [r4, #32]
 8008110:	602b      	str	r3, [r5, #0]
 8008112:	d030      	beq.n	8008176 <__sflush_r+0x92>
 8008114:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008116:	89a3      	ldrh	r3, [r4, #12]
 8008118:	0759      	lsls	r1, r3, #29
 800811a:	d505      	bpl.n	8008128 <__sflush_r+0x44>
 800811c:	6863      	ldr	r3, [r4, #4]
 800811e:	1ad2      	subs	r2, r2, r3
 8008120:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008122:	b10b      	cbz	r3, 8008128 <__sflush_r+0x44>
 8008124:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008126:	1ad2      	subs	r2, r2, r3
 8008128:	2300      	movs	r3, #0
 800812a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800812c:	6a21      	ldr	r1, [r4, #32]
 800812e:	4628      	mov	r0, r5
 8008130:	47b0      	blx	r6
 8008132:	1c43      	adds	r3, r0, #1
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	d106      	bne.n	8008146 <__sflush_r+0x62>
 8008138:	6829      	ldr	r1, [r5, #0]
 800813a:	291d      	cmp	r1, #29
 800813c:	d82b      	bhi.n	8008196 <__sflush_r+0xb2>
 800813e:	4a2a      	ldr	r2, [pc, #168]	@ (80081e8 <__sflush_r+0x104>)
 8008140:	40ca      	lsrs	r2, r1
 8008142:	07d6      	lsls	r6, r2, #31
 8008144:	d527      	bpl.n	8008196 <__sflush_r+0xb2>
 8008146:	2200      	movs	r2, #0
 8008148:	6062      	str	r2, [r4, #4]
 800814a:	04d9      	lsls	r1, r3, #19
 800814c:	6922      	ldr	r2, [r4, #16]
 800814e:	6022      	str	r2, [r4, #0]
 8008150:	d504      	bpl.n	800815c <__sflush_r+0x78>
 8008152:	1c42      	adds	r2, r0, #1
 8008154:	d101      	bne.n	800815a <__sflush_r+0x76>
 8008156:	682b      	ldr	r3, [r5, #0]
 8008158:	b903      	cbnz	r3, 800815c <__sflush_r+0x78>
 800815a:	6560      	str	r0, [r4, #84]	@ 0x54
 800815c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800815e:	602f      	str	r7, [r5, #0]
 8008160:	b1b9      	cbz	r1, 8008192 <__sflush_r+0xae>
 8008162:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008166:	4299      	cmp	r1, r3
 8008168:	d002      	beq.n	8008170 <__sflush_r+0x8c>
 800816a:	4628      	mov	r0, r5
 800816c:	f7fe fae8 	bl	8006740 <_free_r>
 8008170:	2300      	movs	r3, #0
 8008172:	6363      	str	r3, [r4, #52]	@ 0x34
 8008174:	e00d      	b.n	8008192 <__sflush_r+0xae>
 8008176:	2301      	movs	r3, #1
 8008178:	4628      	mov	r0, r5
 800817a:	47b0      	blx	r6
 800817c:	4602      	mov	r2, r0
 800817e:	1c50      	adds	r0, r2, #1
 8008180:	d1c9      	bne.n	8008116 <__sflush_r+0x32>
 8008182:	682b      	ldr	r3, [r5, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d0c6      	beq.n	8008116 <__sflush_r+0x32>
 8008188:	2b1d      	cmp	r3, #29
 800818a:	d001      	beq.n	8008190 <__sflush_r+0xac>
 800818c:	2b16      	cmp	r3, #22
 800818e:	d11e      	bne.n	80081ce <__sflush_r+0xea>
 8008190:	602f      	str	r7, [r5, #0]
 8008192:	2000      	movs	r0, #0
 8008194:	e022      	b.n	80081dc <__sflush_r+0xf8>
 8008196:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800819a:	b21b      	sxth	r3, r3
 800819c:	e01b      	b.n	80081d6 <__sflush_r+0xf2>
 800819e:	690f      	ldr	r7, [r1, #16]
 80081a0:	2f00      	cmp	r7, #0
 80081a2:	d0f6      	beq.n	8008192 <__sflush_r+0xae>
 80081a4:	0793      	lsls	r3, r2, #30
 80081a6:	680e      	ldr	r6, [r1, #0]
 80081a8:	bf08      	it	eq
 80081aa:	694b      	ldreq	r3, [r1, #20]
 80081ac:	600f      	str	r7, [r1, #0]
 80081ae:	bf18      	it	ne
 80081b0:	2300      	movne	r3, #0
 80081b2:	eba6 0807 	sub.w	r8, r6, r7
 80081b6:	608b      	str	r3, [r1, #8]
 80081b8:	f1b8 0f00 	cmp.w	r8, #0
 80081bc:	dde9      	ble.n	8008192 <__sflush_r+0xae>
 80081be:	6a21      	ldr	r1, [r4, #32]
 80081c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80081c2:	4643      	mov	r3, r8
 80081c4:	463a      	mov	r2, r7
 80081c6:	4628      	mov	r0, r5
 80081c8:	47b0      	blx	r6
 80081ca:	2800      	cmp	r0, #0
 80081cc:	dc08      	bgt.n	80081e0 <__sflush_r+0xfc>
 80081ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081d6:	81a3      	strh	r3, [r4, #12]
 80081d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e0:	4407      	add	r7, r0
 80081e2:	eba8 0800 	sub.w	r8, r8, r0
 80081e6:	e7e7      	b.n	80081b8 <__sflush_r+0xd4>
 80081e8:	20400001 	.word	0x20400001

080081ec <_fflush_r>:
 80081ec:	b538      	push	{r3, r4, r5, lr}
 80081ee:	690b      	ldr	r3, [r1, #16]
 80081f0:	4605      	mov	r5, r0
 80081f2:	460c      	mov	r4, r1
 80081f4:	b913      	cbnz	r3, 80081fc <_fflush_r+0x10>
 80081f6:	2500      	movs	r5, #0
 80081f8:	4628      	mov	r0, r5
 80081fa:	bd38      	pop	{r3, r4, r5, pc}
 80081fc:	b118      	cbz	r0, 8008206 <_fflush_r+0x1a>
 80081fe:	6a03      	ldr	r3, [r0, #32]
 8008200:	b90b      	cbnz	r3, 8008206 <_fflush_r+0x1a>
 8008202:	f7fd fb11 	bl	8005828 <__sinit>
 8008206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d0f3      	beq.n	80081f6 <_fflush_r+0xa>
 800820e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008210:	07d0      	lsls	r0, r2, #31
 8008212:	d404      	bmi.n	800821e <_fflush_r+0x32>
 8008214:	0599      	lsls	r1, r3, #22
 8008216:	d402      	bmi.n	800821e <_fflush_r+0x32>
 8008218:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800821a:	f7fd fc2e 	bl	8005a7a <__retarget_lock_acquire_recursive>
 800821e:	4628      	mov	r0, r5
 8008220:	4621      	mov	r1, r4
 8008222:	f7ff ff5f 	bl	80080e4 <__sflush_r>
 8008226:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008228:	07da      	lsls	r2, r3, #31
 800822a:	4605      	mov	r5, r0
 800822c:	d4e4      	bmi.n	80081f8 <_fflush_r+0xc>
 800822e:	89a3      	ldrh	r3, [r4, #12]
 8008230:	059b      	lsls	r3, r3, #22
 8008232:	d4e1      	bmi.n	80081f8 <_fflush_r+0xc>
 8008234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008236:	f7fd fc21 	bl	8005a7c <__retarget_lock_release_recursive>
 800823a:	e7dd      	b.n	80081f8 <_fflush_r+0xc>

0800823c <memmove>:
 800823c:	4288      	cmp	r0, r1
 800823e:	b510      	push	{r4, lr}
 8008240:	eb01 0402 	add.w	r4, r1, r2
 8008244:	d902      	bls.n	800824c <memmove+0x10>
 8008246:	4284      	cmp	r4, r0
 8008248:	4623      	mov	r3, r4
 800824a:	d807      	bhi.n	800825c <memmove+0x20>
 800824c:	1e43      	subs	r3, r0, #1
 800824e:	42a1      	cmp	r1, r4
 8008250:	d008      	beq.n	8008264 <memmove+0x28>
 8008252:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008256:	f803 2f01 	strb.w	r2, [r3, #1]!
 800825a:	e7f8      	b.n	800824e <memmove+0x12>
 800825c:	4402      	add	r2, r0
 800825e:	4601      	mov	r1, r0
 8008260:	428a      	cmp	r2, r1
 8008262:	d100      	bne.n	8008266 <memmove+0x2a>
 8008264:	bd10      	pop	{r4, pc}
 8008266:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800826a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800826e:	e7f7      	b.n	8008260 <memmove+0x24>

08008270 <strncmp>:
 8008270:	b510      	push	{r4, lr}
 8008272:	b16a      	cbz	r2, 8008290 <strncmp+0x20>
 8008274:	3901      	subs	r1, #1
 8008276:	1884      	adds	r4, r0, r2
 8008278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800827c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008280:	429a      	cmp	r2, r3
 8008282:	d103      	bne.n	800828c <strncmp+0x1c>
 8008284:	42a0      	cmp	r0, r4
 8008286:	d001      	beq.n	800828c <strncmp+0x1c>
 8008288:	2a00      	cmp	r2, #0
 800828a:	d1f5      	bne.n	8008278 <strncmp+0x8>
 800828c:	1ad0      	subs	r0, r2, r3
 800828e:	bd10      	pop	{r4, pc}
 8008290:	4610      	mov	r0, r2
 8008292:	e7fc      	b.n	800828e <strncmp+0x1e>

08008294 <memcpy>:
 8008294:	440a      	add	r2, r1
 8008296:	4291      	cmp	r1, r2
 8008298:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800829c:	d100      	bne.n	80082a0 <memcpy+0xc>
 800829e:	4770      	bx	lr
 80082a0:	b510      	push	{r4, lr}
 80082a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082aa:	4291      	cmp	r1, r2
 80082ac:	d1f9      	bne.n	80082a2 <memcpy+0xe>
 80082ae:	bd10      	pop	{r4, pc}

080082b0 <nan>:
 80082b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80082b8 <nan+0x8>
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	00000000 	.word	0x00000000
 80082bc:	7ff80000 	.word	0x7ff80000

080082c0 <__assert_func>:
 80082c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082c2:	4614      	mov	r4, r2
 80082c4:	461a      	mov	r2, r3
 80082c6:	4b09      	ldr	r3, [pc, #36]	@ (80082ec <__assert_func+0x2c>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4605      	mov	r5, r0
 80082cc:	68d8      	ldr	r0, [r3, #12]
 80082ce:	b14c      	cbz	r4, 80082e4 <__assert_func+0x24>
 80082d0:	4b07      	ldr	r3, [pc, #28]	@ (80082f0 <__assert_func+0x30>)
 80082d2:	9100      	str	r1, [sp, #0]
 80082d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082d8:	4906      	ldr	r1, [pc, #24]	@ (80082f4 <__assert_func+0x34>)
 80082da:	462b      	mov	r3, r5
 80082dc:	f000 fba8 	bl	8008a30 <fiprintf>
 80082e0:	f000 fbb8 	bl	8008a54 <abort>
 80082e4:	4b04      	ldr	r3, [pc, #16]	@ (80082f8 <__assert_func+0x38>)
 80082e6:	461c      	mov	r4, r3
 80082e8:	e7f3      	b.n	80082d2 <__assert_func+0x12>
 80082ea:	bf00      	nop
 80082ec:	20000018 	.word	0x20000018
 80082f0:	0800911a 	.word	0x0800911a
 80082f4:	08009127 	.word	0x08009127
 80082f8:	08009155 	.word	0x08009155

080082fc <_calloc_r>:
 80082fc:	b570      	push	{r4, r5, r6, lr}
 80082fe:	fba1 5402 	umull	r5, r4, r1, r2
 8008302:	b934      	cbnz	r4, 8008312 <_calloc_r+0x16>
 8008304:	4629      	mov	r1, r5
 8008306:	f7fc fb13 	bl	8004930 <_malloc_r>
 800830a:	4606      	mov	r6, r0
 800830c:	b928      	cbnz	r0, 800831a <_calloc_r+0x1e>
 800830e:	4630      	mov	r0, r6
 8008310:	bd70      	pop	{r4, r5, r6, pc}
 8008312:	220c      	movs	r2, #12
 8008314:	6002      	str	r2, [r0, #0]
 8008316:	2600      	movs	r6, #0
 8008318:	e7f9      	b.n	800830e <_calloc_r+0x12>
 800831a:	462a      	mov	r2, r5
 800831c:	4621      	mov	r1, r4
 800831e:	f7fd fb1e 	bl	800595e <memset>
 8008322:	e7f4      	b.n	800830e <_calloc_r+0x12>

08008324 <rshift>:
 8008324:	6903      	ldr	r3, [r0, #16]
 8008326:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800832a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800832e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008332:	f100 0414 	add.w	r4, r0, #20
 8008336:	dd45      	ble.n	80083c4 <rshift+0xa0>
 8008338:	f011 011f 	ands.w	r1, r1, #31
 800833c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008340:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008344:	d10c      	bne.n	8008360 <rshift+0x3c>
 8008346:	f100 0710 	add.w	r7, r0, #16
 800834a:	4629      	mov	r1, r5
 800834c:	42b1      	cmp	r1, r6
 800834e:	d334      	bcc.n	80083ba <rshift+0x96>
 8008350:	1a9b      	subs	r3, r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	1eea      	subs	r2, r5, #3
 8008356:	4296      	cmp	r6, r2
 8008358:	bf38      	it	cc
 800835a:	2300      	movcc	r3, #0
 800835c:	4423      	add	r3, r4
 800835e:	e015      	b.n	800838c <rshift+0x68>
 8008360:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008364:	f1c1 0820 	rsb	r8, r1, #32
 8008368:	40cf      	lsrs	r7, r1
 800836a:	f105 0e04 	add.w	lr, r5, #4
 800836e:	46a1      	mov	r9, r4
 8008370:	4576      	cmp	r6, lr
 8008372:	46f4      	mov	ip, lr
 8008374:	d815      	bhi.n	80083a2 <rshift+0x7e>
 8008376:	1a9a      	subs	r2, r3, r2
 8008378:	0092      	lsls	r2, r2, #2
 800837a:	3a04      	subs	r2, #4
 800837c:	3501      	adds	r5, #1
 800837e:	42ae      	cmp	r6, r5
 8008380:	bf38      	it	cc
 8008382:	2200      	movcc	r2, #0
 8008384:	18a3      	adds	r3, r4, r2
 8008386:	50a7      	str	r7, [r4, r2]
 8008388:	b107      	cbz	r7, 800838c <rshift+0x68>
 800838a:	3304      	adds	r3, #4
 800838c:	1b1a      	subs	r2, r3, r4
 800838e:	42a3      	cmp	r3, r4
 8008390:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008394:	bf08      	it	eq
 8008396:	2300      	moveq	r3, #0
 8008398:	6102      	str	r2, [r0, #16]
 800839a:	bf08      	it	eq
 800839c:	6143      	streq	r3, [r0, #20]
 800839e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083a2:	f8dc c000 	ldr.w	ip, [ip]
 80083a6:	fa0c fc08 	lsl.w	ip, ip, r8
 80083aa:	ea4c 0707 	orr.w	r7, ip, r7
 80083ae:	f849 7b04 	str.w	r7, [r9], #4
 80083b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80083b6:	40cf      	lsrs	r7, r1
 80083b8:	e7da      	b.n	8008370 <rshift+0x4c>
 80083ba:	f851 cb04 	ldr.w	ip, [r1], #4
 80083be:	f847 cf04 	str.w	ip, [r7, #4]!
 80083c2:	e7c3      	b.n	800834c <rshift+0x28>
 80083c4:	4623      	mov	r3, r4
 80083c6:	e7e1      	b.n	800838c <rshift+0x68>

080083c8 <__hexdig_fun>:
 80083c8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80083cc:	2b09      	cmp	r3, #9
 80083ce:	d802      	bhi.n	80083d6 <__hexdig_fun+0xe>
 80083d0:	3820      	subs	r0, #32
 80083d2:	b2c0      	uxtb	r0, r0
 80083d4:	4770      	bx	lr
 80083d6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80083da:	2b05      	cmp	r3, #5
 80083dc:	d801      	bhi.n	80083e2 <__hexdig_fun+0x1a>
 80083de:	3847      	subs	r0, #71	@ 0x47
 80083e0:	e7f7      	b.n	80083d2 <__hexdig_fun+0xa>
 80083e2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80083e6:	2b05      	cmp	r3, #5
 80083e8:	d801      	bhi.n	80083ee <__hexdig_fun+0x26>
 80083ea:	3827      	subs	r0, #39	@ 0x27
 80083ec:	e7f1      	b.n	80083d2 <__hexdig_fun+0xa>
 80083ee:	2000      	movs	r0, #0
 80083f0:	4770      	bx	lr
	...

080083f4 <__gethex>:
 80083f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f8:	b085      	sub	sp, #20
 80083fa:	468a      	mov	sl, r1
 80083fc:	9302      	str	r3, [sp, #8]
 80083fe:	680b      	ldr	r3, [r1, #0]
 8008400:	9001      	str	r0, [sp, #4]
 8008402:	4690      	mov	r8, r2
 8008404:	1c9c      	adds	r4, r3, #2
 8008406:	46a1      	mov	r9, r4
 8008408:	f814 0b01 	ldrb.w	r0, [r4], #1
 800840c:	2830      	cmp	r0, #48	@ 0x30
 800840e:	d0fa      	beq.n	8008406 <__gethex+0x12>
 8008410:	eba9 0303 	sub.w	r3, r9, r3
 8008414:	f1a3 0b02 	sub.w	fp, r3, #2
 8008418:	f7ff ffd6 	bl	80083c8 <__hexdig_fun>
 800841c:	4605      	mov	r5, r0
 800841e:	2800      	cmp	r0, #0
 8008420:	d168      	bne.n	80084f4 <__gethex+0x100>
 8008422:	49a0      	ldr	r1, [pc, #640]	@ (80086a4 <__gethex+0x2b0>)
 8008424:	2201      	movs	r2, #1
 8008426:	4648      	mov	r0, r9
 8008428:	f7ff ff22 	bl	8008270 <strncmp>
 800842c:	4607      	mov	r7, r0
 800842e:	2800      	cmp	r0, #0
 8008430:	d167      	bne.n	8008502 <__gethex+0x10e>
 8008432:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008436:	4626      	mov	r6, r4
 8008438:	f7ff ffc6 	bl	80083c8 <__hexdig_fun>
 800843c:	2800      	cmp	r0, #0
 800843e:	d062      	beq.n	8008506 <__gethex+0x112>
 8008440:	4623      	mov	r3, r4
 8008442:	7818      	ldrb	r0, [r3, #0]
 8008444:	2830      	cmp	r0, #48	@ 0x30
 8008446:	4699      	mov	r9, r3
 8008448:	f103 0301 	add.w	r3, r3, #1
 800844c:	d0f9      	beq.n	8008442 <__gethex+0x4e>
 800844e:	f7ff ffbb 	bl	80083c8 <__hexdig_fun>
 8008452:	fab0 f580 	clz	r5, r0
 8008456:	096d      	lsrs	r5, r5, #5
 8008458:	f04f 0b01 	mov.w	fp, #1
 800845c:	464a      	mov	r2, r9
 800845e:	4616      	mov	r6, r2
 8008460:	3201      	adds	r2, #1
 8008462:	7830      	ldrb	r0, [r6, #0]
 8008464:	f7ff ffb0 	bl	80083c8 <__hexdig_fun>
 8008468:	2800      	cmp	r0, #0
 800846a:	d1f8      	bne.n	800845e <__gethex+0x6a>
 800846c:	498d      	ldr	r1, [pc, #564]	@ (80086a4 <__gethex+0x2b0>)
 800846e:	2201      	movs	r2, #1
 8008470:	4630      	mov	r0, r6
 8008472:	f7ff fefd 	bl	8008270 <strncmp>
 8008476:	2800      	cmp	r0, #0
 8008478:	d13f      	bne.n	80084fa <__gethex+0x106>
 800847a:	b944      	cbnz	r4, 800848e <__gethex+0x9a>
 800847c:	1c74      	adds	r4, r6, #1
 800847e:	4622      	mov	r2, r4
 8008480:	4616      	mov	r6, r2
 8008482:	3201      	adds	r2, #1
 8008484:	7830      	ldrb	r0, [r6, #0]
 8008486:	f7ff ff9f 	bl	80083c8 <__hexdig_fun>
 800848a:	2800      	cmp	r0, #0
 800848c:	d1f8      	bne.n	8008480 <__gethex+0x8c>
 800848e:	1ba4      	subs	r4, r4, r6
 8008490:	00a7      	lsls	r7, r4, #2
 8008492:	7833      	ldrb	r3, [r6, #0]
 8008494:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008498:	2b50      	cmp	r3, #80	@ 0x50
 800849a:	d13e      	bne.n	800851a <__gethex+0x126>
 800849c:	7873      	ldrb	r3, [r6, #1]
 800849e:	2b2b      	cmp	r3, #43	@ 0x2b
 80084a0:	d033      	beq.n	800850a <__gethex+0x116>
 80084a2:	2b2d      	cmp	r3, #45	@ 0x2d
 80084a4:	d034      	beq.n	8008510 <__gethex+0x11c>
 80084a6:	1c71      	adds	r1, r6, #1
 80084a8:	2400      	movs	r4, #0
 80084aa:	7808      	ldrb	r0, [r1, #0]
 80084ac:	f7ff ff8c 	bl	80083c8 <__hexdig_fun>
 80084b0:	1e43      	subs	r3, r0, #1
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	2b18      	cmp	r3, #24
 80084b6:	d830      	bhi.n	800851a <__gethex+0x126>
 80084b8:	f1a0 0210 	sub.w	r2, r0, #16
 80084bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80084c0:	f7ff ff82 	bl	80083c8 <__hexdig_fun>
 80084c4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80084c8:	fa5f fc8c 	uxtb.w	ip, ip
 80084cc:	f1bc 0f18 	cmp.w	ip, #24
 80084d0:	f04f 030a 	mov.w	r3, #10
 80084d4:	d91e      	bls.n	8008514 <__gethex+0x120>
 80084d6:	b104      	cbz	r4, 80084da <__gethex+0xe6>
 80084d8:	4252      	negs	r2, r2
 80084da:	4417      	add	r7, r2
 80084dc:	f8ca 1000 	str.w	r1, [sl]
 80084e0:	b1ed      	cbz	r5, 800851e <__gethex+0x12a>
 80084e2:	f1bb 0f00 	cmp.w	fp, #0
 80084e6:	bf0c      	ite	eq
 80084e8:	2506      	moveq	r5, #6
 80084ea:	2500      	movne	r5, #0
 80084ec:	4628      	mov	r0, r5
 80084ee:	b005      	add	sp, #20
 80084f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f4:	2500      	movs	r5, #0
 80084f6:	462c      	mov	r4, r5
 80084f8:	e7b0      	b.n	800845c <__gethex+0x68>
 80084fa:	2c00      	cmp	r4, #0
 80084fc:	d1c7      	bne.n	800848e <__gethex+0x9a>
 80084fe:	4627      	mov	r7, r4
 8008500:	e7c7      	b.n	8008492 <__gethex+0x9e>
 8008502:	464e      	mov	r6, r9
 8008504:	462f      	mov	r7, r5
 8008506:	2501      	movs	r5, #1
 8008508:	e7c3      	b.n	8008492 <__gethex+0x9e>
 800850a:	2400      	movs	r4, #0
 800850c:	1cb1      	adds	r1, r6, #2
 800850e:	e7cc      	b.n	80084aa <__gethex+0xb6>
 8008510:	2401      	movs	r4, #1
 8008512:	e7fb      	b.n	800850c <__gethex+0x118>
 8008514:	fb03 0002 	mla	r0, r3, r2, r0
 8008518:	e7ce      	b.n	80084b8 <__gethex+0xc4>
 800851a:	4631      	mov	r1, r6
 800851c:	e7de      	b.n	80084dc <__gethex+0xe8>
 800851e:	eba6 0309 	sub.w	r3, r6, r9
 8008522:	3b01      	subs	r3, #1
 8008524:	4629      	mov	r1, r5
 8008526:	2b07      	cmp	r3, #7
 8008528:	dc0a      	bgt.n	8008540 <__gethex+0x14c>
 800852a:	9801      	ldr	r0, [sp, #4]
 800852c:	f7fe f952 	bl	80067d4 <_Balloc>
 8008530:	4604      	mov	r4, r0
 8008532:	b940      	cbnz	r0, 8008546 <__gethex+0x152>
 8008534:	4b5c      	ldr	r3, [pc, #368]	@ (80086a8 <__gethex+0x2b4>)
 8008536:	4602      	mov	r2, r0
 8008538:	21e4      	movs	r1, #228	@ 0xe4
 800853a:	485c      	ldr	r0, [pc, #368]	@ (80086ac <__gethex+0x2b8>)
 800853c:	f7ff fec0 	bl	80082c0 <__assert_func>
 8008540:	3101      	adds	r1, #1
 8008542:	105b      	asrs	r3, r3, #1
 8008544:	e7ef      	b.n	8008526 <__gethex+0x132>
 8008546:	f100 0a14 	add.w	sl, r0, #20
 800854a:	2300      	movs	r3, #0
 800854c:	4655      	mov	r5, sl
 800854e:	469b      	mov	fp, r3
 8008550:	45b1      	cmp	r9, r6
 8008552:	d337      	bcc.n	80085c4 <__gethex+0x1d0>
 8008554:	f845 bb04 	str.w	fp, [r5], #4
 8008558:	eba5 050a 	sub.w	r5, r5, sl
 800855c:	10ad      	asrs	r5, r5, #2
 800855e:	6125      	str	r5, [r4, #16]
 8008560:	4658      	mov	r0, fp
 8008562:	f7fe fa29 	bl	80069b8 <__hi0bits>
 8008566:	016d      	lsls	r5, r5, #5
 8008568:	f8d8 6000 	ldr.w	r6, [r8]
 800856c:	1a2d      	subs	r5, r5, r0
 800856e:	42b5      	cmp	r5, r6
 8008570:	dd54      	ble.n	800861c <__gethex+0x228>
 8008572:	1bad      	subs	r5, r5, r6
 8008574:	4629      	mov	r1, r5
 8008576:	4620      	mov	r0, r4
 8008578:	f7fe fdb5 	bl	80070e6 <__any_on>
 800857c:	4681      	mov	r9, r0
 800857e:	b178      	cbz	r0, 80085a0 <__gethex+0x1ac>
 8008580:	1e6b      	subs	r3, r5, #1
 8008582:	1159      	asrs	r1, r3, #5
 8008584:	f003 021f 	and.w	r2, r3, #31
 8008588:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800858c:	f04f 0901 	mov.w	r9, #1
 8008590:	fa09 f202 	lsl.w	r2, r9, r2
 8008594:	420a      	tst	r2, r1
 8008596:	d003      	beq.n	80085a0 <__gethex+0x1ac>
 8008598:	454b      	cmp	r3, r9
 800859a:	dc36      	bgt.n	800860a <__gethex+0x216>
 800859c:	f04f 0902 	mov.w	r9, #2
 80085a0:	4629      	mov	r1, r5
 80085a2:	4620      	mov	r0, r4
 80085a4:	f7ff febe 	bl	8008324 <rshift>
 80085a8:	442f      	add	r7, r5
 80085aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085ae:	42bb      	cmp	r3, r7
 80085b0:	da42      	bge.n	8008638 <__gethex+0x244>
 80085b2:	9801      	ldr	r0, [sp, #4]
 80085b4:	4621      	mov	r1, r4
 80085b6:	f7fe f94d 	bl	8006854 <_Bfree>
 80085ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80085bc:	2300      	movs	r3, #0
 80085be:	6013      	str	r3, [r2, #0]
 80085c0:	25a3      	movs	r5, #163	@ 0xa3
 80085c2:	e793      	b.n	80084ec <__gethex+0xf8>
 80085c4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80085c8:	2a2e      	cmp	r2, #46	@ 0x2e
 80085ca:	d012      	beq.n	80085f2 <__gethex+0x1fe>
 80085cc:	2b20      	cmp	r3, #32
 80085ce:	d104      	bne.n	80085da <__gethex+0x1e6>
 80085d0:	f845 bb04 	str.w	fp, [r5], #4
 80085d4:	f04f 0b00 	mov.w	fp, #0
 80085d8:	465b      	mov	r3, fp
 80085da:	7830      	ldrb	r0, [r6, #0]
 80085dc:	9303      	str	r3, [sp, #12]
 80085de:	f7ff fef3 	bl	80083c8 <__hexdig_fun>
 80085e2:	9b03      	ldr	r3, [sp, #12]
 80085e4:	f000 000f 	and.w	r0, r0, #15
 80085e8:	4098      	lsls	r0, r3
 80085ea:	ea4b 0b00 	orr.w	fp, fp, r0
 80085ee:	3304      	adds	r3, #4
 80085f0:	e7ae      	b.n	8008550 <__gethex+0x15c>
 80085f2:	45b1      	cmp	r9, r6
 80085f4:	d8ea      	bhi.n	80085cc <__gethex+0x1d8>
 80085f6:	492b      	ldr	r1, [pc, #172]	@ (80086a4 <__gethex+0x2b0>)
 80085f8:	9303      	str	r3, [sp, #12]
 80085fa:	2201      	movs	r2, #1
 80085fc:	4630      	mov	r0, r6
 80085fe:	f7ff fe37 	bl	8008270 <strncmp>
 8008602:	9b03      	ldr	r3, [sp, #12]
 8008604:	2800      	cmp	r0, #0
 8008606:	d1e1      	bne.n	80085cc <__gethex+0x1d8>
 8008608:	e7a2      	b.n	8008550 <__gethex+0x15c>
 800860a:	1ea9      	subs	r1, r5, #2
 800860c:	4620      	mov	r0, r4
 800860e:	f7fe fd6a 	bl	80070e6 <__any_on>
 8008612:	2800      	cmp	r0, #0
 8008614:	d0c2      	beq.n	800859c <__gethex+0x1a8>
 8008616:	f04f 0903 	mov.w	r9, #3
 800861a:	e7c1      	b.n	80085a0 <__gethex+0x1ac>
 800861c:	da09      	bge.n	8008632 <__gethex+0x23e>
 800861e:	1b75      	subs	r5, r6, r5
 8008620:	4621      	mov	r1, r4
 8008622:	9801      	ldr	r0, [sp, #4]
 8008624:	462a      	mov	r2, r5
 8008626:	f7fe fb25 	bl	8006c74 <__lshift>
 800862a:	1b7f      	subs	r7, r7, r5
 800862c:	4604      	mov	r4, r0
 800862e:	f100 0a14 	add.w	sl, r0, #20
 8008632:	f04f 0900 	mov.w	r9, #0
 8008636:	e7b8      	b.n	80085aa <__gethex+0x1b6>
 8008638:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800863c:	42bd      	cmp	r5, r7
 800863e:	dd6f      	ble.n	8008720 <__gethex+0x32c>
 8008640:	1bed      	subs	r5, r5, r7
 8008642:	42ae      	cmp	r6, r5
 8008644:	dc34      	bgt.n	80086b0 <__gethex+0x2bc>
 8008646:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800864a:	2b02      	cmp	r3, #2
 800864c:	d022      	beq.n	8008694 <__gethex+0x2a0>
 800864e:	2b03      	cmp	r3, #3
 8008650:	d024      	beq.n	800869c <__gethex+0x2a8>
 8008652:	2b01      	cmp	r3, #1
 8008654:	d115      	bne.n	8008682 <__gethex+0x28e>
 8008656:	42ae      	cmp	r6, r5
 8008658:	d113      	bne.n	8008682 <__gethex+0x28e>
 800865a:	2e01      	cmp	r6, #1
 800865c:	d10b      	bne.n	8008676 <__gethex+0x282>
 800865e:	9a02      	ldr	r2, [sp, #8]
 8008660:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008664:	6013      	str	r3, [r2, #0]
 8008666:	2301      	movs	r3, #1
 8008668:	6123      	str	r3, [r4, #16]
 800866a:	f8ca 3000 	str.w	r3, [sl]
 800866e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008670:	2562      	movs	r5, #98	@ 0x62
 8008672:	601c      	str	r4, [r3, #0]
 8008674:	e73a      	b.n	80084ec <__gethex+0xf8>
 8008676:	1e71      	subs	r1, r6, #1
 8008678:	4620      	mov	r0, r4
 800867a:	f7fe fd34 	bl	80070e6 <__any_on>
 800867e:	2800      	cmp	r0, #0
 8008680:	d1ed      	bne.n	800865e <__gethex+0x26a>
 8008682:	9801      	ldr	r0, [sp, #4]
 8008684:	4621      	mov	r1, r4
 8008686:	f7fe f8e5 	bl	8006854 <_Bfree>
 800868a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800868c:	2300      	movs	r3, #0
 800868e:	6013      	str	r3, [r2, #0]
 8008690:	2550      	movs	r5, #80	@ 0x50
 8008692:	e72b      	b.n	80084ec <__gethex+0xf8>
 8008694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008696:	2b00      	cmp	r3, #0
 8008698:	d1f3      	bne.n	8008682 <__gethex+0x28e>
 800869a:	e7e0      	b.n	800865e <__gethex+0x26a>
 800869c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1dd      	bne.n	800865e <__gethex+0x26a>
 80086a2:	e7ee      	b.n	8008682 <__gethex+0x28e>
 80086a4:	080090ff 	.word	0x080090ff
 80086a8:	08009095 	.word	0x08009095
 80086ac:	08009156 	.word	0x08009156
 80086b0:	1e6f      	subs	r7, r5, #1
 80086b2:	f1b9 0f00 	cmp.w	r9, #0
 80086b6:	d130      	bne.n	800871a <__gethex+0x326>
 80086b8:	b127      	cbz	r7, 80086c4 <__gethex+0x2d0>
 80086ba:	4639      	mov	r1, r7
 80086bc:	4620      	mov	r0, r4
 80086be:	f7fe fd12 	bl	80070e6 <__any_on>
 80086c2:	4681      	mov	r9, r0
 80086c4:	117a      	asrs	r2, r7, #5
 80086c6:	2301      	movs	r3, #1
 80086c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80086cc:	f007 071f 	and.w	r7, r7, #31
 80086d0:	40bb      	lsls	r3, r7
 80086d2:	4213      	tst	r3, r2
 80086d4:	4629      	mov	r1, r5
 80086d6:	4620      	mov	r0, r4
 80086d8:	bf18      	it	ne
 80086da:	f049 0902 	orrne.w	r9, r9, #2
 80086de:	f7ff fe21 	bl	8008324 <rshift>
 80086e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80086e6:	1b76      	subs	r6, r6, r5
 80086e8:	2502      	movs	r5, #2
 80086ea:	f1b9 0f00 	cmp.w	r9, #0
 80086ee:	d047      	beq.n	8008780 <__gethex+0x38c>
 80086f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80086f4:	2b02      	cmp	r3, #2
 80086f6:	d015      	beq.n	8008724 <__gethex+0x330>
 80086f8:	2b03      	cmp	r3, #3
 80086fa:	d017      	beq.n	800872c <__gethex+0x338>
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d109      	bne.n	8008714 <__gethex+0x320>
 8008700:	f019 0f02 	tst.w	r9, #2
 8008704:	d006      	beq.n	8008714 <__gethex+0x320>
 8008706:	f8da 3000 	ldr.w	r3, [sl]
 800870a:	ea49 0903 	orr.w	r9, r9, r3
 800870e:	f019 0f01 	tst.w	r9, #1
 8008712:	d10e      	bne.n	8008732 <__gethex+0x33e>
 8008714:	f045 0510 	orr.w	r5, r5, #16
 8008718:	e032      	b.n	8008780 <__gethex+0x38c>
 800871a:	f04f 0901 	mov.w	r9, #1
 800871e:	e7d1      	b.n	80086c4 <__gethex+0x2d0>
 8008720:	2501      	movs	r5, #1
 8008722:	e7e2      	b.n	80086ea <__gethex+0x2f6>
 8008724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008726:	f1c3 0301 	rsb	r3, r3, #1
 800872a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800872c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800872e:	2b00      	cmp	r3, #0
 8008730:	d0f0      	beq.n	8008714 <__gethex+0x320>
 8008732:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008736:	f104 0314 	add.w	r3, r4, #20
 800873a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800873e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008742:	f04f 0c00 	mov.w	ip, #0
 8008746:	4618      	mov	r0, r3
 8008748:	f853 2b04 	ldr.w	r2, [r3], #4
 800874c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8008750:	d01b      	beq.n	800878a <__gethex+0x396>
 8008752:	3201      	adds	r2, #1
 8008754:	6002      	str	r2, [r0, #0]
 8008756:	2d02      	cmp	r5, #2
 8008758:	f104 0314 	add.w	r3, r4, #20
 800875c:	d13c      	bne.n	80087d8 <__gethex+0x3e4>
 800875e:	f8d8 2000 	ldr.w	r2, [r8]
 8008762:	3a01      	subs	r2, #1
 8008764:	42b2      	cmp	r2, r6
 8008766:	d109      	bne.n	800877c <__gethex+0x388>
 8008768:	1171      	asrs	r1, r6, #5
 800876a:	2201      	movs	r2, #1
 800876c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008770:	f006 061f 	and.w	r6, r6, #31
 8008774:	fa02 f606 	lsl.w	r6, r2, r6
 8008778:	421e      	tst	r6, r3
 800877a:	d13a      	bne.n	80087f2 <__gethex+0x3fe>
 800877c:	f045 0520 	orr.w	r5, r5, #32
 8008780:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008782:	601c      	str	r4, [r3, #0]
 8008784:	9b02      	ldr	r3, [sp, #8]
 8008786:	601f      	str	r7, [r3, #0]
 8008788:	e6b0      	b.n	80084ec <__gethex+0xf8>
 800878a:	4299      	cmp	r1, r3
 800878c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008790:	d8d9      	bhi.n	8008746 <__gethex+0x352>
 8008792:	68a3      	ldr	r3, [r4, #8]
 8008794:	459b      	cmp	fp, r3
 8008796:	db17      	blt.n	80087c8 <__gethex+0x3d4>
 8008798:	6861      	ldr	r1, [r4, #4]
 800879a:	9801      	ldr	r0, [sp, #4]
 800879c:	3101      	adds	r1, #1
 800879e:	f7fe f819 	bl	80067d4 <_Balloc>
 80087a2:	4681      	mov	r9, r0
 80087a4:	b918      	cbnz	r0, 80087ae <__gethex+0x3ba>
 80087a6:	4b1a      	ldr	r3, [pc, #104]	@ (8008810 <__gethex+0x41c>)
 80087a8:	4602      	mov	r2, r0
 80087aa:	2184      	movs	r1, #132	@ 0x84
 80087ac:	e6c5      	b.n	800853a <__gethex+0x146>
 80087ae:	6922      	ldr	r2, [r4, #16]
 80087b0:	3202      	adds	r2, #2
 80087b2:	f104 010c 	add.w	r1, r4, #12
 80087b6:	0092      	lsls	r2, r2, #2
 80087b8:	300c      	adds	r0, #12
 80087ba:	f7ff fd6b 	bl	8008294 <memcpy>
 80087be:	4621      	mov	r1, r4
 80087c0:	9801      	ldr	r0, [sp, #4]
 80087c2:	f7fe f847 	bl	8006854 <_Bfree>
 80087c6:	464c      	mov	r4, r9
 80087c8:	6923      	ldr	r3, [r4, #16]
 80087ca:	1c5a      	adds	r2, r3, #1
 80087cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80087d0:	6122      	str	r2, [r4, #16]
 80087d2:	2201      	movs	r2, #1
 80087d4:	615a      	str	r2, [r3, #20]
 80087d6:	e7be      	b.n	8008756 <__gethex+0x362>
 80087d8:	6922      	ldr	r2, [r4, #16]
 80087da:	455a      	cmp	r2, fp
 80087dc:	dd0b      	ble.n	80087f6 <__gethex+0x402>
 80087de:	2101      	movs	r1, #1
 80087e0:	4620      	mov	r0, r4
 80087e2:	f7ff fd9f 	bl	8008324 <rshift>
 80087e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80087ea:	3701      	adds	r7, #1
 80087ec:	42bb      	cmp	r3, r7
 80087ee:	f6ff aee0 	blt.w	80085b2 <__gethex+0x1be>
 80087f2:	2501      	movs	r5, #1
 80087f4:	e7c2      	b.n	800877c <__gethex+0x388>
 80087f6:	f016 061f 	ands.w	r6, r6, #31
 80087fa:	d0fa      	beq.n	80087f2 <__gethex+0x3fe>
 80087fc:	4453      	add	r3, sl
 80087fe:	f1c6 0620 	rsb	r6, r6, #32
 8008802:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008806:	f7fe f8d7 	bl	80069b8 <__hi0bits>
 800880a:	42b0      	cmp	r0, r6
 800880c:	dbe7      	blt.n	80087de <__gethex+0x3ea>
 800880e:	e7f0      	b.n	80087f2 <__gethex+0x3fe>
 8008810:	08009095 	.word	0x08009095

08008814 <L_shift>:
 8008814:	f1c2 0208 	rsb	r2, r2, #8
 8008818:	0092      	lsls	r2, r2, #2
 800881a:	b570      	push	{r4, r5, r6, lr}
 800881c:	f1c2 0620 	rsb	r6, r2, #32
 8008820:	6843      	ldr	r3, [r0, #4]
 8008822:	6804      	ldr	r4, [r0, #0]
 8008824:	fa03 f506 	lsl.w	r5, r3, r6
 8008828:	432c      	orrs	r4, r5
 800882a:	40d3      	lsrs	r3, r2
 800882c:	6004      	str	r4, [r0, #0]
 800882e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008832:	4288      	cmp	r0, r1
 8008834:	d3f4      	bcc.n	8008820 <L_shift+0xc>
 8008836:	bd70      	pop	{r4, r5, r6, pc}

08008838 <__match>:
 8008838:	b530      	push	{r4, r5, lr}
 800883a:	6803      	ldr	r3, [r0, #0]
 800883c:	3301      	adds	r3, #1
 800883e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008842:	b914      	cbnz	r4, 800884a <__match+0x12>
 8008844:	6003      	str	r3, [r0, #0]
 8008846:	2001      	movs	r0, #1
 8008848:	bd30      	pop	{r4, r5, pc}
 800884a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800884e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008852:	2d19      	cmp	r5, #25
 8008854:	bf98      	it	ls
 8008856:	3220      	addls	r2, #32
 8008858:	42a2      	cmp	r2, r4
 800885a:	d0f0      	beq.n	800883e <__match+0x6>
 800885c:	2000      	movs	r0, #0
 800885e:	e7f3      	b.n	8008848 <__match+0x10>

08008860 <__hexnan>:
 8008860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008864:	680b      	ldr	r3, [r1, #0]
 8008866:	6801      	ldr	r1, [r0, #0]
 8008868:	115e      	asrs	r6, r3, #5
 800886a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800886e:	f013 031f 	ands.w	r3, r3, #31
 8008872:	b087      	sub	sp, #28
 8008874:	bf18      	it	ne
 8008876:	3604      	addne	r6, #4
 8008878:	2500      	movs	r5, #0
 800887a:	1f37      	subs	r7, r6, #4
 800887c:	4682      	mov	sl, r0
 800887e:	4690      	mov	r8, r2
 8008880:	9301      	str	r3, [sp, #4]
 8008882:	f846 5c04 	str.w	r5, [r6, #-4]
 8008886:	46b9      	mov	r9, r7
 8008888:	463c      	mov	r4, r7
 800888a:	9502      	str	r5, [sp, #8]
 800888c:	46ab      	mov	fp, r5
 800888e:	784a      	ldrb	r2, [r1, #1]
 8008890:	1c4b      	adds	r3, r1, #1
 8008892:	9303      	str	r3, [sp, #12]
 8008894:	b342      	cbz	r2, 80088e8 <__hexnan+0x88>
 8008896:	4610      	mov	r0, r2
 8008898:	9105      	str	r1, [sp, #20]
 800889a:	9204      	str	r2, [sp, #16]
 800889c:	f7ff fd94 	bl	80083c8 <__hexdig_fun>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	d151      	bne.n	8008948 <__hexnan+0xe8>
 80088a4:	9a04      	ldr	r2, [sp, #16]
 80088a6:	9905      	ldr	r1, [sp, #20]
 80088a8:	2a20      	cmp	r2, #32
 80088aa:	d818      	bhi.n	80088de <__hexnan+0x7e>
 80088ac:	9b02      	ldr	r3, [sp, #8]
 80088ae:	459b      	cmp	fp, r3
 80088b0:	dd13      	ble.n	80088da <__hexnan+0x7a>
 80088b2:	454c      	cmp	r4, r9
 80088b4:	d206      	bcs.n	80088c4 <__hexnan+0x64>
 80088b6:	2d07      	cmp	r5, #7
 80088b8:	dc04      	bgt.n	80088c4 <__hexnan+0x64>
 80088ba:	462a      	mov	r2, r5
 80088bc:	4649      	mov	r1, r9
 80088be:	4620      	mov	r0, r4
 80088c0:	f7ff ffa8 	bl	8008814 <L_shift>
 80088c4:	4544      	cmp	r4, r8
 80088c6:	d952      	bls.n	800896e <__hexnan+0x10e>
 80088c8:	2300      	movs	r3, #0
 80088ca:	f1a4 0904 	sub.w	r9, r4, #4
 80088ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80088d2:	f8cd b008 	str.w	fp, [sp, #8]
 80088d6:	464c      	mov	r4, r9
 80088d8:	461d      	mov	r5, r3
 80088da:	9903      	ldr	r1, [sp, #12]
 80088dc:	e7d7      	b.n	800888e <__hexnan+0x2e>
 80088de:	2a29      	cmp	r2, #41	@ 0x29
 80088e0:	d157      	bne.n	8008992 <__hexnan+0x132>
 80088e2:	3102      	adds	r1, #2
 80088e4:	f8ca 1000 	str.w	r1, [sl]
 80088e8:	f1bb 0f00 	cmp.w	fp, #0
 80088ec:	d051      	beq.n	8008992 <__hexnan+0x132>
 80088ee:	454c      	cmp	r4, r9
 80088f0:	d206      	bcs.n	8008900 <__hexnan+0xa0>
 80088f2:	2d07      	cmp	r5, #7
 80088f4:	dc04      	bgt.n	8008900 <__hexnan+0xa0>
 80088f6:	462a      	mov	r2, r5
 80088f8:	4649      	mov	r1, r9
 80088fa:	4620      	mov	r0, r4
 80088fc:	f7ff ff8a 	bl	8008814 <L_shift>
 8008900:	4544      	cmp	r4, r8
 8008902:	d936      	bls.n	8008972 <__hexnan+0x112>
 8008904:	f1a8 0204 	sub.w	r2, r8, #4
 8008908:	4623      	mov	r3, r4
 800890a:	f853 1b04 	ldr.w	r1, [r3], #4
 800890e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008912:	429f      	cmp	r7, r3
 8008914:	d2f9      	bcs.n	800890a <__hexnan+0xaa>
 8008916:	1b3b      	subs	r3, r7, r4
 8008918:	f023 0303 	bic.w	r3, r3, #3
 800891c:	3304      	adds	r3, #4
 800891e:	3401      	adds	r4, #1
 8008920:	3e03      	subs	r6, #3
 8008922:	42b4      	cmp	r4, r6
 8008924:	bf88      	it	hi
 8008926:	2304      	movhi	r3, #4
 8008928:	4443      	add	r3, r8
 800892a:	2200      	movs	r2, #0
 800892c:	f843 2b04 	str.w	r2, [r3], #4
 8008930:	429f      	cmp	r7, r3
 8008932:	d2fb      	bcs.n	800892c <__hexnan+0xcc>
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	b91b      	cbnz	r3, 8008940 <__hexnan+0xe0>
 8008938:	4547      	cmp	r7, r8
 800893a:	d128      	bne.n	800898e <__hexnan+0x12e>
 800893c:	2301      	movs	r3, #1
 800893e:	603b      	str	r3, [r7, #0]
 8008940:	2005      	movs	r0, #5
 8008942:	b007      	add	sp, #28
 8008944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008948:	3501      	adds	r5, #1
 800894a:	2d08      	cmp	r5, #8
 800894c:	f10b 0b01 	add.w	fp, fp, #1
 8008950:	dd06      	ble.n	8008960 <__hexnan+0x100>
 8008952:	4544      	cmp	r4, r8
 8008954:	d9c1      	bls.n	80088da <__hexnan+0x7a>
 8008956:	2300      	movs	r3, #0
 8008958:	f844 3c04 	str.w	r3, [r4, #-4]
 800895c:	2501      	movs	r5, #1
 800895e:	3c04      	subs	r4, #4
 8008960:	6822      	ldr	r2, [r4, #0]
 8008962:	f000 000f 	and.w	r0, r0, #15
 8008966:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800896a:	6020      	str	r0, [r4, #0]
 800896c:	e7b5      	b.n	80088da <__hexnan+0x7a>
 800896e:	2508      	movs	r5, #8
 8008970:	e7b3      	b.n	80088da <__hexnan+0x7a>
 8008972:	9b01      	ldr	r3, [sp, #4]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d0dd      	beq.n	8008934 <__hexnan+0xd4>
 8008978:	f1c3 0320 	rsb	r3, r3, #32
 800897c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008980:	40da      	lsrs	r2, r3
 8008982:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008986:	4013      	ands	r3, r2
 8008988:	f846 3c04 	str.w	r3, [r6, #-4]
 800898c:	e7d2      	b.n	8008934 <__hexnan+0xd4>
 800898e:	3f04      	subs	r7, #4
 8008990:	e7d0      	b.n	8008934 <__hexnan+0xd4>
 8008992:	2004      	movs	r0, #4
 8008994:	e7d5      	b.n	8008942 <__hexnan+0xe2>

08008996 <__ascii_mbtowc>:
 8008996:	b082      	sub	sp, #8
 8008998:	b901      	cbnz	r1, 800899c <__ascii_mbtowc+0x6>
 800899a:	a901      	add	r1, sp, #4
 800899c:	b142      	cbz	r2, 80089b0 <__ascii_mbtowc+0x1a>
 800899e:	b14b      	cbz	r3, 80089b4 <__ascii_mbtowc+0x1e>
 80089a0:	7813      	ldrb	r3, [r2, #0]
 80089a2:	600b      	str	r3, [r1, #0]
 80089a4:	7812      	ldrb	r2, [r2, #0]
 80089a6:	1e10      	subs	r0, r2, #0
 80089a8:	bf18      	it	ne
 80089aa:	2001      	movne	r0, #1
 80089ac:	b002      	add	sp, #8
 80089ae:	4770      	bx	lr
 80089b0:	4610      	mov	r0, r2
 80089b2:	e7fb      	b.n	80089ac <__ascii_mbtowc+0x16>
 80089b4:	f06f 0001 	mvn.w	r0, #1
 80089b8:	e7f8      	b.n	80089ac <__ascii_mbtowc+0x16>

080089ba <_realloc_r>:
 80089ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089be:	4607      	mov	r7, r0
 80089c0:	4614      	mov	r4, r2
 80089c2:	460d      	mov	r5, r1
 80089c4:	b921      	cbnz	r1, 80089d0 <_realloc_r+0x16>
 80089c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089ca:	4611      	mov	r1, r2
 80089cc:	f7fb bfb0 	b.w	8004930 <_malloc_r>
 80089d0:	b92a      	cbnz	r2, 80089de <_realloc_r+0x24>
 80089d2:	f7fd feb5 	bl	8006740 <_free_r>
 80089d6:	4625      	mov	r5, r4
 80089d8:	4628      	mov	r0, r5
 80089da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089de:	f000 f840 	bl	8008a62 <_malloc_usable_size_r>
 80089e2:	4284      	cmp	r4, r0
 80089e4:	4606      	mov	r6, r0
 80089e6:	d802      	bhi.n	80089ee <_realloc_r+0x34>
 80089e8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089ec:	d8f4      	bhi.n	80089d8 <_realloc_r+0x1e>
 80089ee:	4621      	mov	r1, r4
 80089f0:	4638      	mov	r0, r7
 80089f2:	f7fb ff9d 	bl	8004930 <_malloc_r>
 80089f6:	4680      	mov	r8, r0
 80089f8:	b908      	cbnz	r0, 80089fe <_realloc_r+0x44>
 80089fa:	4645      	mov	r5, r8
 80089fc:	e7ec      	b.n	80089d8 <_realloc_r+0x1e>
 80089fe:	42b4      	cmp	r4, r6
 8008a00:	4622      	mov	r2, r4
 8008a02:	4629      	mov	r1, r5
 8008a04:	bf28      	it	cs
 8008a06:	4632      	movcs	r2, r6
 8008a08:	f7ff fc44 	bl	8008294 <memcpy>
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	4638      	mov	r0, r7
 8008a10:	f7fd fe96 	bl	8006740 <_free_r>
 8008a14:	e7f1      	b.n	80089fa <_realloc_r+0x40>

08008a16 <__ascii_wctomb>:
 8008a16:	4603      	mov	r3, r0
 8008a18:	4608      	mov	r0, r1
 8008a1a:	b141      	cbz	r1, 8008a2e <__ascii_wctomb+0x18>
 8008a1c:	2aff      	cmp	r2, #255	@ 0xff
 8008a1e:	d904      	bls.n	8008a2a <__ascii_wctomb+0x14>
 8008a20:	228a      	movs	r2, #138	@ 0x8a
 8008a22:	601a      	str	r2, [r3, #0]
 8008a24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a28:	4770      	bx	lr
 8008a2a:	700a      	strb	r2, [r1, #0]
 8008a2c:	2001      	movs	r0, #1
 8008a2e:	4770      	bx	lr

08008a30 <fiprintf>:
 8008a30:	b40e      	push	{r1, r2, r3}
 8008a32:	b503      	push	{r0, r1, lr}
 8008a34:	4601      	mov	r1, r0
 8008a36:	ab03      	add	r3, sp, #12
 8008a38:	4805      	ldr	r0, [pc, #20]	@ (8008a50 <fiprintf+0x20>)
 8008a3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a3e:	6800      	ldr	r0, [r0, #0]
 8008a40:	9301      	str	r3, [sp, #4]
 8008a42:	f000 f83f 	bl	8008ac4 <_vfiprintf_r>
 8008a46:	b002      	add	sp, #8
 8008a48:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a4c:	b003      	add	sp, #12
 8008a4e:	4770      	bx	lr
 8008a50:	20000018 	.word	0x20000018

08008a54 <abort>:
 8008a54:	b508      	push	{r3, lr}
 8008a56:	2006      	movs	r0, #6
 8008a58:	f000 fa08 	bl	8008e6c <raise>
 8008a5c:	2001      	movs	r0, #1
 8008a5e:	f7f8 ffbf 	bl	80019e0 <_exit>

08008a62 <_malloc_usable_size_r>:
 8008a62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a66:	1f18      	subs	r0, r3, #4
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	bfbc      	itt	lt
 8008a6c:	580b      	ldrlt	r3, [r1, r0]
 8008a6e:	18c0      	addlt	r0, r0, r3
 8008a70:	4770      	bx	lr

08008a72 <__sfputc_r>:
 8008a72:	6893      	ldr	r3, [r2, #8]
 8008a74:	3b01      	subs	r3, #1
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	b410      	push	{r4}
 8008a7a:	6093      	str	r3, [r2, #8]
 8008a7c:	da08      	bge.n	8008a90 <__sfputc_r+0x1e>
 8008a7e:	6994      	ldr	r4, [r2, #24]
 8008a80:	42a3      	cmp	r3, r4
 8008a82:	db01      	blt.n	8008a88 <__sfputc_r+0x16>
 8008a84:	290a      	cmp	r1, #10
 8008a86:	d103      	bne.n	8008a90 <__sfputc_r+0x1e>
 8008a88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a8c:	f000 b932 	b.w	8008cf4 <__swbuf_r>
 8008a90:	6813      	ldr	r3, [r2, #0]
 8008a92:	1c58      	adds	r0, r3, #1
 8008a94:	6010      	str	r0, [r2, #0]
 8008a96:	7019      	strb	r1, [r3, #0]
 8008a98:	4608      	mov	r0, r1
 8008a9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a9e:	4770      	bx	lr

08008aa0 <__sfputs_r>:
 8008aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa2:	4606      	mov	r6, r0
 8008aa4:	460f      	mov	r7, r1
 8008aa6:	4614      	mov	r4, r2
 8008aa8:	18d5      	adds	r5, r2, r3
 8008aaa:	42ac      	cmp	r4, r5
 8008aac:	d101      	bne.n	8008ab2 <__sfputs_r+0x12>
 8008aae:	2000      	movs	r0, #0
 8008ab0:	e007      	b.n	8008ac2 <__sfputs_r+0x22>
 8008ab2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ab6:	463a      	mov	r2, r7
 8008ab8:	4630      	mov	r0, r6
 8008aba:	f7ff ffda 	bl	8008a72 <__sfputc_r>
 8008abe:	1c43      	adds	r3, r0, #1
 8008ac0:	d1f3      	bne.n	8008aaa <__sfputs_r+0xa>
 8008ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ac4 <_vfiprintf_r>:
 8008ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac8:	460d      	mov	r5, r1
 8008aca:	b09d      	sub	sp, #116	@ 0x74
 8008acc:	4614      	mov	r4, r2
 8008ace:	4698      	mov	r8, r3
 8008ad0:	4606      	mov	r6, r0
 8008ad2:	b118      	cbz	r0, 8008adc <_vfiprintf_r+0x18>
 8008ad4:	6a03      	ldr	r3, [r0, #32]
 8008ad6:	b90b      	cbnz	r3, 8008adc <_vfiprintf_r+0x18>
 8008ad8:	f7fc fea6 	bl	8005828 <__sinit>
 8008adc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ade:	07d9      	lsls	r1, r3, #31
 8008ae0:	d405      	bmi.n	8008aee <_vfiprintf_r+0x2a>
 8008ae2:	89ab      	ldrh	r3, [r5, #12]
 8008ae4:	059a      	lsls	r2, r3, #22
 8008ae6:	d402      	bmi.n	8008aee <_vfiprintf_r+0x2a>
 8008ae8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008aea:	f7fc ffc6 	bl	8005a7a <__retarget_lock_acquire_recursive>
 8008aee:	89ab      	ldrh	r3, [r5, #12]
 8008af0:	071b      	lsls	r3, r3, #28
 8008af2:	d501      	bpl.n	8008af8 <_vfiprintf_r+0x34>
 8008af4:	692b      	ldr	r3, [r5, #16]
 8008af6:	b99b      	cbnz	r3, 8008b20 <_vfiprintf_r+0x5c>
 8008af8:	4629      	mov	r1, r5
 8008afa:	4630      	mov	r0, r6
 8008afc:	f000 f938 	bl	8008d70 <__swsetup_r>
 8008b00:	b170      	cbz	r0, 8008b20 <_vfiprintf_r+0x5c>
 8008b02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b04:	07dc      	lsls	r4, r3, #31
 8008b06:	d504      	bpl.n	8008b12 <_vfiprintf_r+0x4e>
 8008b08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b0c:	b01d      	add	sp, #116	@ 0x74
 8008b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b12:	89ab      	ldrh	r3, [r5, #12]
 8008b14:	0598      	lsls	r0, r3, #22
 8008b16:	d4f7      	bmi.n	8008b08 <_vfiprintf_r+0x44>
 8008b18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b1a:	f7fc ffaf 	bl	8005a7c <__retarget_lock_release_recursive>
 8008b1e:	e7f3      	b.n	8008b08 <_vfiprintf_r+0x44>
 8008b20:	2300      	movs	r3, #0
 8008b22:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b24:	2320      	movs	r3, #32
 8008b26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b2e:	2330      	movs	r3, #48	@ 0x30
 8008b30:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ce0 <_vfiprintf_r+0x21c>
 8008b34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b38:	f04f 0901 	mov.w	r9, #1
 8008b3c:	4623      	mov	r3, r4
 8008b3e:	469a      	mov	sl, r3
 8008b40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b44:	b10a      	cbz	r2, 8008b4a <_vfiprintf_r+0x86>
 8008b46:	2a25      	cmp	r2, #37	@ 0x25
 8008b48:	d1f9      	bne.n	8008b3e <_vfiprintf_r+0x7a>
 8008b4a:	ebba 0b04 	subs.w	fp, sl, r4
 8008b4e:	d00b      	beq.n	8008b68 <_vfiprintf_r+0xa4>
 8008b50:	465b      	mov	r3, fp
 8008b52:	4622      	mov	r2, r4
 8008b54:	4629      	mov	r1, r5
 8008b56:	4630      	mov	r0, r6
 8008b58:	f7ff ffa2 	bl	8008aa0 <__sfputs_r>
 8008b5c:	3001      	adds	r0, #1
 8008b5e:	f000 80a7 	beq.w	8008cb0 <_vfiprintf_r+0x1ec>
 8008b62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b64:	445a      	add	r2, fp
 8008b66:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b68:	f89a 3000 	ldrb.w	r3, [sl]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f000 809f 	beq.w	8008cb0 <_vfiprintf_r+0x1ec>
 8008b72:	2300      	movs	r3, #0
 8008b74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008b78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b7c:	f10a 0a01 	add.w	sl, sl, #1
 8008b80:	9304      	str	r3, [sp, #16]
 8008b82:	9307      	str	r3, [sp, #28]
 8008b84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b88:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b8a:	4654      	mov	r4, sl
 8008b8c:	2205      	movs	r2, #5
 8008b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b92:	4853      	ldr	r0, [pc, #332]	@ (8008ce0 <_vfiprintf_r+0x21c>)
 8008b94:	f7f7 fb2c 	bl	80001f0 <memchr>
 8008b98:	9a04      	ldr	r2, [sp, #16]
 8008b9a:	b9d8      	cbnz	r0, 8008bd4 <_vfiprintf_r+0x110>
 8008b9c:	06d1      	lsls	r1, r2, #27
 8008b9e:	bf44      	itt	mi
 8008ba0:	2320      	movmi	r3, #32
 8008ba2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ba6:	0713      	lsls	r3, r2, #28
 8008ba8:	bf44      	itt	mi
 8008baa:	232b      	movmi	r3, #43	@ 0x2b
 8008bac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bb0:	f89a 3000 	ldrb.w	r3, [sl]
 8008bb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bb6:	d015      	beq.n	8008be4 <_vfiprintf_r+0x120>
 8008bb8:	9a07      	ldr	r2, [sp, #28]
 8008bba:	4654      	mov	r4, sl
 8008bbc:	2000      	movs	r0, #0
 8008bbe:	f04f 0c0a 	mov.w	ip, #10
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bc8:	3b30      	subs	r3, #48	@ 0x30
 8008bca:	2b09      	cmp	r3, #9
 8008bcc:	d94b      	bls.n	8008c66 <_vfiprintf_r+0x1a2>
 8008bce:	b1b0      	cbz	r0, 8008bfe <_vfiprintf_r+0x13a>
 8008bd0:	9207      	str	r2, [sp, #28]
 8008bd2:	e014      	b.n	8008bfe <_vfiprintf_r+0x13a>
 8008bd4:	eba0 0308 	sub.w	r3, r0, r8
 8008bd8:	fa09 f303 	lsl.w	r3, r9, r3
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	9304      	str	r3, [sp, #16]
 8008be0:	46a2      	mov	sl, r4
 8008be2:	e7d2      	b.n	8008b8a <_vfiprintf_r+0xc6>
 8008be4:	9b03      	ldr	r3, [sp, #12]
 8008be6:	1d19      	adds	r1, r3, #4
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	9103      	str	r1, [sp, #12]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	bfbb      	ittet	lt
 8008bf0:	425b      	neglt	r3, r3
 8008bf2:	f042 0202 	orrlt.w	r2, r2, #2
 8008bf6:	9307      	strge	r3, [sp, #28]
 8008bf8:	9307      	strlt	r3, [sp, #28]
 8008bfa:	bfb8      	it	lt
 8008bfc:	9204      	strlt	r2, [sp, #16]
 8008bfe:	7823      	ldrb	r3, [r4, #0]
 8008c00:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c02:	d10a      	bne.n	8008c1a <_vfiprintf_r+0x156>
 8008c04:	7863      	ldrb	r3, [r4, #1]
 8008c06:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c08:	d132      	bne.n	8008c70 <_vfiprintf_r+0x1ac>
 8008c0a:	9b03      	ldr	r3, [sp, #12]
 8008c0c:	1d1a      	adds	r2, r3, #4
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	9203      	str	r2, [sp, #12]
 8008c12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c16:	3402      	adds	r4, #2
 8008c18:	9305      	str	r3, [sp, #20]
 8008c1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008cf0 <_vfiprintf_r+0x22c>
 8008c1e:	7821      	ldrb	r1, [r4, #0]
 8008c20:	2203      	movs	r2, #3
 8008c22:	4650      	mov	r0, sl
 8008c24:	f7f7 fae4 	bl	80001f0 <memchr>
 8008c28:	b138      	cbz	r0, 8008c3a <_vfiprintf_r+0x176>
 8008c2a:	9b04      	ldr	r3, [sp, #16]
 8008c2c:	eba0 000a 	sub.w	r0, r0, sl
 8008c30:	2240      	movs	r2, #64	@ 0x40
 8008c32:	4082      	lsls	r2, r0
 8008c34:	4313      	orrs	r3, r2
 8008c36:	3401      	adds	r4, #1
 8008c38:	9304      	str	r3, [sp, #16]
 8008c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c3e:	4829      	ldr	r0, [pc, #164]	@ (8008ce4 <_vfiprintf_r+0x220>)
 8008c40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c44:	2206      	movs	r2, #6
 8008c46:	f7f7 fad3 	bl	80001f0 <memchr>
 8008c4a:	2800      	cmp	r0, #0
 8008c4c:	d03f      	beq.n	8008cce <_vfiprintf_r+0x20a>
 8008c4e:	4b26      	ldr	r3, [pc, #152]	@ (8008ce8 <_vfiprintf_r+0x224>)
 8008c50:	bb1b      	cbnz	r3, 8008c9a <_vfiprintf_r+0x1d6>
 8008c52:	9b03      	ldr	r3, [sp, #12]
 8008c54:	3307      	adds	r3, #7
 8008c56:	f023 0307 	bic.w	r3, r3, #7
 8008c5a:	3308      	adds	r3, #8
 8008c5c:	9303      	str	r3, [sp, #12]
 8008c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c60:	443b      	add	r3, r7
 8008c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c64:	e76a      	b.n	8008b3c <_vfiprintf_r+0x78>
 8008c66:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c6a:	460c      	mov	r4, r1
 8008c6c:	2001      	movs	r0, #1
 8008c6e:	e7a8      	b.n	8008bc2 <_vfiprintf_r+0xfe>
 8008c70:	2300      	movs	r3, #0
 8008c72:	3401      	adds	r4, #1
 8008c74:	9305      	str	r3, [sp, #20]
 8008c76:	4619      	mov	r1, r3
 8008c78:	f04f 0c0a 	mov.w	ip, #10
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c82:	3a30      	subs	r2, #48	@ 0x30
 8008c84:	2a09      	cmp	r2, #9
 8008c86:	d903      	bls.n	8008c90 <_vfiprintf_r+0x1cc>
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d0c6      	beq.n	8008c1a <_vfiprintf_r+0x156>
 8008c8c:	9105      	str	r1, [sp, #20]
 8008c8e:	e7c4      	b.n	8008c1a <_vfiprintf_r+0x156>
 8008c90:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c94:	4604      	mov	r4, r0
 8008c96:	2301      	movs	r3, #1
 8008c98:	e7f0      	b.n	8008c7c <_vfiprintf_r+0x1b8>
 8008c9a:	ab03      	add	r3, sp, #12
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	462a      	mov	r2, r5
 8008ca0:	4b12      	ldr	r3, [pc, #72]	@ (8008cec <_vfiprintf_r+0x228>)
 8008ca2:	a904      	add	r1, sp, #16
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	f7fb ff6f 	bl	8004b88 <_printf_float>
 8008caa:	4607      	mov	r7, r0
 8008cac:	1c78      	adds	r0, r7, #1
 8008cae:	d1d6      	bne.n	8008c5e <_vfiprintf_r+0x19a>
 8008cb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008cb2:	07d9      	lsls	r1, r3, #31
 8008cb4:	d405      	bmi.n	8008cc2 <_vfiprintf_r+0x1fe>
 8008cb6:	89ab      	ldrh	r3, [r5, #12]
 8008cb8:	059a      	lsls	r2, r3, #22
 8008cba:	d402      	bmi.n	8008cc2 <_vfiprintf_r+0x1fe>
 8008cbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008cbe:	f7fc fedd 	bl	8005a7c <__retarget_lock_release_recursive>
 8008cc2:	89ab      	ldrh	r3, [r5, #12]
 8008cc4:	065b      	lsls	r3, r3, #25
 8008cc6:	f53f af1f 	bmi.w	8008b08 <_vfiprintf_r+0x44>
 8008cca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ccc:	e71e      	b.n	8008b0c <_vfiprintf_r+0x48>
 8008cce:	ab03      	add	r3, sp, #12
 8008cd0:	9300      	str	r3, [sp, #0]
 8008cd2:	462a      	mov	r2, r5
 8008cd4:	4b05      	ldr	r3, [pc, #20]	@ (8008cec <_vfiprintf_r+0x228>)
 8008cd6:	a904      	add	r1, sp, #16
 8008cd8:	4630      	mov	r0, r6
 8008cda:	f7fc f9ed 	bl	80050b8 <_printf_i>
 8008cde:	e7e4      	b.n	8008caa <_vfiprintf_r+0x1e6>
 8008ce0:	08009101 	.word	0x08009101
 8008ce4:	0800910b 	.word	0x0800910b
 8008ce8:	08004b89 	.word	0x08004b89
 8008cec:	08008aa1 	.word	0x08008aa1
 8008cf0:	08009107 	.word	0x08009107

08008cf4 <__swbuf_r>:
 8008cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf6:	460e      	mov	r6, r1
 8008cf8:	4614      	mov	r4, r2
 8008cfa:	4605      	mov	r5, r0
 8008cfc:	b118      	cbz	r0, 8008d06 <__swbuf_r+0x12>
 8008cfe:	6a03      	ldr	r3, [r0, #32]
 8008d00:	b90b      	cbnz	r3, 8008d06 <__swbuf_r+0x12>
 8008d02:	f7fc fd91 	bl	8005828 <__sinit>
 8008d06:	69a3      	ldr	r3, [r4, #24]
 8008d08:	60a3      	str	r3, [r4, #8]
 8008d0a:	89a3      	ldrh	r3, [r4, #12]
 8008d0c:	071a      	lsls	r2, r3, #28
 8008d0e:	d501      	bpl.n	8008d14 <__swbuf_r+0x20>
 8008d10:	6923      	ldr	r3, [r4, #16]
 8008d12:	b943      	cbnz	r3, 8008d26 <__swbuf_r+0x32>
 8008d14:	4621      	mov	r1, r4
 8008d16:	4628      	mov	r0, r5
 8008d18:	f000 f82a 	bl	8008d70 <__swsetup_r>
 8008d1c:	b118      	cbz	r0, 8008d26 <__swbuf_r+0x32>
 8008d1e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008d22:	4638      	mov	r0, r7
 8008d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d26:	6823      	ldr	r3, [r4, #0]
 8008d28:	6922      	ldr	r2, [r4, #16]
 8008d2a:	1a98      	subs	r0, r3, r2
 8008d2c:	6963      	ldr	r3, [r4, #20]
 8008d2e:	b2f6      	uxtb	r6, r6
 8008d30:	4283      	cmp	r3, r0
 8008d32:	4637      	mov	r7, r6
 8008d34:	dc05      	bgt.n	8008d42 <__swbuf_r+0x4e>
 8008d36:	4621      	mov	r1, r4
 8008d38:	4628      	mov	r0, r5
 8008d3a:	f7ff fa57 	bl	80081ec <_fflush_r>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	d1ed      	bne.n	8008d1e <__swbuf_r+0x2a>
 8008d42:	68a3      	ldr	r3, [r4, #8]
 8008d44:	3b01      	subs	r3, #1
 8008d46:	60a3      	str	r3, [r4, #8]
 8008d48:	6823      	ldr	r3, [r4, #0]
 8008d4a:	1c5a      	adds	r2, r3, #1
 8008d4c:	6022      	str	r2, [r4, #0]
 8008d4e:	701e      	strb	r6, [r3, #0]
 8008d50:	6962      	ldr	r2, [r4, #20]
 8008d52:	1c43      	adds	r3, r0, #1
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d004      	beq.n	8008d62 <__swbuf_r+0x6e>
 8008d58:	89a3      	ldrh	r3, [r4, #12]
 8008d5a:	07db      	lsls	r3, r3, #31
 8008d5c:	d5e1      	bpl.n	8008d22 <__swbuf_r+0x2e>
 8008d5e:	2e0a      	cmp	r6, #10
 8008d60:	d1df      	bne.n	8008d22 <__swbuf_r+0x2e>
 8008d62:	4621      	mov	r1, r4
 8008d64:	4628      	mov	r0, r5
 8008d66:	f7ff fa41 	bl	80081ec <_fflush_r>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	d0d9      	beq.n	8008d22 <__swbuf_r+0x2e>
 8008d6e:	e7d6      	b.n	8008d1e <__swbuf_r+0x2a>

08008d70 <__swsetup_r>:
 8008d70:	b538      	push	{r3, r4, r5, lr}
 8008d72:	4b29      	ldr	r3, [pc, #164]	@ (8008e18 <__swsetup_r+0xa8>)
 8008d74:	4605      	mov	r5, r0
 8008d76:	6818      	ldr	r0, [r3, #0]
 8008d78:	460c      	mov	r4, r1
 8008d7a:	b118      	cbz	r0, 8008d84 <__swsetup_r+0x14>
 8008d7c:	6a03      	ldr	r3, [r0, #32]
 8008d7e:	b90b      	cbnz	r3, 8008d84 <__swsetup_r+0x14>
 8008d80:	f7fc fd52 	bl	8005828 <__sinit>
 8008d84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d88:	0719      	lsls	r1, r3, #28
 8008d8a:	d422      	bmi.n	8008dd2 <__swsetup_r+0x62>
 8008d8c:	06da      	lsls	r2, r3, #27
 8008d8e:	d407      	bmi.n	8008da0 <__swsetup_r+0x30>
 8008d90:	2209      	movs	r2, #9
 8008d92:	602a      	str	r2, [r5, #0]
 8008d94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d98:	81a3      	strh	r3, [r4, #12]
 8008d9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d9e:	e033      	b.n	8008e08 <__swsetup_r+0x98>
 8008da0:	0758      	lsls	r0, r3, #29
 8008da2:	d512      	bpl.n	8008dca <__swsetup_r+0x5a>
 8008da4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008da6:	b141      	cbz	r1, 8008dba <__swsetup_r+0x4a>
 8008da8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008dac:	4299      	cmp	r1, r3
 8008dae:	d002      	beq.n	8008db6 <__swsetup_r+0x46>
 8008db0:	4628      	mov	r0, r5
 8008db2:	f7fd fcc5 	bl	8006740 <_free_r>
 8008db6:	2300      	movs	r3, #0
 8008db8:	6363      	str	r3, [r4, #52]	@ 0x34
 8008dba:	89a3      	ldrh	r3, [r4, #12]
 8008dbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008dc0:	81a3      	strh	r3, [r4, #12]
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	6063      	str	r3, [r4, #4]
 8008dc6:	6923      	ldr	r3, [r4, #16]
 8008dc8:	6023      	str	r3, [r4, #0]
 8008dca:	89a3      	ldrh	r3, [r4, #12]
 8008dcc:	f043 0308 	orr.w	r3, r3, #8
 8008dd0:	81a3      	strh	r3, [r4, #12]
 8008dd2:	6923      	ldr	r3, [r4, #16]
 8008dd4:	b94b      	cbnz	r3, 8008dea <__swsetup_r+0x7a>
 8008dd6:	89a3      	ldrh	r3, [r4, #12]
 8008dd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008de0:	d003      	beq.n	8008dea <__swsetup_r+0x7a>
 8008de2:	4621      	mov	r1, r4
 8008de4:	4628      	mov	r0, r5
 8008de6:	f000 f883 	bl	8008ef0 <__smakebuf_r>
 8008dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dee:	f013 0201 	ands.w	r2, r3, #1
 8008df2:	d00a      	beq.n	8008e0a <__swsetup_r+0x9a>
 8008df4:	2200      	movs	r2, #0
 8008df6:	60a2      	str	r2, [r4, #8]
 8008df8:	6962      	ldr	r2, [r4, #20]
 8008dfa:	4252      	negs	r2, r2
 8008dfc:	61a2      	str	r2, [r4, #24]
 8008dfe:	6922      	ldr	r2, [r4, #16]
 8008e00:	b942      	cbnz	r2, 8008e14 <__swsetup_r+0xa4>
 8008e02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e06:	d1c5      	bne.n	8008d94 <__swsetup_r+0x24>
 8008e08:	bd38      	pop	{r3, r4, r5, pc}
 8008e0a:	0799      	lsls	r1, r3, #30
 8008e0c:	bf58      	it	pl
 8008e0e:	6962      	ldrpl	r2, [r4, #20]
 8008e10:	60a2      	str	r2, [r4, #8]
 8008e12:	e7f4      	b.n	8008dfe <__swsetup_r+0x8e>
 8008e14:	2000      	movs	r0, #0
 8008e16:	e7f7      	b.n	8008e08 <__swsetup_r+0x98>
 8008e18:	20000018 	.word	0x20000018

08008e1c <_raise_r>:
 8008e1c:	291f      	cmp	r1, #31
 8008e1e:	b538      	push	{r3, r4, r5, lr}
 8008e20:	4605      	mov	r5, r0
 8008e22:	460c      	mov	r4, r1
 8008e24:	d904      	bls.n	8008e30 <_raise_r+0x14>
 8008e26:	2316      	movs	r3, #22
 8008e28:	6003      	str	r3, [r0, #0]
 8008e2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e2e:	bd38      	pop	{r3, r4, r5, pc}
 8008e30:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008e32:	b112      	cbz	r2, 8008e3a <_raise_r+0x1e>
 8008e34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e38:	b94b      	cbnz	r3, 8008e4e <_raise_r+0x32>
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	f000 f830 	bl	8008ea0 <_getpid_r>
 8008e40:	4622      	mov	r2, r4
 8008e42:	4601      	mov	r1, r0
 8008e44:	4628      	mov	r0, r5
 8008e46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e4a:	f000 b817 	b.w	8008e7c <_kill_r>
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d00a      	beq.n	8008e68 <_raise_r+0x4c>
 8008e52:	1c59      	adds	r1, r3, #1
 8008e54:	d103      	bne.n	8008e5e <_raise_r+0x42>
 8008e56:	2316      	movs	r3, #22
 8008e58:	6003      	str	r3, [r0, #0]
 8008e5a:	2001      	movs	r0, #1
 8008e5c:	e7e7      	b.n	8008e2e <_raise_r+0x12>
 8008e5e:	2100      	movs	r1, #0
 8008e60:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008e64:	4620      	mov	r0, r4
 8008e66:	4798      	blx	r3
 8008e68:	2000      	movs	r0, #0
 8008e6a:	e7e0      	b.n	8008e2e <_raise_r+0x12>

08008e6c <raise>:
 8008e6c:	4b02      	ldr	r3, [pc, #8]	@ (8008e78 <raise+0xc>)
 8008e6e:	4601      	mov	r1, r0
 8008e70:	6818      	ldr	r0, [r3, #0]
 8008e72:	f7ff bfd3 	b.w	8008e1c <_raise_r>
 8008e76:	bf00      	nop
 8008e78:	20000018 	.word	0x20000018

08008e7c <_kill_r>:
 8008e7c:	b538      	push	{r3, r4, r5, lr}
 8008e7e:	4d07      	ldr	r5, [pc, #28]	@ (8008e9c <_kill_r+0x20>)
 8008e80:	2300      	movs	r3, #0
 8008e82:	4604      	mov	r4, r0
 8008e84:	4608      	mov	r0, r1
 8008e86:	4611      	mov	r1, r2
 8008e88:	602b      	str	r3, [r5, #0]
 8008e8a:	f7f8 fd99 	bl	80019c0 <_kill>
 8008e8e:	1c43      	adds	r3, r0, #1
 8008e90:	d102      	bne.n	8008e98 <_kill_r+0x1c>
 8008e92:	682b      	ldr	r3, [r5, #0]
 8008e94:	b103      	cbz	r3, 8008e98 <_kill_r+0x1c>
 8008e96:	6023      	str	r3, [r4, #0]
 8008e98:	bd38      	pop	{r3, r4, r5, pc}
 8008e9a:	bf00      	nop
 8008e9c:	20000b30 	.word	0x20000b30

08008ea0 <_getpid_r>:
 8008ea0:	f7f8 bd86 	b.w	80019b0 <_getpid>

08008ea4 <__swhatbuf_r>:
 8008ea4:	b570      	push	{r4, r5, r6, lr}
 8008ea6:	460c      	mov	r4, r1
 8008ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eac:	2900      	cmp	r1, #0
 8008eae:	b096      	sub	sp, #88	@ 0x58
 8008eb0:	4615      	mov	r5, r2
 8008eb2:	461e      	mov	r6, r3
 8008eb4:	da0d      	bge.n	8008ed2 <__swhatbuf_r+0x2e>
 8008eb6:	89a3      	ldrh	r3, [r4, #12]
 8008eb8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ebc:	f04f 0100 	mov.w	r1, #0
 8008ec0:	bf14      	ite	ne
 8008ec2:	2340      	movne	r3, #64	@ 0x40
 8008ec4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ec8:	2000      	movs	r0, #0
 8008eca:	6031      	str	r1, [r6, #0]
 8008ecc:	602b      	str	r3, [r5, #0]
 8008ece:	b016      	add	sp, #88	@ 0x58
 8008ed0:	bd70      	pop	{r4, r5, r6, pc}
 8008ed2:	466a      	mov	r2, sp
 8008ed4:	f000 f848 	bl	8008f68 <_fstat_r>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	dbec      	blt.n	8008eb6 <__swhatbuf_r+0x12>
 8008edc:	9901      	ldr	r1, [sp, #4]
 8008ede:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008ee2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008ee6:	4259      	negs	r1, r3
 8008ee8:	4159      	adcs	r1, r3
 8008eea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008eee:	e7eb      	b.n	8008ec8 <__swhatbuf_r+0x24>

08008ef0 <__smakebuf_r>:
 8008ef0:	898b      	ldrh	r3, [r1, #12]
 8008ef2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ef4:	079d      	lsls	r5, r3, #30
 8008ef6:	4606      	mov	r6, r0
 8008ef8:	460c      	mov	r4, r1
 8008efa:	d507      	bpl.n	8008f0c <__smakebuf_r+0x1c>
 8008efc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f00:	6023      	str	r3, [r4, #0]
 8008f02:	6123      	str	r3, [r4, #16]
 8008f04:	2301      	movs	r3, #1
 8008f06:	6163      	str	r3, [r4, #20]
 8008f08:	b003      	add	sp, #12
 8008f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f0c:	ab01      	add	r3, sp, #4
 8008f0e:	466a      	mov	r2, sp
 8008f10:	f7ff ffc8 	bl	8008ea4 <__swhatbuf_r>
 8008f14:	9f00      	ldr	r7, [sp, #0]
 8008f16:	4605      	mov	r5, r0
 8008f18:	4639      	mov	r1, r7
 8008f1a:	4630      	mov	r0, r6
 8008f1c:	f7fb fd08 	bl	8004930 <_malloc_r>
 8008f20:	b948      	cbnz	r0, 8008f36 <__smakebuf_r+0x46>
 8008f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f26:	059a      	lsls	r2, r3, #22
 8008f28:	d4ee      	bmi.n	8008f08 <__smakebuf_r+0x18>
 8008f2a:	f023 0303 	bic.w	r3, r3, #3
 8008f2e:	f043 0302 	orr.w	r3, r3, #2
 8008f32:	81a3      	strh	r3, [r4, #12]
 8008f34:	e7e2      	b.n	8008efc <__smakebuf_r+0xc>
 8008f36:	89a3      	ldrh	r3, [r4, #12]
 8008f38:	6020      	str	r0, [r4, #0]
 8008f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f3e:	81a3      	strh	r3, [r4, #12]
 8008f40:	9b01      	ldr	r3, [sp, #4]
 8008f42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f46:	b15b      	cbz	r3, 8008f60 <__smakebuf_r+0x70>
 8008f48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	f000 f81d 	bl	8008f8c <_isatty_r>
 8008f52:	b128      	cbz	r0, 8008f60 <__smakebuf_r+0x70>
 8008f54:	89a3      	ldrh	r3, [r4, #12]
 8008f56:	f023 0303 	bic.w	r3, r3, #3
 8008f5a:	f043 0301 	orr.w	r3, r3, #1
 8008f5e:	81a3      	strh	r3, [r4, #12]
 8008f60:	89a3      	ldrh	r3, [r4, #12]
 8008f62:	431d      	orrs	r5, r3
 8008f64:	81a5      	strh	r5, [r4, #12]
 8008f66:	e7cf      	b.n	8008f08 <__smakebuf_r+0x18>

08008f68 <_fstat_r>:
 8008f68:	b538      	push	{r3, r4, r5, lr}
 8008f6a:	4d07      	ldr	r5, [pc, #28]	@ (8008f88 <_fstat_r+0x20>)
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	4604      	mov	r4, r0
 8008f70:	4608      	mov	r0, r1
 8008f72:	4611      	mov	r1, r2
 8008f74:	602b      	str	r3, [r5, #0]
 8008f76:	f7f8 fd83 	bl	8001a80 <_fstat>
 8008f7a:	1c43      	adds	r3, r0, #1
 8008f7c:	d102      	bne.n	8008f84 <_fstat_r+0x1c>
 8008f7e:	682b      	ldr	r3, [r5, #0]
 8008f80:	b103      	cbz	r3, 8008f84 <_fstat_r+0x1c>
 8008f82:	6023      	str	r3, [r4, #0]
 8008f84:	bd38      	pop	{r3, r4, r5, pc}
 8008f86:	bf00      	nop
 8008f88:	20000b30 	.word	0x20000b30

08008f8c <_isatty_r>:
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	4d06      	ldr	r5, [pc, #24]	@ (8008fa8 <_isatty_r+0x1c>)
 8008f90:	2300      	movs	r3, #0
 8008f92:	4604      	mov	r4, r0
 8008f94:	4608      	mov	r0, r1
 8008f96:	602b      	str	r3, [r5, #0]
 8008f98:	f7f8 fd82 	bl	8001aa0 <_isatty>
 8008f9c:	1c43      	adds	r3, r0, #1
 8008f9e:	d102      	bne.n	8008fa6 <_isatty_r+0x1a>
 8008fa0:	682b      	ldr	r3, [r5, #0]
 8008fa2:	b103      	cbz	r3, 8008fa6 <_isatty_r+0x1a>
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	bd38      	pop	{r3, r4, r5, pc}
 8008fa8:	20000b30 	.word	0x20000b30

08008fac <_init>:
 8008fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fae:	bf00      	nop
 8008fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fb2:	bc08      	pop	{r3}
 8008fb4:	469e      	mov	lr, r3
 8008fb6:	4770      	bx	lr

08008fb8 <_fini>:
 8008fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fba:	bf00      	nop
 8008fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fbe:	bc08      	pop	{r3}
 8008fc0:	469e      	mov	lr, r3
 8008fc2:	4770      	bx	lr
