                                                   Tsi721 PCIe2 to S-RIO2
   Integrated
   Integrated DeviceTechnology
                       DeviceTechnology            Protocol Conversion Bridge
  POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO
  FEATURES
  • x4 PCIe V2.1 to x4 S-RIO V2.1
  • Single port: x4, x2 or x1 support
  • 1.25, 2.5, 3.125 and 5 Gbaud support
  • 8 DMA and Messaging channels/engines each
    capable of supporting full 20 Gbaud I/O
  • 8Kbyte packet buffering per DMA and
    Messaging Channel
  • 20 Gaud line rate performance for 64 byte or
    larger packets, max TLP payload 256 bytes,
    max block DMA 64 Mbyte
  • PCI Express non-transparent bridging for
    transaction mapping
  • Lane reversal
  • Automatic Polarity inversion for PCI Express
  • Typical power 2W
  • Reach Support: 60 cm over 2 connectors
  • 100, 125, 156.25 MHz S-RIO and PCIe Endpoint
    compatible clocking options
  • JTAG 1149.1 and 1149.6
  • 13x13 mm FCBGA
  • Industrial and Commercial options
  BENEFITS
  • Use RapidIO’s peer to peer networking
    performance with PCIe enabled microprocessors
    and Network Processors
  • Design Heterogeneous systems with RapidIO
    and PCI Express
  • Execute large block data transfers without     IDT is the industry’s leading supplier of RapidIO® and PCI Express® Interconnect solutions, provid-
    processor involvement for real time signal     ing a broad portfolio of switches, bridges, IP and development platforms for defense, aerospace,
    processing tasks                               video, imaging and wireless markets. The Tsi721 is IDT’s solution for hardware based PCIe Gen 2
  • No in house NRE required to develop bridging   to RapidIO Gen 2 protocol conversion in a bridging device
    solutions with FPGA or ASIC
  • Save on FPGA development, board space and
    power with Tsi721 solution                     Tsi721 Device Overview
  • Superior cost and form factor to Ethernet
    and Infiniband NICs                            The Tsi721 converts from PCIe to RapidIO and vice versa and provides full line rate bridging at 20 Gbaud. Us-
  • Use a mix of RapidIO and PCIe based payload    ing the Tsi721 designers can develop heterogeneous systems that leverage the peer to peer networking per-
    processing cards in the same chassis           formance of RapidIO while at the same time using multiprocessor clus¬ters that may only be PCIe enabled.
  • Map Block DMA transfers to RapidIO messages    Using the Tsi721, applications that require large amounts of data transferred efficiently without processor
    with dedicated DMA engine per messaging
                                                   involvement can be executed using the full line rate block DMA+Messaging engines of the Tsi721.
    channel, ideal in highly data intensive signal
    processing applications
  • Superior and deterministic performance and     Protocol Conversion and Bridging Functionality
    latency in embedded peer to peer networks
                                                   Key to the Tsi721 is the hardware bridging functionality that converts and maps PCIe transactions
    compared to Ethernet and Infiniband solutions
  • Provides Server Network Interface Controller   to RapidIO. The Tsi721 supports PCIe non transparent bridging for transaction mapping. The Tsi721
    Functionality                                  has both RapidIO and PCIe endpoints embedded in the bridge. With respect to bridging large
                                                   data transfers, each of the DMA/Messaging channels can buffer up to 8K byte PCIe block DMA
  TARGET APPLICATIONS                              trans¬fers on the PCIe side and messages totaling 32 256 byte packets on the RapidIO side. This is
  • Defense & Aerospace: Radar, sonar and
    navigations systems                            all achieved in a significantly smaller form factor when compared to alternative implementations
  • Server and High Performance Computing          in FPGAs or Ethernet/Inifinband NIC devices.
  • Medical Imaging: CT Scanners, MRIs
  • Video: Teleconferencing and Head End
  • Wireless: Design Baseband Cards with PCIe
    enabled MAC/Control processor with S-RIO
    DSPs, S-RIO FPGA and S-RIO backplane
IDT | THE ANALOG + DIGITAL COMPANY                                                                                                   Tsi721 PRODUCT BRIEF 1


                                                                                                                                                  Tsi721 PCIe2 to S-RIO2 Protocol Conversion Bridge
          Integrated DeviceTechnology
         POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO
    Defense/Aerospace Application                                                                                                                                                  Server
1
                                                                                                                                                                                                CPS-1848                                                                                                                                                         CPS-1848
                                                                                                                                                                                             48-lane Switch                                                                                                                                                   48-lane Switch
        PCIe Payload Card
                                       x86                                  Tsi721
                                       CPU                        PCIe2 to S-RIO2
                                                                                                               CPS-1432
       with Rapid IO Bridge
                                                                                                             S-RIO Switch
                                       x86                                                                    18x1,18x2,
                                                                            Tsi721                               12x4
                                       CPU                        PCIe2 to S-RIO2
                                                                                                                                                                                                     CPS-1432 / 32-lane                                                                                                                          CPS-1432 / 32-lane
                                                                                                                                                                                                                                                                              16 - 1000
                                                                                                                                                                                                                                                                           Server Compute
                                                                                                                                                                                            Tsi-721                                   Tsi-721                             Nodes Per System                                              Tsi-721                                    Tsi-721
                              Rapid IO Switch Card
                                                                                                                                                                                           PCIe 2 to                                 PCIe 2 to                                                                                         PCIe 2 to                                  PCIe 2 to
                                                                                                                                4x4 S-RIO                                                  S-RIO 2                                    S-RIO 2                                                                                          S-RIO 2                                     S-RIO 2
                                                                                                                            to Backplane
                                up to 24 x 4 S-RIO
                                                                          CPS-1848
                                                                        S-RIO Switch                                                                                                                            1-16 CPU                                                                                                                                    1-16 CPU
                                                                       18x1, 18x2, 12x4                                                                                                   x86 CPU                                    x86 CPU                                                                                          x86 CPU                                    x86 CPU
                                                                                                                                                                                                                per node                                                                                                                                    per node
         PCI EXPRESS FEATURES
         • Max-Packet-Size 128Byte or256Byte                                                                                                      Imaging/Video Application
         • Max Read Request Size 4KByte
         • Up to 32 simultaneous transactions
                                                                                                                                                                                                                                                                                                                                                             DSP/FPGA
         • 12K input, output buffers
                                                                                                                                                                                                                                                                                                                                    x4                         S-RIO
         • Store and forward from PCIe to RapidIO                                                                                                                                                                                                                                                                                 S-RIO
                                                                                                                                                              x4 PCIe
         • Support for End-to-End CRC (ECRC)                                                                                                                                                                                                                                                                                                                 DSP/FPGA
         • Support for MSI-X with 70 vectors                                                                                                                                                                                                                   x4                                                                   x4                         S-RIO
                                                                                                                                                                                                                       Tsi721                                                             RapidIO                                 S-RIO
         • Support for legacy INTx/MSI                                                                                                                                                                                                                       S-RIO
                                                                                                                                                                                                                        PCIe                                                               Gen 2                                                             DSP/FPGA
         • Support for 32b and 64b addressing                                                                                                                                                                         to S-RIO                                                            Switch                                    x4                         S-RIO
                                                                                                                                                                                                                                                                                                                                  S-RIO
         • Support for Internal Error Reporting (IER) and                                                                                                                                                            Gen 1 or 2
           Advanced Error Reporting (AER)
                                                                                                                                                                                                                                                                                                                                                             DSP/FPGA
                                                                                                                                                                                                                                                                                                                                    x4                         S-RIO
         • PCIe spec compliant power management                                                                                                                                                                                                                                                                                   S-RIO
         • Boot from PCIe enabled processor or EEPROM
         SERIAL RAPIDIO FEATURES
         • Line rate performance with 64Byte and larger
           S-RIO packets with up to 256 outstanding
           transactions
         • 8KB S-RIO ingress buffer (256x32 byte)
                                                                                                                                                  Wireless Application
         • Support for 34b, 50b, 66b addressing
         • Support for 8b, 16b S-RIO Transport ids                                                                                                                                                                                            x4 S-RIO Backplane
                                                                                                                                                                                                                                                           p                                                             Antenna Interface CPRI/OBSAI
         • Support for 8 levels of priority using 4 S-RIO
           standard priorities plus CRF bit                                                                                                                                                                                                                                                                                                        FPGA S-RIO
                                                                                                                                                                                                                                     x4 S-RIO
         • S-RIO messaging (type11) implemented with                                                                                                                                                                                                                                                                                              CPRI Interface
                                                                                                                                                                                                                                                                                                                      S-RIO
                                                                                                                                                                                                                                                                                                                   x4 S-RI
           4KB max message                                                                                                                                                                Tsi721                                                                                                                                                   OFDMA PHY
         • Store and Forward RapidIO to PCIe                                                                                                                                                                                                                                Rapid IO
                                                                                                                                                                                PCIe2 to S-RIO2
         • Support for following SRIO transaction types:
                                                                                                                                                                                                                                                                              Gen2
           – NRead, SWrite, NWrite, NWrite_R                                                                                                                                                           x4 PCIe                                                                                                                                      DSP S-RIO
           – Port Write                                                                                                                                                                                                                                                      Switch                                                               Turbo Decode
                                                                                                                                                                                                                                                                                                                   x4 S-RIO                          + Viterbi
           – Doorbell                                                                                                                                      X86 CPU Control Plane, MAC Layer,                                                                                CPS-1616
           – Maintenance Read, Maintenance Write                                                                                                              4x4 MIMO, Multiple Sectors                                                                                                                                                           Acceleration
           – Message
         • Access to all Tsi721 registers via SRIO
           maintenance transactions
         • Hot Insertion/Extraction Support
    DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT’s sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters
    of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT’s products for any particular purpose, an implied
    warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties. IDT’s products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably
    expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
    Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners. © Copyright 2010. All rights reserved.
                                                                                                                                                                                                                                                                                                                                                                    PB_TSI721_REVD0711
    IDT | THE ANALOG + DIGITAL COMPANY                                                                                                                                                                                                                                                                                                    Tsi721 PRODUCT BRIEF 2


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 TSI721A1-16GCL TSI721-16GCLY TSI721-16GILY TSI721-16GIL
