 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Tue Apr 12 18:59:56 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 17.52%

  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/S (FA1D0BWP)                                  0.07 &     0.34 r
  add_0_root_add_154_2/U1_2/S (FA1D0BWP)                  0.10 &     0.44 r
  U608/Z (BUFFD1BWP)                                      0.05 &     0.49 r
  U609/ZN (CKND0BWP)                                      0.06 &     0.55 f
  U13634/ZN (NR2D0BWP)                                    0.05 &     0.60 r
  mult_173/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.68 r
  mult_173/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.74 r
  mult_173/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.81 r
  mult_173/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.88 r
  mult_173/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.95 r
  mult_173/S1_7_0/CO (FA1D0BWP)                           0.07 &     1.02 r
  mult_173/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.09 r
  mult_173/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.16 r
  mult_173/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.23 r
  mult_173/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.30 r
  mult_173/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.37 r
  mult_173/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.44 r
  mult_173/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.52 r
  mult_173/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.58 r
  mult_173/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.65 r
  mult_173/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.72 r
  mult_173/S1_18_0/S (FA1D0BWP)                           0.09 &     1.81 f
  U7784/Z (XOR2D0BWP)                                     0.08 &     1.89 r
  add_2_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.09 &     1.98 r
  add_2_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.07 &     2.04 f
  U1496/Z (CKBD0BWP)                                      0.05 &     2.09 f
  add_0_root_add_0_root_add_173_3/U1_19/CO (FA1D0BWP)     0.08 &     2.17 f
  add_0_root_add_0_root_add_173_3/U1_20/Z (XOR3D0BWP)     0.06 &     2.23 r
  out1_node1_reg[20]/D (DFKCNQD1BWP)                      0.00 &     2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.06      10.06
  clock uncertainty                                      -0.15       9.91
  out1_node1_reg[20]/CP (DFKCNQD1BWP)                     0.00       9.91 r
  library setup time                                     -0.02       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.66


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/S (FA1D0BWP)                                  0.07 &     0.34 r
  add_0_root_add_154_2/U1_2/S (FA1D0BWP)                  0.10 &     0.44 r
  U608/Z (BUFFD1BWP)                                      0.05 &     0.49 r
  U609/ZN (CKND0BWP)                                      0.06 &     0.55 f
  U13636/ZN (NR2D0BWP)                                    0.05 &     0.60 r
  mult_172/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.68 r
  mult_172/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.75 r
  mult_172/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.81 r
  mult_172/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.88 r
  mult_172/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.95 r
  mult_172/S1_7_0/CO (FA1D0BWP)                           0.07 &     1.02 r
  mult_172/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.10 r
  mult_172/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.17 r
  mult_172/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.24 r
  mult_172/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.31 r
  mult_172/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.38 r
  mult_172/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.45 r
  mult_172/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.51 r
  mult_172/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.59 r
  mult_172/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.66 r
  mult_172/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.73 r
  mult_172/S1_18_0/CO (FA1D0BWP)                          0.07 &     1.79 r
  mult_172/S1_19_0/CO (FA1D0BWP)                          0.06 &     1.86 r
  mult_172/S4_0/Z (XOR3D0BWP)                             0.08 &     1.94 f
  U16791/Z (XOR3D1BWP)                                    0.09 &     2.04 r
  add_2_root_add_0_root_add_172_3/U1_20/Z (XOR3D1BWP)     0.09 &     2.13 f
  add_0_root_add_0_root_add_172_3/U1_20/Z (XOR3D0BWP)     0.10 &     2.23 r
  out0_node1_reg[20]/D (DFKCNQD1BWP)                      0.00 &     2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.06      10.06
  clock uncertainty                                      -0.15       9.91
  out0_node1_reg[20]/CP (DFKCNQD1BWP)                     0.00       9.91 r
  library setup time                                     -0.02       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.66


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/CO (FA1D0BWP)                                 0.04 &     0.31 f
  r486/U1_3/S (FA1D0BWP)                                  0.07 &     0.38 r
  add_0_root_add_149_2/U1_3/S (FA1D0BWP)                  0.09 &     0.47 r
  U658/Z (CKBD0BWP)                                       0.06 &     0.53 r
  U659/ZN (CKND0BWP)                                      0.06 &     0.59 f
  U11058/ZN (NR2D0BWP)                                    0.04 &     0.63 r
  mult_170/S1_3_0/CO (FA1D0BWP)                           0.08 &     0.71 r
  mult_170/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.78 r
  mult_170/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.86 r
  mult_170/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.93 r
  mult_170/S1_7_0/CO (FA1D0BWP)                           0.07 &     0.99 r
  mult_170/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.06 r
  mult_170/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.13 r
  mult_170/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.20 r
  mult_170/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.27 r
  mult_170/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.34 r
  mult_170/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.41 r
  mult_170/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.49 r
  mult_170/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.56 r
  mult_170/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.62 r
  mult_170/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.69 r
  mult_170/S1_18_0/CO (FA1D0BWP)                          0.07 &     1.76 r
  mult_170/S1_19_0/S (FA1D0BWP)                           0.08 &     1.84 f
  U8066/ZN (XNR2D1BWP)                                    0.08 &     1.91 r
  add_2_root_add_0_root_add_170_3/U1_19/S (FA1D0BWP)      0.09 &     2.00 r
  U1497/Z (BUFFD1BWP)                                     0.04 &     2.05 r
  add_0_root_add_0_root_add_170_3/U1_19/S (FA1D0BWP)      0.10 &     2.15 r
  U1400/Z (CKBD0BWP)                                      0.06 &     2.21 r
  out1_node0_reg[19]/D (DFKCNQD1BWP)                      0.00 &     2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out1_node0_reg[19]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.03       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        7.69


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/CO (FA1D0BWP)                                 0.04 &     0.31 f
  r486/U1_3/S (FA1D0BWP)                                  0.07 &     0.38 r
  add_0_root_add_149_2/U1_3/S (FA1D0BWP)                  0.09 &     0.47 r
  U658/Z (CKBD0BWP)                                       0.06 &     0.53 r
  U659/ZN (CKND0BWP)                                      0.06 &     0.59 f
  U11058/ZN (NR2D0BWP)                                    0.04 &     0.63 r
  mult_170/S1_3_0/CO (FA1D0BWP)                           0.08 &     0.71 r
  mult_170/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.78 r
  mult_170/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.86 r
  mult_170/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.93 r
  mult_170/S1_7_0/CO (FA1D0BWP)                           0.07 &     0.99 r
  mult_170/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.06 r
  mult_170/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.13 r
  mult_170/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.20 r
  mult_170/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.27 r
  mult_170/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.34 r
  mult_170/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.41 r
  mult_170/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.49 r
  mult_170/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.56 r
  mult_170/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.62 r
  mult_170/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.69 r
  mult_170/S1_18_0/CO (FA1D0BWP)                          0.07 &     1.76 r
  mult_170/S1_19_0/CO (FA1D0BWP)                          0.06 &     1.82 r
  mult_170/S4_0/Z (XOR3D0BWP)                             0.08 &     1.90 f
  U16779/Z (XOR3D1BWP)                                    0.10 &     2.00 r
  add_2_root_add_0_root_add_170_3/U1_20/Z (XOR3D1BWP)     0.10 &     2.10 f
  add_0_root_add_0_root_add_170_3/U1_20/Z (XOR3D1BWP)     0.11 &     2.21 r
  out1_node0_reg[20]/D (DFKCNQD1BWP)                      0.00 &     2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out1_node0_reg[20]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.02       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        7.69


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/S (FA1D0BWP)                                  0.07 &     0.34 r
  add_0_root_add_154_2/U1_2/S (FA1D0BWP)                  0.10 &     0.44 r
  U608/Z (BUFFD1BWP)                                      0.05 &     0.49 r
  U609/ZN (CKND0BWP)                                      0.06 &     0.55 f
  U13634/ZN (NR2D0BWP)                                    0.05 &     0.60 r
  mult_173/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.68 r
  mult_173/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.74 r
  mult_173/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.81 r
  mult_173/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.88 r
  mult_173/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.95 r
  mult_173/S1_7_0/CO (FA1D0BWP)                           0.07 &     1.02 r
  mult_173/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.09 r
  mult_173/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.16 r
  mult_173/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.23 r
  mult_173/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.30 r
  mult_173/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.37 r
  mult_173/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.44 r
  mult_173/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.52 r
  mult_173/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.58 r
  mult_173/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.65 r
  mult_173/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.72 r
  mult_173/S1_18_0/S (FA1D0BWP)                           0.09 &     1.81 f
  U7784/Z (XOR2D0BWP)                                     0.08 &     1.89 r
  add_2_root_add_0_root_add_173_3/U1_18/S (FA1D0BWP)      0.10 &     1.99 r
  U1491/Z (CKBD0BWP)                                      0.07 &     2.06 r
  add_0_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.09 &     2.14 r
  add_0_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.05 &     2.19 r
  out1_node1_reg[19]/D (DFKCNQD1BWP)                      0.00 &     2.19 r
  data arrival time                                                  2.19

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.06      10.06
  clock uncertainty                                      -0.15       9.91
  out1_node1_reg[19]/CP (DFKCNQD1BWP)                     0.00       9.91 r
  library setup time                                     -0.02       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/CO (FA1D0BWP)                                 0.04 &     0.31 f
  r486/U1_3/S (FA1D0BWP)                                  0.07 &     0.38 r
  add_0_root_add_149_2/U1_3/S (FA1D0BWP)                  0.09 &     0.47 r
  U658/Z (CKBD0BWP)                                       0.06 &     0.53 r
  U659/ZN (CKND0BWP)                                      0.06 &     0.59 f
  U11023/ZN (NR2D0BWP)                                    0.04 &     0.63 r
  mult_169/S1_3_0/CO (FA1D0BWP)                           0.08 &     0.71 r
  mult_169/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.78 r
  mult_169/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.85 r
  mult_169/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.93 r
  mult_169/S1_7_0/CO (FA1D1BWP)                           0.07 &     0.99 r
  mult_169/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.06 r
  mult_169/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.13 r
  mult_169/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.19 r
  mult_169/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.27 r
  mult_169/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.33 r
  mult_169/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.40 r
  mult_169/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.47 r
  mult_169/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.54 r
  mult_169/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.61 r
  mult_169/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.68 r
  mult_169/S1_18_0/CO (FA1D0BWP)                          0.07 &     1.75 r
  mult_169/S1_19_0/CO (FA1D0BWP)                          0.07 &     1.81 r
  mult_169/S4_0/Z (XOR3D0BWP)                             0.08 &     1.89 f
  U16772/Z (XOR3D1BWP)                                    0.10 @     1.99 r
  add_2_root_add_0_root_add_169_3/U1_20/Z (XOR3D0BWP)     0.09 @     2.08 f
  add_0_root_add_0_root_add_169_3/U1_20/Z (XOR3D0BWP)     0.11 &     2.19 r
  out0_node0_reg[20]/D (DFKCNQD1BWP)                      0.00 &     2.19 r
  data arrival time                                                  2.19

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out0_node0_reg[20]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.03       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: task2/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task2/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task2/y0_reg[0]/Q (DFKCNQD1BWP)                         0.08       0.14 f
  U16876/ZN (INVD1BWP)                                    0.04 &     0.18 r
  U16877/ZN (NR2D0BWP)                                    0.02 &     0.20 f
  add_1_root_add_0_root_add_159_2/U1_1/CO (FA1D0BWP)      0.04 &     0.25 f
  add_1_root_add_0_root_add_159_2/U1_2/S (FA1D0BWP)       0.06 &     0.31 r
  add_0_root_add_0_root_add_159_2/U1_2/S (FA1D1BWP)       0.09 &     0.40 r
  U607/ZN (CKND0BWP)                                      0.05 &     0.45 f
  U13640/ZN (NR2D0BWP)                                    0.04 &     0.49 r
  mult_175/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.58 r
  mult_175/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.65 r
  mult_175/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.72 r
  mult_175/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.79 r
  mult_175/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.86 r
  mult_175/S1_7_0/CO (FA1D0BWP)                           0.07 &     0.93 r
  mult_175/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.00 r
  mult_175/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.08 r
  mult_175/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.15 r
  mult_175/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.22 r
  mult_175/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.28 r
  mult_175/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.35 r
  mult_175/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.42 r
  mult_175/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.49 r
  mult_175/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.56 r
  mult_175/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.63 r
  mult_175/S1_18_0/CO (FA1D0BWP)                          0.07 &     1.70 r
  mult_175/S1_19_0/CO (FA1D0BWP)                          0.07 &     1.77 r
  mult_175/S4_0/Z (XOR3D0BWP)                             0.08 &     1.84 f
  U16794/Z (XOR3D0BWP)                                    0.10 &     1.95 r
  add_2_root_add_0_root_add_175_3/U1_20/Z (XOR3D0BWP)     0.13 &     2.07 r
  add_0_root_add_0_root_add_175_3/U1_20/Z (XOR3D0BWP)     0.11 &     2.18 r
  out0_node2_reg[20]/D (DFKCNQD1BWP)                      0.00 &     2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out0_node2_reg[20]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.02       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        7.72


  Startpoint: task2/y3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  task2/y3_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.07 r
  task2/y3_reg[0]/Q (DFKCNQD1BWP)                         0.08       0.15 f
  U16915/ZN (CKND0BWP)                                    0.05 &     0.20 r
  U16916/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  add_1_root_add_0_root_add_162_2/U1_1/CO (FA1D0BWP)      0.04 &     0.26 f
  add_1_root_add_0_root_add_162_2/U1_2/CO (FA1D0BWP)      0.04 &     0.30 f
  add_1_root_add_0_root_add_162_2/U1_3/S (FA1D0BWP)       0.06 &     0.36 r
  add_0_root_add_0_root_add_162_2/U1_3/S (FA1D1BWP)       0.09 &     0.46 r
  U663/Z (CKBD1BWP)                                       0.06 @     0.52 r
  U664/ZN (CKND0BWP)                                      0.06 @     0.58 f
  U11477/ZN (NR2D0BWP)                                    0.04 &     0.62 r
  mult_176_4/S1_3_0/CO (FA1D0BWP)                         0.08 &     0.70 r
  mult_176_4/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_176_4/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_176_4/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_176_4/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.97 r
  mult_176_4/S1_8_0/CO (FA1D0BWP)                         0.07 &     1.04 r
  mult_176_4/S1_9_0/CO (FA1D0BWP)                         0.07 &     1.11 r
  mult_176_4/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.18 r
  mult_176_4/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.25 r
  mult_176_4/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.31 r
  mult_176_4/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.38 r
  mult_176_4/S1_14_0/CO (FA1D0BWP)                        0.07 &     1.45 r
  mult_176_4/S1_15_0/CO (FA1D0BWP)                        0.07 &     1.52 r
  mult_176_4/S1_16_0/CO (FA1D0BWP)                        0.07 &     1.59 r
  mult_176_4/S1_17_0/CO (FA1D0BWP)                        0.07 &     1.66 r
  mult_176_4/S1_18_0/CO (FA1D0BWP)                        0.07 &     1.72 r
  mult_176_4/S1_19_0/CO (FA1D0BWP)                        0.07 &     1.79 r
  mult_176_4/S4_0/Z (XOR3D0BWP)                           0.08 &     1.87 f
  U13646/Z (XOR3D0BWP)                                    0.11 &     1.98 r
  add_1_root_add_0_root_add_176_3/U1_20/Z (XOR3D0BWP)     0.10 &     2.07 f
  add_0_root_add_0_root_add_176_3/U1_20/Z (XOR3D0BWP)     0.09 &     2.16 r
  out1_node2_reg[20]/D (DFKCNQD1BWP)                      0.00 &     2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out1_node2_reg[20]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.02       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.73


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/S (FA1D0BWP)                                  0.07 &     0.34 r
  add_0_root_add_154_2/U1_2/S (FA1D0BWP)                  0.10 &     0.44 r
  U608/Z (BUFFD1BWP)                                      0.05 &     0.49 r
  U609/ZN (CKND0BWP)                                      0.06 &     0.55 f
  U13634/ZN (NR2D0BWP)                                    0.05 &     0.60 r
  mult_173/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.68 r
  mult_173/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.74 r
  mult_173/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.81 r
  mult_173/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.88 r
  mult_173/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.95 r
  mult_173/S1_7_0/CO (FA1D0BWP)                           0.07 &     1.02 r
  mult_173/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.09 r
  mult_173/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.16 r
  mult_173/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.23 r
  mult_173/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.30 r
  mult_173/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.37 r
  mult_173/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.44 r
  mult_173/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.52 r
  mult_173/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.58 r
  mult_173/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.65 r
  mult_173/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.72 r
  mult_173/S1_18_0/S (FA1D0BWP)                           0.09 &     1.81 f
  U7784/Z (XOR2D0BWP)                                     0.08 &     1.89 r
  add_2_root_add_0_root_add_173_3/U1_18/S (FA1D0BWP)      0.10 &     1.99 r
  U1491/Z (CKBD0BWP)                                      0.07 &     2.06 r
  add_0_root_add_0_root_add_173_3/U1_18/S (FA1D0BWP)      0.10 &     2.16 r
  out1_node1_reg[18]/D (DFKCNQD1BWP)                      0.00 &     2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.06      10.06
  clock uncertainty                                      -0.15       9.91
  out1_node1_reg[18]/CP (DFKCNQD1BWP)                     0.00       9.91 r
  library setup time                                     -0.02       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.73


  Startpoint: task1/y3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node0_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  task1/y3_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.07 r
  task1/y3_reg[0]/Q (DFKCNQD1BWP)                         0.09       0.16 f
  U16925/ZN (CKND0BWP)                                    0.03 &     0.19 r
  U16914/ZN (NR2D0BWP)                                    0.02 &     0.20 f
  r492/U1_1/CO (FA1D0BWP)                                 0.04 &     0.24 f
  r492/U1_2/CO (FA1D0BWP)                                 0.04 &     0.28 f
  r492/U1_3/S (FA1D0BWP)                                  0.07 &     0.35 r
  add_0_root_add_152_2/U1_3/S (FA1D0BWP)                  0.08 &     0.44 r
  U667/Z (CKBD0BWP)                                       0.06 &     0.49 r
  U668/ZN (CKND0BWP)                                      0.06 &     0.55 f
  U11475/ZN (NR2D0BWP)                                    0.05 &     0.60 r
  mult_170_4/S1_3_0/CO (FA1D0BWP)                         0.08 &     0.69 r
  mult_170_4/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.75 r
  mult_170_4/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.82 r
  mult_170_4/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.89 r
  mult_170_4/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.95 r
  mult_170_4/S1_8_0/CO (FA1D0BWP)                         0.07 &     1.02 r
  mult_170_4/S1_9_0/CO (FA1D0BWP)                         0.07 &     1.09 r
  mult_170_4/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.16 r
  mult_170_4/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.23 r
  mult_170_4/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.30 r
  mult_170_4/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.37 r
  mult_170_4/S1_14_0/CO (FA1D0BWP)                        0.07 &     1.44 r
  mult_170_4/S1_15_0/CO (FA1D0BWP)                        0.08 &     1.52 r
  mult_170_4/S1_16_0/CO (FA1D0BWP)                        0.07 &     1.59 r
  mult_170_4/S1_17_0/S (FA1D0BWP)                         0.08 &     1.66 f
  U7965/ZN (XNR2D0BWP)                                    0.07 &     1.74 r
  add_1_root_add_0_root_add_170_3/U1_17/S (FA1D0BWP)      0.10 &     1.83 r
  U1397/Z (BUFFD1BWP)                                     0.05 &     1.88 r
  add_0_root_add_0_root_add_170_3/U1_17/CO (FA1D0BWP)     0.10 &     1.99 r
  U1495/Z (CKBD1BWP)                                      0.05 &     2.03 r
  add_0_root_add_0_root_add_170_3/U1_18/S (FA1D0BWP)      0.07 &     2.10 r
  U1399/Z (CKBD0BWP)                                      0.06 &     2.16 r
  out1_node0_reg[18]/D (DFKCNQD1BWP)                      0.00 &     2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out1_node0_reg[18]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.03       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.73


  Startpoint: task3/y2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  task3/y2_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.07 r
  task3/y2_reg[0]/Q (DFKCNQD1BWP)                         0.08       0.15 f
  U16896/ZN (CKND0BWP)                                    0.06 &     0.21 r
  U16898/ZN (NR2D0BWP)                                    0.02 &     0.23 f
  add_1_root_add_0_root_add_166_2/U1_1/CO (FA1D0BWP)      0.05 &     0.28 f
  add_1_root_add_0_root_add_166_2/U1_2/S (FA1D0BWP)       0.06 &     0.33 r
  add_0_root_add_0_root_add_166_2/U1_2/S (FA1D0BWP)       0.07 &     0.41 r
  U578/Z (BUFFD1BWP)                                      0.05 &     0.46 r
  U594/ZN (CKND0BWP)                                      0.06 &     0.51 f
  U13690/ZN (NR2D0BWP)                                    0.04 &     0.56 r
  mult_179_3/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.64 r
  mult_179_3/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.71 r
  mult_179_3/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.78 r
  mult_179_3/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.85 r
  mult_179_3/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.92 r
  mult_179_3/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.99 r
  mult_179_3/S1_8_0/CO (FA1D0BWP)                         0.07 &     1.06 r
  mult_179_3/S1_9_0/CO (FA1D0BWP)                         0.07 &     1.13 r
  mult_179_3/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.20 r
  mult_179_3/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.27 r
  mult_179_3/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.34 r
  mult_179_3/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.41 r
  mult_179_3/S1_14_0/CO (FA1D0BWP)                        0.07 &     1.48 r
  mult_179_3/S1_15_0/CO (FA1D0BWP)                        0.07 &     1.55 r
  mult_179_3/S1_16_0/CO (FA1D0BWP)                        0.07 &     1.62 r
  mult_179_3/S1_17_0/CO (FA1D0BWP)                        0.07 &     1.69 r
  mult_179_3/S1_18_0/CO (FA1D0BWP)                        0.07 &     1.76 r
  mult_179_3/S1_19_0/CO (FA1D0BWP)                        0.07 &     1.83 r
  mult_179_3/S4_0/Z (XOR3D0BWP)                           0.08 &     1.91 f
  U16842/Z (XOR3D0BWP)                                    0.09 &     2.00 r
  add_2_root_add_0_root_add_179_3/U1_20/Z (XOR3D0BWP)     0.08 &     2.08 f
  add_0_root_add_0_root_add_179_3/U1_20/Z (XOR3D0BWP)     0.09 &     2.16 r
  out1_node3_reg[20]/D (DFKCNQD1BWP)                      0.00 &     2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out1_node3_reg[20]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.02       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.73


  Startpoint: task3/y3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  task3/y3_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.07 r
  task3/y3_reg[0]/Q (DFKCNQD1BWP)                         0.08       0.14 f
  U16918/ZN (CKND0BWP)                                    0.05 &     0.19 r
  U16919/ZN (NR2D0BWP)                                    0.02 &     0.21 f
  add_1_root_add_0_root_add_167_2/U1_1/S (FA1D0BWP)       0.06 &     0.27 r
  add_0_root_add_0_root_add_167_2/U1_1/CO (FA1D0BWP)      0.07 &     0.34 r
  add_0_root_add_0_root_add_167_2/U1_2/S (FA1D0BWP)       0.05 &     0.39 r
  U568/Z (DEL025D1BWP)                                    0.05 @     0.44 r
  U569/ZN (CKND0BWP)                                      0.06 @     0.50 f
  U13716/ZN (NR2D0BWP)                                    0.05 &     0.55 r
  mult_178_4/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.63 r
  mult_178_4/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.69 r
  mult_178_4/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_178_4/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.82 r
  mult_178_4/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.89 r
  mult_178_4/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.96 r
  mult_178_4/S1_8_0/CO (FA1D0BWP)                         0.07 &     1.02 r
  mult_178_4/S1_9_0/CO (FA1D0BWP)                         0.07 &     1.10 r
  mult_178_4/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_178_4/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.24 r
  mult_178_4/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.31 r
  mult_178_4/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.38 r
  mult_178_4/S1_14_0/CO (FA1D0BWP)                        0.07 &     1.45 r
  mult_178_4/S1_15_0/CO (FA1D0BWP)                        0.07 &     1.51 r
  mult_178_4/S1_16_0/CO (FA1D0BWP)                        0.07 &     1.58 r
  mult_178_4/S1_17_0/CO (FA1D0BWP)                        0.07 &     1.65 r
  mult_178_4/S1_18_0/CO (FA1D0BWP)                        0.07 &     1.72 r
  mult_178_4/S1_19_0/CO (FA1D0BWP)                        0.07 &     1.78 r
  mult_178_4/S4_0/Z (XOR3D0BWP)                           0.08 &     1.86 f
  U13630/Z (XOR3D0BWP)                                    0.10 &     1.96 r
  add_1_root_add_0_root_add_178_3/U1_20/Z (XOR3D0BWP)     0.09 &     2.05 f
  add_0_root_add_0_root_add_178_3/U1_20/Z (XOR3D0BWP)     0.09 &     2.14 r
  out0_node3_reg[20]/D (DFKCNQD1BWP)                      0.00 &     2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out0_node3_reg[20]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.02       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        7.75


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/S (FA1D0BWP)                                  0.07 &     0.34 r
  add_0_root_add_154_2/U1_2/S (FA1D0BWP)                  0.10 &     0.44 r
  U608/Z (BUFFD1BWP)                                      0.05 &     0.49 r
  U609/ZN (CKND0BWP)                                      0.06 &     0.55 f
  U13636/ZN (NR2D0BWP)                                    0.05 &     0.60 r
  mult_172/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.68 r
  mult_172/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.75 r
  mult_172/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.81 r
  mult_172/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.88 r
  mult_172/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.95 r
  mult_172/S1_7_0/CO (FA1D0BWP)                           0.07 &     1.02 r
  mult_172/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.10 r
  mult_172/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.17 r
  mult_172/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.24 r
  mult_172/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.31 r
  mult_172/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.38 r
  mult_172/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.45 r
  mult_172/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.51 r
  mult_172/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.59 r
  mult_172/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.66 r
  mult_172/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.73 r
  mult_172/S1_18_0/S (FA1D0BWP)                           0.09 &     1.81 f
  U7927/Z (XOR2D0BWP)                                     0.09 &     1.90 r
  add_2_root_add_0_root_add_172_3/U1_18/S (FA1D1BWP)      0.09 &     2.00 f
  add_0_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.08 &     2.08 f
  add_0_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.05 &     2.13 r
  out0_node1_reg[19]/D (DFKCNQD1BWP)                      0.00 &     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.06      10.06
  clock uncertainty                                      -0.15       9.91
  out0_node1_reg[19]/CP (DFKCNQD1BWP)                     0.00       9.91 r
  library setup time                                     -0.02       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.76


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/CO (FA1D0BWP)                                 0.04 &     0.31 f
  r486/U1_3/S (FA1D0BWP)                                  0.07 &     0.38 r
  add_0_root_add_149_2/U1_3/S (FA1D0BWP)                  0.09 &     0.47 r
  U658/Z (CKBD0BWP)                                       0.06 &     0.53 r
  U659/ZN (CKND0BWP)                                      0.06 &     0.59 f
  U11023/ZN (NR2D0BWP)                                    0.04 &     0.63 r
  mult_169/S1_3_0/CO (FA1D0BWP)                           0.08 &     0.71 r
  mult_169/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.78 r
  mult_169/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.85 r
  mult_169/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.93 r
  mult_169/S1_7_0/CO (FA1D1BWP)                           0.07 &     0.99 r
  mult_169/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.06 r
  mult_169/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.13 r
  mult_169/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.19 r
  mult_169/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.27 r
  mult_169/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.33 r
  mult_169/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.40 r
  mult_169/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.47 r
  mult_169/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.54 r
  mult_169/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.61 r
  mult_169/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.68 r
  mult_169/S1_18_0/CO (FA1D0BWP)                          0.07 &     1.75 r
  mult_169/S1_19_0/S (FA1D0BWP)                           0.08 &     1.83 f
  U8212/ZN (XNR2D1BWP)                                    0.08 @     1.91 r
  add_2_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.09 @     2.00 r
  add_0_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.11 &     2.10 r
  out0_node0_reg[19]/D (DFKCNQD1BWP)                      0.00 &     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out0_node0_reg[19]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.03       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        7.79


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/S (FA1D0BWP)                                  0.07 &     0.34 r
  add_0_root_add_154_2/U1_2/S (FA1D0BWP)                  0.10 &     0.44 r
  U608/Z (BUFFD1BWP)                                      0.05 &     0.49 r
  U609/ZN (CKND0BWP)                                      0.06 &     0.55 f
  U13636/ZN (NR2D0BWP)                                    0.05 &     0.60 r
  mult_172/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.68 r
  mult_172/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.75 r
  mult_172/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.81 r
  mult_172/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.88 r
  mult_172/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.95 r
  mult_172/S1_7_0/CO (FA1D0BWP)                           0.07 &     1.02 r
  mult_172/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.10 r
  mult_172/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.17 r
  mult_172/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.24 r
  mult_172/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.31 r
  mult_172/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.38 r
  mult_172/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.45 r
  mult_172/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.51 r
  mult_172/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.59 r
  mult_172/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.66 r
  mult_172/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.73 r
  mult_172/S1_18_0/S (FA1D0BWP)                           0.09 &     1.81 f
  U7927/Z (XOR2D0BWP)                                     0.09 &     1.90 r
  add_2_root_add_0_root_add_172_3/U1_18/S (FA1D1BWP)      0.10 &     2.00 r
  add_0_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.09 &     2.09 r
  out0_node1_reg[18]/D (DFKCNQD1BWP)                      0.00 &     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.06      10.06
  clock uncertainty                                      -0.15       9.91
  out0_node1_reg[18]/CP (DFKCNQD1BWP)                     0.00       9.91 r
  library setup time                                     -0.02       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.80


  Startpoint: task3/y2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  task3/y2_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.07 r
  task3/y2_reg[0]/Q (DFKCNQD1BWP)                         0.08       0.15 f
  U16896/ZN (CKND0BWP)                                    0.06 &     0.21 r
  U16898/ZN (NR2D0BWP)                                    0.02 &     0.23 f
  add_1_root_add_0_root_add_166_2/U1_1/CO (FA1D0BWP)      0.05 &     0.28 f
  add_1_root_add_0_root_add_166_2/U1_2/S (FA1D0BWP)       0.06 &     0.33 r
  add_0_root_add_0_root_add_166_2/U1_2/S (FA1D0BWP)       0.07 &     0.41 r
  U578/Z (BUFFD1BWP)                                      0.05 &     0.46 r
  U594/ZN (CKND0BWP)                                      0.06 &     0.51 f
  U13690/ZN (NR2D0BWP)                                    0.04 &     0.56 r
  mult_179_3/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.64 r
  mult_179_3/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.71 r
  mult_179_3/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.78 r
  mult_179_3/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.85 r
  mult_179_3/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.92 r
  mult_179_3/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.99 r
  mult_179_3/S1_8_0/CO (FA1D0BWP)                         0.07 &     1.06 r
  mult_179_3/S1_9_0/CO (FA1D0BWP)                         0.07 &     1.13 r
  mult_179_3/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.20 r
  mult_179_3/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.27 r
  mult_179_3/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.34 r
  mult_179_3/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.41 r
  mult_179_3/S1_14_0/CO (FA1D0BWP)                        0.07 &     1.48 r
  mult_179_3/S1_15_0/CO (FA1D0BWP)                        0.07 &     1.55 r
  mult_179_3/S1_16_0/CO (FA1D0BWP)                        0.07 &     1.62 r
  mult_179_3/S1_17_0/CO (FA1D0BWP)                        0.07 &     1.69 r
  mult_179_3/S1_18_0/CO (FA1D0BWP)                        0.07 &     1.76 r
  mult_179_3/S1_19_0/S (FA1D0BWP)                         0.09 &     1.85 f
  U8284/ZN (XNR2D0BWP)                                    0.06 &     1.91 r
  add_2_root_add_0_root_add_179_3/U1_19/S (FA1D0BWP)      0.07 &     1.99 f
  add_0_root_add_0_root_add_179_3/U1_19/S (FA1D0BWP)      0.08 &     2.07 r
  out1_node3_reg[19]/D (DFKCNQD1BWP)                      0.00 &     2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out1_node3_reg[19]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.02       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: task2/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task2/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task2/y0_reg[0]/Q (DFKCNQD1BWP)                         0.08       0.14 f
  U16876/ZN (INVD1BWP)                                    0.04 &     0.18 r
  U16877/ZN (NR2D0BWP)                                    0.02 &     0.20 f
  add_1_root_add_0_root_add_159_2/U1_1/CO (FA1D0BWP)      0.04 &     0.25 f
  add_1_root_add_0_root_add_159_2/U1_2/S (FA1D0BWP)       0.06 &     0.31 r
  add_0_root_add_0_root_add_159_2/U1_2/S (FA1D1BWP)       0.09 &     0.40 r
  U607/ZN (CKND0BWP)                                      0.05 &     0.45 f
  U13640/ZN (NR2D0BWP)                                    0.04 &     0.49 r
  mult_175/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.58 r
  mult_175/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.65 r
  mult_175/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.72 r
  mult_175/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.79 r
  mult_175/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.86 r
  mult_175/S1_7_0/CO (FA1D0BWP)                           0.07 &     0.93 r
  mult_175/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.00 r
  mult_175/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.08 r
  mult_175/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.15 r
  mult_175/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.22 r
  mult_175/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.28 r
  mult_175/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.35 r
  mult_175/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.42 r
  mult_175/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.49 r
  mult_175/S1_16_0/CO (FA1D0BWP)                          0.07 &     1.56 r
  mult_175/S1_17_0/CO (FA1D0BWP)                          0.07 &     1.63 r
  mult_175/S1_18_0/CO (FA1D0BWP)                          0.07 &     1.70 r
  mult_175/S1_19_0/S (FA1D0BWP)                           0.08 &     1.78 f
  U8788/ZN (XNR2D0BWP)                                    0.08 &     1.86 r
  add_2_root_add_0_root_add_175_3/U1_19/S (FA1D1BWP)      0.11 &     1.96 r
  add_0_root_add_0_root_add_175_3/U1_19/S (FA1D0BWP)      0.10 &     2.06 r
  out0_node2_reg[19]/D (DFKCNQD1BWP)                      0.00 &     2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out0_node2_reg[19]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.02       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node1_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/S (FA1D0BWP)                                  0.07 &     0.34 r
  add_0_root_add_154_2/U1_2/S (FA1D0BWP)                  0.10 &     0.44 r
  U608/Z (BUFFD1BWP)                                      0.05 &     0.49 r
  U609/ZN (CKND0BWP)                                      0.06 &     0.55 f
  U13634/ZN (NR2D0BWP)                                    0.05 &     0.60 r
  mult_173/S1_2_0/CO (FA1D0BWP)                           0.08 &     0.68 r
  mult_173/S1_3_0/CO (FA1D0BWP)                           0.07 &     0.74 r
  mult_173/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.81 r
  mult_173/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.88 r
  mult_173/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.95 r
  mult_173/S1_7_0/CO (FA1D0BWP)                           0.07 &     1.02 r
  mult_173/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.09 r
  mult_173/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.16 r
  mult_173/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.23 r
  mult_173/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.30 r
  mult_173/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.37 r
  mult_173/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.44 r
  mult_173/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.52 r
  mult_173/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.58 r
  mult_173/S1_16_0/S (FA1D0BWP)                           0.09 &     1.68 r
  U7788/Z (XOR2D0BWP)                                     0.07 &     1.75 f
  add_2_root_add_0_root_add_173_3/U1_16/S (FA1D0BWP)      0.10 &     1.85 r
  U1483/Z (CKBD0BWP)                                      0.06 &     1.91 r
  add_0_root_add_0_root_add_173_3/U1_16/CO (FA1D0BWP)     0.09 &     2.00 r
  add_0_root_add_0_root_add_173_3/U1_17/S (FA1D0BWP)      0.05 &     2.05 r
  out1_node1_reg[17]/D (DFKCNQD1BWP)                      0.00 &     2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.06      10.06
  clock uncertainty                                      -0.15       9.91
  out1_node1_reg[17]/CP (DFKCNQD1BWP)                     0.00       9.91 r
  library setup time                                     -0.02       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        7.84


  Startpoint: task1/y0_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node0_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  task1/y0_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.06 r
  task1/y0_reg[0]/Q (DFKCNQD1BWP)                         0.10       0.16 f
  U16887/ZN (CKND0BWP)                                    0.04 &     0.20 r
  U16875/ZN (NR2D0BWP)                                    0.02 &     0.22 f
  r486/U1_1/CO (FA1D0BWP)                                 0.04 &     0.27 f
  r486/U1_2/CO (FA1D0BWP)                                 0.04 &     0.31 f
  r486/U1_3/S (FA1D0BWP)                                  0.07 &     0.38 r
  add_0_root_add_149_2/U1_3/S (FA1D0BWP)                  0.09 &     0.47 r
  U658/Z (CKBD0BWP)                                       0.06 &     0.53 r
  U659/ZN (CKND0BWP)                                      0.06 &     0.59 f
  U11023/ZN (NR2D0BWP)                                    0.04 &     0.63 r
  mult_169/S1_3_0/CO (FA1D0BWP)                           0.08 &     0.71 r
  mult_169/S1_4_0/CO (FA1D0BWP)                           0.07 &     0.78 r
  mult_169/S1_5_0/CO (FA1D0BWP)                           0.07 &     0.85 r
  mult_169/S1_6_0/CO (FA1D0BWP)                           0.07 &     0.93 r
  mult_169/S1_7_0/CO (FA1D1BWP)                           0.07 &     0.99 r
  mult_169/S1_8_0/CO (FA1D0BWP)                           0.07 &     1.06 r
  mult_169/S1_9_0/CO (FA1D0BWP)                           0.07 &     1.13 r
  mult_169/S1_10_0/CO (FA1D0BWP)                          0.07 &     1.19 r
  mult_169/S1_11_0/CO (FA1D0BWP)                          0.07 &     1.27 r
  mult_169/S1_12_0/CO (FA1D0BWP)                          0.07 &     1.33 r
  mult_169/S1_13_0/CO (FA1D0BWP)                          0.07 &     1.40 r
  mult_169/S1_14_0/CO (FA1D0BWP)                          0.07 &     1.47 r
  mult_169/S1_15_0/CO (FA1D0BWP)                          0.07 &     1.54 r
  mult_169/S1_16_0/S (FA1D0BWP)                           0.08 &     1.62 r
  U1471/Z (CKBD0BWP)                                      0.06 &     1.68 r
  U8218/Z (CKXOR2D1BWP)                                   0.08 @     1.76 r
  add_2_root_add_0_root_add_169_3/U1_16/CO (FA1D0BWP)     0.09 @     1.85 r
  add_2_root_add_0_root_add_169_3/U1_17/S (FA1D0BWP)      0.05 &     1.90 f
  add_0_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.08 &     1.98 f
  add_0_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.07 &     2.05 r
  out0_node0_reg[18]/D (DFKCNQD1BWP)                      0.00 &     2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out0_node0_reg[18]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.03       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        7.84


  Startpoint: task3/y3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  task3/y3_reg[0]/CP (DFKCNQD1BWP)                        0.00       0.07 r
  task3/y3_reg[0]/Q (DFKCNQD1BWP)                         0.08       0.14 f
  U16918/ZN (CKND0BWP)                                    0.05 &     0.19 r
  U16919/ZN (NR2D0BWP)                                    0.02 &     0.21 f
  add_1_root_add_0_root_add_167_2/U1_1/S (FA1D0BWP)       0.06 &     0.27 r
  add_0_root_add_0_root_add_167_2/U1_1/CO (FA1D0BWP)      0.07 &     0.34 r
  add_0_root_add_0_root_add_167_2/U1_2/S (FA1D0BWP)       0.05 &     0.39 r
  U568/Z (DEL025D1BWP)                                    0.05 @     0.44 r
  U569/ZN (CKND0BWP)                                      0.06 @     0.50 f
  U13716/ZN (NR2D0BWP)                                    0.05 &     0.55 r
  mult_178_4/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.63 r
  mult_178_4/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.69 r
  mult_178_4/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_178_4/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.82 r
  mult_178_4/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.89 r
  mult_178_4/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.96 r
  mult_178_4/S1_8_0/CO (FA1D0BWP)                         0.07 &     1.02 r
  mult_178_4/S1_9_0/CO (FA1D0BWP)                         0.07 &     1.10 r
  mult_178_4/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_178_4/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.24 r
  mult_178_4/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.31 r
  mult_178_4/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.38 r
  mult_178_4/S1_14_0/CO (FA1D0BWP)                        0.07 &     1.45 r
  mult_178_4/S1_15_0/CO (FA1D0BWP)                        0.07 &     1.51 r
  mult_178_4/S1_16_0/CO (FA1D0BWP)                        0.07 &     1.58 r
  mult_178_4/S1_17_0/CO (FA1D0BWP)                        0.07 &     1.65 r
  mult_178_4/S1_18_0/CO (FA1D0BWP)                        0.07 &     1.72 r
  mult_178_4/S1_19_0/S (FA1D0BWP)                         0.08 &     1.79 f
  U8389/ZN (XNR2D0BWP)                                    0.08 &     1.87 r
  add_1_root_add_0_root_add_178_3/U1_19/S (FA1D0BWP)      0.10 &     1.96 r
  add_0_root_add_0_root_add_178_3/U1_19/S (FA1D0BWP)      0.08 &     2.04 r
  out0_node3_reg[19]/D (DFKCNQD1BWP)                      0.00 &     2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock uncertainty                                      -0.15       9.92
  out0_node3_reg[19]/CP (DFKCNQD1BWP)                     0.00       9.92 r
  library setup time                                     -0.02       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.85


1
