
controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b70  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08008c80  08008c80  00009c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090e4  080090e4  0000b1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080090e4  080090e4  0000a0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090ec  080090ec  0000b1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090ec  080090ec  0000a0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090f0  080090f0  0000a0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  080090f4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  200001e4  080092d8  0000b1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  080092d8  0000b500  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f359  00000000  00000000  0000b20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000312e  00000000  00000000  0001a566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  0001d698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba2  00000000  00000000  0001e5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a3c8  00000000  00000000  0001f162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157f6  00000000  00000000  0003952a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ddb4  00000000  00000000  0004ed20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcad4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050e4  00000000  00000000  000dcb18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000e1bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c68 	.word	0x08008c68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08008c68 	.word	0x08008c68

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000be4:	4b3c      	ldr	r3, [pc, #240]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000be6:	4a3d      	ldr	r2, [pc, #244]	@ (8000cdc <MX_ADC1_Init+0x108>)
 8000be8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bea:	4b3b      	ldr	r3, [pc, #236]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000bec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bf0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bf2:	4b39      	ldr	r3, [pc, #228]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bf8:	4b37      	ldr	r3, [pc, #220]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bfe:	4b36      	ldr	r3, [pc, #216]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000c00:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000c04:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c06:	4b34      	ldr	r3, [pc, #208]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 6;
 8000c0c:	4b32      	ldr	r3, [pc, #200]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000c0e:	2206      	movs	r2, #6
 8000c10:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c12:	4831      	ldr	r0, [pc, #196]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000c14:	f000 fdc2 	bl	800179c <HAL_ADC_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000c1e:	f000 fae2 	bl	80011e6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c26:	2301      	movs	r3, #1
 8000c28:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	4619      	mov	r1, r3
 8000c32:	4829      	ldr	r0, [pc, #164]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000c34:	f000 ff84 	bl	8001b40 <HAL_ADC_ConfigChannel>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000c3e:	f000 fad2 	bl	80011e6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c46:	2302      	movs	r3, #2
 8000c48:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c4a:	1d3b      	adds	r3, r7, #4
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4822      	ldr	r0, [pc, #136]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000c50:	f000 ff76 	bl	8001b40 <HAL_ADC_ConfigChannel>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000c5a:	f000 fac4 	bl	80011e6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c62:	2303      	movs	r3, #3
 8000c64:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	4619      	mov	r1, r3
 8000c6a:	481b      	ldr	r0, [pc, #108]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000c6c:	f000 ff68 	bl	8001b40 <HAL_ADC_ConfigChannel>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000c76:	f000 fab6 	bl	80011e6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c7e:	2304      	movs	r3, #4
 8000c80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	4619      	mov	r1, r3
 8000c86:	4814      	ldr	r0, [pc, #80]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000c88:	f000 ff5a 	bl	8001b40 <HAL_ADC_ConfigChannel>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000c92:	f000 faa8 	bl	80011e6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000c96:	2307      	movs	r3, #7
 8000c98:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c9a:	2305      	movs	r3, #5
 8000c9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	480d      	ldr	r0, [pc, #52]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000ca4:	f000 ff4c 	bl	8001b40 <HAL_ADC_ConfigChannel>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000cae:	f000 fa9a 	bl	80011e6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000cb2:	2306      	movs	r3, #6
 8000cb4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000cb6:	2306      	movs	r3, #6
 8000cb8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4806      	ldr	r0, [pc, #24]	@ (8000cd8 <MX_ADC1_Init+0x104>)
 8000cc0:	f000 ff3e 	bl	8001b40 <HAL_ADC_ConfigChannel>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000cca:	f000 fa8c 	bl	80011e6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cce:	bf00      	nop
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000200 	.word	0x20000200
 8000cdc:	40012400 	.word	0x40012400

08000ce0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b088      	sub	sp, #32
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	f107 0310 	add.w	r3, r7, #16
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a28      	ldr	r2, [pc, #160]	@ (8000d9c <HAL_ADC_MspInit+0xbc>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d149      	bne.n	8000d94 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d00:	4b27      	ldr	r3, [pc, #156]	@ (8000da0 <HAL_ADC_MspInit+0xc0>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	4a26      	ldr	r2, [pc, #152]	@ (8000da0 <HAL_ADC_MspInit+0xc0>)
 8000d06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d0a:	6193      	str	r3, [r2, #24]
 8000d0c:	4b24      	ldr	r3, [pc, #144]	@ (8000da0 <HAL_ADC_MspInit+0xc0>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d18:	4b21      	ldr	r3, [pc, #132]	@ (8000da0 <HAL_ADC_MspInit+0xc0>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a20      	ldr	r2, [pc, #128]	@ (8000da0 <HAL_ADC_MspInit+0xc0>)
 8000d1e:	f043 0304 	orr.w	r3, r3, #4
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b1e      	ldr	r3, [pc, #120]	@ (8000da0 <HAL_ADC_MspInit+0xc0>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f003 0304 	and.w	r3, r3, #4
 8000d2c:	60bb      	str	r3, [r7, #8]
 8000d2e:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = LX_Pin|LY_Pin|RX_Pin|RY_Pin
 8000d30:	23cf      	movs	r3, #207	@ 0xcf
 8000d32:	613b      	str	r3, [r7, #16]
                          |RRO_Pin|LRO_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d34:	2303      	movs	r3, #3
 8000d36:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d38:	f107 0310 	add.w	r3, r7, #16
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4819      	ldr	r0, [pc, #100]	@ (8000da4 <HAL_ADC_MspInit+0xc4>)
 8000d40:	f001 fca2 	bl	8002688 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d44:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d46:	4a19      	ldr	r2, [pc, #100]	@ (8000dac <HAL_ADC_MspInit+0xcc>)
 8000d48:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d50:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d56:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d58:	2280      	movs	r2, #128	@ 0x80
 8000d5a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d62:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d64:	4b10      	ldr	r3, [pc, #64]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d6a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d6e:	2220      	movs	r2, #32
 8000d70:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d72:	4b0d      	ldr	r3, [pc, #52]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d78:	480b      	ldr	r0, [pc, #44]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d7a:	f001 fa97 	bl	80022ac <HAL_DMA_Init>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000d84:	f000 fa2f 	bl	80011e6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a07      	ldr	r2, [pc, #28]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d8c:	621a      	str	r2, [r3, #32]
 8000d8e:	4a06      	ldr	r2, [pc, #24]	@ (8000da8 <HAL_ADC_MspInit+0xc8>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d94:	bf00      	nop
 8000d96:	3720      	adds	r7, #32
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40012400 	.word	0x40012400
 8000da0:	40021000 	.word	0x40021000
 8000da4:	40010800 	.word	0x40010800
 8000da8:	20000230 	.word	0x20000230
 8000dac:	40020008 	.word	0x40020008

08000db0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000db6:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <MX_DMA_Init+0x38>)
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	4a0b      	ldr	r2, [pc, #44]	@ (8000de8 <MX_DMA_Init+0x38>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	6153      	str	r3, [r2, #20]
 8000dc2:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <MX_DMA_Init+0x38>)
 8000dc4:	695b      	ldr	r3, [r3, #20]
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	607b      	str	r3, [r7, #4]
 8000dcc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	200b      	movs	r0, #11
 8000dd4:	f001 fa33 	bl	800223e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000dd8:	200b      	movs	r0, #11
 8000dda:	f001 fa4c 	bl	8002276 <HAL_NVIC_EnableIRQ>

}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40021000 	.word	0x40021000

08000dec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df2:	f107 0310 	add.w	r3, r7, #16
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]
 8000dfc:	609a      	str	r2, [r3, #8]
 8000dfe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e00:	4b34      	ldr	r3, [pc, #208]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e02:	699b      	ldr	r3, [r3, #24]
 8000e04:	4a33      	ldr	r2, [pc, #204]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e06:	f043 0320 	orr.w	r3, r3, #32
 8000e0a:	6193      	str	r3, [r2, #24]
 8000e0c:	4b31      	ldr	r3, [pc, #196]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e0e:	699b      	ldr	r3, [r3, #24]
 8000e10:	f003 0320 	and.w	r3, r3, #32
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e18:	4b2e      	ldr	r3, [pc, #184]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	4a2d      	ldr	r2, [pc, #180]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e1e:	f043 0304 	orr.w	r3, r3, #4
 8000e22:	6193      	str	r3, [r2, #24]
 8000e24:	4b2b      	ldr	r3, [pc, #172]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	f003 0304 	and.w	r3, r3, #4
 8000e2c:	60bb      	str	r3, [r7, #8]
 8000e2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e30:	4b28      	ldr	r3, [pc, #160]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	4a27      	ldr	r2, [pc, #156]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e36:	f043 0308 	orr.w	r3, r3, #8
 8000e3a:	6193      	str	r3, [r2, #24]
 8000e3c:	4b25      	ldr	r3, [pc, #148]	@ (8000ed4 <MX_GPIO_Init+0xe8>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	f003 0308 	and.w	r3, r3, #8
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CE_Pin|KEY9_Pin|KEY10_Pin|KEY11_Pin
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f240 3131 	movw	r1, #817	@ 0x331
 8000e4e:	4822      	ldr	r0, [pc, #136]	@ (8000ed8 <MX_GPIO_Init+0xec>)
 8000e50:	f001 fdb5 	bl	80029be <HAL_GPIO_WritePin>
                          |KEY12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000e54:	2201      	movs	r2, #1
 8000e56:	2102      	movs	r1, #2
 8000e58:	481f      	ldr	r0, [pc, #124]	@ (8000ed8 <MX_GPIO_Init+0xec>)
 8000e5a:	f001 fdb0 	bl	80029be <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY1_Pin KEY16_Pin KEY2_Pin KEY4_Pin
                           KEY5_Pin KEY6_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY16_Pin|KEY2_Pin|KEY4_Pin
 8000e5e:	f649 1330 	movw	r3, #39216	@ 0x9930
 8000e62:	613b      	str	r3, [r7, #16]
                          |KEY5_Pin|KEY6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6c:	f107 0310 	add.w	r3, r7, #16
 8000e70:	4619      	mov	r1, r3
 8000e72:	481a      	ldr	r0, [pc, #104]	@ (8000edc <MX_GPIO_Init+0xf0>)
 8000e74:	f001 fc08 	bl	8002688 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin CSN_Pin */
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e84:	2303      	movs	r3, #3
 8000e86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e88:	f107 0310 	add.w	r3, r7, #16
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4812      	ldr	r0, [pc, #72]	@ (8000ed8 <MX_GPIO_Init+0xec>)
 8000e90:	f001 fbfa 	bl	8002688 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY7_Pin KEY13_Pin KEY14_Pin KEY15_Pin
                           KEY8_Pin */
  GPIO_InitStruct.Pin = KEY7_Pin|KEY13_Pin|KEY14_Pin|KEY15_Pin
 8000e94:	f641 430c 	movw	r3, #7180	@ 0x1c0c
 8000e98:	613b      	str	r3, [r7, #16]
                          |KEY8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea2:	f107 0310 	add.w	r3, r7, #16
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	480b      	ldr	r0, [pc, #44]	@ (8000ed8 <MX_GPIO_Init+0xec>)
 8000eaa:	f001 fbed 	bl	8002688 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY9_Pin KEY10_Pin KEY11_Pin KEY12_Pin */
  GPIO_InitStruct.Pin = KEY9_Pin|KEY10_Pin|KEY11_Pin|KEY12_Pin;
 8000eae:	f44f 734c 	mov.w	r3, #816	@ 0x330
 8000eb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec0:	f107 0310 	add.w	r3, r7, #16
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4804      	ldr	r0, [pc, #16]	@ (8000ed8 <MX_GPIO_Init+0xec>)
 8000ec8:	f001 fbde 	bl	8002688 <HAL_GPIO_Init>

}
 8000ecc:	bf00      	nop
 8000ece:	3720      	adds	r7, #32
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40010c00 	.word	0x40010c00
 8000edc:	40010800 	.word	0x40010800

08000ee0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ee4:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000ee6:	4a13      	ldr	r2, [pc, #76]	@ (8000f34 <MX_I2C1_Init+0x54>)
 8000ee8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000eea:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000eec:	4a12      	ldr	r2, [pc, #72]	@ (8000f38 <MX_I2C1_Init+0x58>)
 8000eee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000efc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000efe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f10:	4b07      	ldr	r3, [pc, #28]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f1c:	4804      	ldr	r0, [pc, #16]	@ (8000f30 <MX_I2C1_Init+0x50>)
 8000f1e:	f001 fd67 	bl	80029f0 <HAL_I2C_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f28:	f000 f95d 	bl	80011e6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000274 	.word	0x20000274
 8000f34:	40005400 	.word	0x40005400
 8000f38:	000186a0 	.word	0x000186a0

08000f3c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	f107 0310 	add.w	r3, r7, #16
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a15      	ldr	r2, [pc, #84]	@ (8000fac <HAL_I2C_MspInit+0x70>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d123      	bne.n	8000fa4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5c:	4b14      	ldr	r3, [pc, #80]	@ (8000fb0 <HAL_I2C_MspInit+0x74>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	4a13      	ldr	r2, [pc, #76]	@ (8000fb0 <HAL_I2C_MspInit+0x74>)
 8000f62:	f043 0308 	orr.w	r3, r3, #8
 8000f66:	6193      	str	r3, [r2, #24]
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <HAL_I2C_MspInit+0x74>)
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	f003 0308 	and.w	r3, r3, #8
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f74:	23c0      	movs	r3, #192	@ 0xc0
 8000f76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f78:	2312      	movs	r3, #18
 8000f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	4619      	mov	r1, r3
 8000f86:	480b      	ldr	r0, [pc, #44]	@ (8000fb4 <HAL_I2C_MspInit+0x78>)
 8000f88:	f001 fb7e 	bl	8002688 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f8c:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <HAL_I2C_MspInit+0x74>)
 8000f8e:	69db      	ldr	r3, [r3, #28]
 8000f90:	4a07      	ldr	r2, [pc, #28]	@ (8000fb0 <HAL_I2C_MspInit+0x74>)
 8000f92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f96:	61d3      	str	r3, [r2, #28]
 8000f98:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <HAL_I2C_MspInit+0x74>)
 8000f9a:	69db      	ldr	r3, [r3, #28]
 8000f9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000fa4:	bf00      	nop
 8000fa6:	3720      	adds	r7, #32
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40005400 	.word	0x40005400
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	40010c00 	.word	0x40010c00

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbe:	f000 fb67 	bl	8001690 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc2:	f000 f8b5 	bl	8001130 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc6:	f7ff ff11 	bl	8000dec <MX_GPIO_Init>
  MX_DMA_Init();
 8000fca:	f7ff fef1 	bl	8000db0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000fce:	f7ff fe01 	bl	8000bd4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000fd2:	f7ff ff85 	bl	8000ee0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000fd6:	f000 f90d 	bl	80011f4 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000fda:	f000 fabd 	bl	8001558 <MX_USART1_UART_Init>



  /* USER CODE BEGIN 2 */
  HAL_Delay(50);
 8000fde:	2032      	movs	r0, #50	@ 0x32
 8000fe0:	f000 fbb8 	bl	8001754 <HAL_Delay>
//  OLED_Init();
//  NRF24L01_Init();
  Axis_init();
 8000fe4:	f003 f9a6 	bl	8004334 <Axis_init>
  SendSuccessCount = 0;
 8000fe8:	4b46      	ldr	r3, [pc, #280]	@ (8001104 <main+0x14c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
  SendFailedCount = 0;
 8000fee:	4b46      	ldr	r3, [pc, #280]	@ (8001108 <main+0x150>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
  ReceiveSuccessCount = 0;
 8000ff4:	4b45      	ldr	r3, [pc, #276]	@ (800110c <main+0x154>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
  ReceiveFailedCount = 0;
 8000ffa:	4b45      	ldr	r3, [pc, #276]	@ (8001110 <main+0x158>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
         Button_read();
 8001000:	f003 fa4c 	bl	800449c <Button_read>
         Axis_read();
 8001004:	f003 f9a8 	bl	8004358 <Axis_read>


         memset(NRF24L01_TxPacket, 0, 8);
 8001008:	2208      	movs	r2, #8
 800100a:	2100      	movs	r1, #0
 800100c:	4841      	ldr	r0, [pc, #260]	@ (8001114 <main+0x15c>)
 800100e:	f004 fa5c 	bl	80054ca <memset>

             //  8
             NRF24L01_TxPacket[0] = L[0];      // X
 8001012:	4b41      	ldr	r3, [pc, #260]	@ (8001118 <main+0x160>)
 8001014:	781a      	ldrb	r2, [r3, #0]
 8001016:	4b3f      	ldr	r3, [pc, #252]	@ (8001114 <main+0x15c>)
 8001018:	701a      	strb	r2, [r3, #0]
             NRF24L01_TxPacket[1] = L[1];      // Y
 800101a:	4b3f      	ldr	r3, [pc, #252]	@ (8001118 <main+0x160>)
 800101c:	785a      	ldrb	r2, [r3, #1]
 800101e:	4b3d      	ldr	r3, [pc, #244]	@ (8001114 <main+0x15c>)
 8001020:	705a      	strb	r2, [r3, #1]
             NRF24L01_TxPacket[2] = R[0];      // X
 8001022:	4b3e      	ldr	r3, [pc, #248]	@ (800111c <main+0x164>)
 8001024:	781a      	ldrb	r2, [r3, #0]
 8001026:	4b3b      	ldr	r3, [pc, #236]	@ (8001114 <main+0x15c>)
 8001028:	709a      	strb	r2, [r3, #2]
             NRF24L01_TxPacket[3] = R[1];      // Y
 800102a:	4b3c      	ldr	r3, [pc, #240]	@ (800111c <main+0x164>)
 800102c:	785a      	ldrb	r2, [r3, #1]
 800102e:	4b39      	ldr	r3, [pc, #228]	@ (8001114 <main+0x15c>)
 8001030:	70da      	strb	r2, [r3, #3]
             NRF24L01_TxPacket[4] = Round[0];  // 1
 8001032:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <main+0x168>)
 8001034:	781a      	ldrb	r2, [r3, #0]
 8001036:	4b37      	ldr	r3, [pc, #220]	@ (8001114 <main+0x15c>)
 8001038:	711a      	strb	r2, [r3, #4]
             NRF24L01_TxPacket[5] = Round[1];  // 2
 800103a:	4b39      	ldr	r3, [pc, #228]	@ (8001120 <main+0x168>)
 800103c:	785a      	ldrb	r2, [r3, #1]
 800103e:	4b35      	ldr	r3, [pc, #212]	@ (8001114 <main+0x15c>)
 8001040:	715a      	strb	r2, [r3, #5]

             //  
             for(uint8_t i=0; i<8; i++) {
 8001042:	2300      	movs	r3, #0
 8001044:	71fb      	strb	r3, [r7, #7]
 8001046:	e027      	b.n	8001098 <main+0xe0>
                 if(button[i])   NRF24L01_TxPacket[6] |= (1 << i);
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	4a36      	ldr	r2, [pc, #216]	@ (8001124 <main+0x16c>)
 800104c:	5cd3      	ldrb	r3, [r2, r3]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d00c      	beq.n	800106c <main+0xb4>
 8001052:	4b30      	ldr	r3, [pc, #192]	@ (8001114 <main+0x15c>)
 8001054:	799b      	ldrb	r3, [r3, #6]
 8001056:	b25a      	sxtb	r2, r3
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	2101      	movs	r1, #1
 800105c:	fa01 f303 	lsl.w	r3, r1, r3
 8001060:	b25b      	sxtb	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	b25b      	sxtb	r3, r3
 8001066:	b2da      	uxtb	r2, r3
 8001068:	4b2a      	ldr	r3, [pc, #168]	@ (8001114 <main+0x15c>)
 800106a:	719a      	strb	r2, [r3, #6]
                 if(button[i+8]) NRF24L01_TxPacket[7] |= (1 << i);
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	3308      	adds	r3, #8
 8001070:	4a2c      	ldr	r2, [pc, #176]	@ (8001124 <main+0x16c>)
 8001072:	5cd3      	ldrb	r3, [r2, r3]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d00c      	beq.n	8001092 <main+0xda>
 8001078:	4b26      	ldr	r3, [pc, #152]	@ (8001114 <main+0x15c>)
 800107a:	79db      	ldrb	r3, [r3, #7]
 800107c:	b25a      	sxtb	r2, r3
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	2101      	movs	r1, #1
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	b25b      	sxtb	r3, r3
 8001088:	4313      	orrs	r3, r2
 800108a:	b25b      	sxtb	r3, r3
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4b21      	ldr	r3, [pc, #132]	@ (8001114 <main+0x15c>)
 8001090:	71da      	strb	r2, [r3, #7]
             for(uint8_t i=0; i<8; i++) {
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	3301      	adds	r3, #1
 8001096:	71fb      	strb	r3, [r7, #7]
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	2b07      	cmp	r3, #7
 800109c:	d9d4      	bls.n	8001048 <main+0x90>
             }
             //  
             SendFlag = NRF24L01_Send();
 800109e:	f003 f885 	bl	80041ac <NRF24L01_Send>
 80010a2:	4603      	mov	r3, r0
 80010a4:	461a      	mov	r2, r3
 80010a6:	4b20      	ldr	r3, [pc, #128]	@ (8001128 <main+0x170>)
 80010a8:	701a      	strb	r2, [r3, #0]

			if (SendFlag == 1)			//1
 80010aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001128 <main+0x170>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d106      	bne.n	80010c0 <main+0x108>
			{
				SendSuccessCount ++;	//
 80010b2:	4b14      	ldr	r3, [pc, #80]	@ (8001104 <main+0x14c>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	3301      	adds	r3, #1
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <main+0x14c>)
 80010bc:	701a      	strb	r2, [r3, #0]
 80010be:	e005      	b.n	80010cc <main+0x114>
			}
			else						//12/3/4
			{
				SendFailedCount ++;		//
 80010c0:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <main+0x150>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	3301      	adds	r3, #1
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <main+0x150>)
 80010ca:	701a      	strb	r2, [r3, #0]
			}




			ReceiveFlag = NRF24L01_Receive();
 80010cc:	f003 f8e0 	bl	8004290 <NRF24L01_Receive>
 80010d0:	4603      	mov	r3, r0
 80010d2:	461a      	mov	r2, r3
 80010d4:	4b15      	ldr	r3, [pc, #84]	@ (800112c <main+0x174>)
 80010d6:	701a      	strb	r2, [r3, #0]

			if (ReceiveFlag)				//0
 80010d8:	4b14      	ldr	r3, [pc, #80]	@ (800112c <main+0x174>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d08f      	beq.n	8001000 <main+0x48>
			{
				if (ReceiveFlag == 1)		//1
 80010e0:	4b12      	ldr	r3, [pc, #72]	@ (800112c <main+0x174>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d106      	bne.n	80010f6 <main+0x13e>
				{
					ReceiveSuccessCount ++;	//
 80010e8:	4b08      	ldr	r3, [pc, #32]	@ (800110c <main+0x154>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	3301      	adds	r3, #1
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b06      	ldr	r3, [pc, #24]	@ (800110c <main+0x154>)
 80010f2:	701a      	strb	r2, [r3, #0]
 80010f4:	e784      	b.n	8001000 <main+0x48>
				}
				else	//012/3
				{
					ReceiveFailedCount ++;	//
 80010f6:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <main+0x158>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	4b04      	ldr	r3, [pc, #16]	@ (8001110 <main+0x158>)
 8001100:	701a      	strb	r2, [r3, #0]
         Button_read();
 8001102:	e77d      	b.n	8001000 <main+0x48>
 8001104:	200002c9 	.word	0x200002c9
 8001108:	200002ca 	.word	0x200002ca
 800110c:	200002cc 	.word	0x200002cc
 8001110:	200002cd 	.word	0x200002cd
 8001114:	20000378 	.word	0x20000378
 8001118:	20000398 	.word	0x20000398
 800111c:	2000039c 	.word	0x2000039c
 8001120:	200003a0 	.word	0x200003a0
 8001124:	200003a4 	.word	0x200003a4
 8001128:	200002c8 	.word	0x200002c8
 800112c:	200002cb 	.word	0x200002cb

08001130 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b094      	sub	sp, #80	@ 0x50
 8001134:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001136:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800113a:	2228      	movs	r2, #40	@ 0x28
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f004 f9c3 	bl	80054ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001160:	2301      	movs	r3, #1
 8001162:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001164:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001168:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800116a:	2300      	movs	r3, #0
 800116c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800116e:	2301      	movs	r3, #1
 8001170:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001172:	2302      	movs	r3, #2
 8001174:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001176:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800117a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800117c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001180:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001182:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001186:	4618      	mov	r0, r3
 8001188:	f001 fd76 	bl	8002c78 <HAL_RCC_OscConfig>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001192:	f000 f828 	bl	80011e6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001196:	230f      	movs	r3, #15
 8001198:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119a:	2302      	movs	r3, #2
 800119c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011a6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a8:	2300      	movs	r3, #0
 80011aa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	2102      	movs	r1, #2
 80011b2:	4618      	mov	r0, r3
 80011b4:	f001 ffe2 	bl	800317c <HAL_RCC_ClockConfig>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80011be:	f000 f812 	bl	80011e6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011c2:	2302      	movs	r3, #2
 80011c4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80011c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011ca:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	4618      	mov	r0, r3
 80011d0:	f002 f962 	bl	8003498 <HAL_RCCEx_PeriphCLKConfig>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <SystemClock_Config+0xae>
  {
    Error_Handler();
 80011da:	f000 f804 	bl	80011e6 <Error_Handler>
  }
}
 80011de:	bf00      	nop
 80011e0:	3750      	adds	r7, #80	@ 0x50
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e6:	b480      	push	{r7}
 80011e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011ea:	b672      	cpsid	i
}
 80011ec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ee:	bf00      	nop
 80011f0:	e7fd      	b.n	80011ee <Error_Handler+0x8>
	...

080011f4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80011f8:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <MX_SPI2_Init+0x64>)
 80011fa:	4a18      	ldr	r2, [pc, #96]	@ (800125c <MX_SPI2_Init+0x68>)
 80011fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011fe:	4b16      	ldr	r3, [pc, #88]	@ (8001258 <MX_SPI2_Init+0x64>)
 8001200:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001204:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001206:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <MX_SPI2_Init+0x64>)
 8001208:	2200      	movs	r2, #0
 800120a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <MX_SPI2_Init+0x64>)
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001212:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <MX_SPI2_Init+0x64>)
 8001214:	2200      	movs	r2, #0
 8001216:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001218:	4b0f      	ldr	r3, [pc, #60]	@ (8001258 <MX_SPI2_Init+0x64>)
 800121a:	2200      	movs	r2, #0
 800121c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800121e:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <MX_SPI2_Init+0x64>)
 8001220:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001224:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001226:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <MX_SPI2_Init+0x64>)
 8001228:	2218      	movs	r2, #24
 800122a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800122c:	4b0a      	ldr	r3, [pc, #40]	@ (8001258 <MX_SPI2_Init+0x64>)
 800122e:	2200      	movs	r2, #0
 8001230:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001232:	4b09      	ldr	r3, [pc, #36]	@ (8001258 <MX_SPI2_Init+0x64>)
 8001234:	2200      	movs	r2, #0
 8001236:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001238:	4b07      	ldr	r3, [pc, #28]	@ (8001258 <MX_SPI2_Init+0x64>)
 800123a:	2200      	movs	r2, #0
 800123c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800123e:	4b06      	ldr	r3, [pc, #24]	@ (8001258 <MX_SPI2_Init+0x64>)
 8001240:	220a      	movs	r2, #10
 8001242:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001244:	4804      	ldr	r0, [pc, #16]	@ (8001258 <MX_SPI2_Init+0x64>)
 8001246:	f002 fa93 	bl	8003770 <HAL_SPI_Init>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001250:	f7ff ffc9 	bl	80011e6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}
 8001258:	200002d0 	.word	0x200002d0
 800125c:	40003800 	.word	0x40003800

08001260 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a1c      	ldr	r2, [pc, #112]	@ (80012ec <HAL_SPI_MspInit+0x8c>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d131      	bne.n	80012e4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001280:	4b1b      	ldr	r3, [pc, #108]	@ (80012f0 <HAL_SPI_MspInit+0x90>)
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	4a1a      	ldr	r2, [pc, #104]	@ (80012f0 <HAL_SPI_MspInit+0x90>)
 8001286:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800128a:	61d3      	str	r3, [r2, #28]
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <HAL_SPI_MspInit+0x90>)
 800128e:	69db      	ldr	r3, [r3, #28]
 8001290:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <HAL_SPI_MspInit+0x90>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a14      	ldr	r2, [pc, #80]	@ (80012f0 <HAL_SPI_MspInit+0x90>)
 800129e:	f043 0308 	orr.w	r3, r3, #8
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <HAL_SPI_MspInit+0x90>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0308 	and.w	r3, r3, #8
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80012b0:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80012b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b6:	2302      	movs	r3, #2
 80012b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ba:	2303      	movs	r3, #3
 80012bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012be:	f107 0310 	add.w	r3, r7, #16
 80012c2:	4619      	mov	r1, r3
 80012c4:	480b      	ldr	r0, [pc, #44]	@ (80012f4 <HAL_SPI_MspInit+0x94>)
 80012c6:	f001 f9df 	bl	8002688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012ca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d8:	f107 0310 	add.w	r3, r7, #16
 80012dc:	4619      	mov	r1, r3
 80012de:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <HAL_SPI_MspInit+0x94>)
 80012e0:	f001 f9d2 	bl	8002688 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80012e4:	bf00      	nop
 80012e6:	3720      	adds	r7, #32
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40003800 	.word	0x40003800
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40010c00 	.word	0x40010c00

080012f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012fe:	4b15      	ldr	r3, [pc, #84]	@ (8001354 <HAL_MspInit+0x5c>)
 8001300:	699b      	ldr	r3, [r3, #24]
 8001302:	4a14      	ldr	r2, [pc, #80]	@ (8001354 <HAL_MspInit+0x5c>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	6193      	str	r3, [r2, #24]
 800130a:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <HAL_MspInit+0x5c>)
 800130c:	699b      	ldr	r3, [r3, #24]
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001316:	4b0f      	ldr	r3, [pc, #60]	@ (8001354 <HAL_MspInit+0x5c>)
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	4a0e      	ldr	r2, [pc, #56]	@ (8001354 <HAL_MspInit+0x5c>)
 800131c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001320:	61d3      	str	r3, [r2, #28]
 8001322:	4b0c      	ldr	r3, [pc, #48]	@ (8001354 <HAL_MspInit+0x5c>)
 8001324:	69db      	ldr	r3, [r3, #28]
 8001326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800132a:	607b      	str	r3, [r7, #4]
 800132c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800132e:	4b0a      	ldr	r3, [pc, #40]	@ (8001358 <HAL_MspInit+0x60>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <HAL_MspInit+0x60>)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134a:	bf00      	nop
 800134c:	3714      	adds	r7, #20
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr
 8001354:	40021000 	.word	0x40021000
 8001358:	40010000 	.word	0x40010000

0800135c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <NMI_Handler+0x4>

08001364 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <HardFault_Handler+0x4>

0800136c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <MemManage_Handler+0x4>

08001374 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <BusFault_Handler+0x4>

0800137c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001380:	bf00      	nop
 8001382:	e7fd      	b.n	8001380 <UsageFault_Handler+0x4>

08001384 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr

0800139c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr

080013a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ac:	f000 f9b6 	bl	800171c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80013b8:	4802      	ldr	r0, [pc, #8]	@ (80013c4 <DMA1_Channel1_IRQHandler+0x10>)
 80013ba:	f001 f831 	bl	8002420 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000230 	.word	0x20000230

080013c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  return 1;
 80013cc:	2301      	movs	r3, #1
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc80      	pop	{r7}
 80013d4:	4770      	bx	lr

080013d6 <_kill>:

int _kill(int pid, int sig)
{
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b082      	sub	sp, #8
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
 80013de:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013e0:	f004 f8c6 	bl	8005570 <__errno>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2216      	movs	r2, #22
 80013e8:	601a      	str	r2, [r3, #0]
  return -1;
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <_exit>:

void _exit (int status)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013fe:	f04f 31ff 	mov.w	r1, #4294967295
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7ff ffe7 	bl	80013d6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <_exit+0x12>

0800140c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001418:	2300      	movs	r3, #0
 800141a:	617b      	str	r3, [r7, #20]
 800141c:	e00a      	b.n	8001434 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800141e:	f3af 8000 	nop.w
 8001422:	4601      	mov	r1, r0
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	1c5a      	adds	r2, r3, #1
 8001428:	60ba      	str	r2, [r7, #8]
 800142a:	b2ca      	uxtb	r2, r1
 800142c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	3301      	adds	r3, #1
 8001432:	617b      	str	r3, [r7, #20]
 8001434:	697a      	ldr	r2, [r7, #20]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	429a      	cmp	r2, r3
 800143a:	dbf0      	blt.n	800141e <_read+0x12>
  }

  return len;
 800143c:	687b      	ldr	r3, [r7, #4]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3718      	adds	r7, #24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b086      	sub	sp, #24
 800144a:	af00      	add	r7, sp, #0
 800144c:	60f8      	str	r0, [r7, #12]
 800144e:	60b9      	str	r1, [r7, #8]
 8001450:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
 8001456:	e009      	b.n	800146c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	1c5a      	adds	r2, r3, #1
 800145c:	60ba      	str	r2, [r7, #8]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4618      	mov	r0, r3
 8001462:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	3301      	adds	r3, #1
 800146a:	617b      	str	r3, [r7, #20]
 800146c:	697a      	ldr	r2, [r7, #20]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	429a      	cmp	r2, r3
 8001472:	dbf1      	blt.n	8001458 <_write+0x12>
  }
  return len;
 8001474:	687b      	ldr	r3, [r7, #4]
}
 8001476:	4618      	mov	r0, r3
 8001478:	3718      	adds	r7, #24
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <_close>:

int _close(int file)
{
 800147e:	b480      	push	{r7}
 8001480:	b083      	sub	sp, #12
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014a4:	605a      	str	r2, [r3, #4]
  return 0;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bc80      	pop	{r7}
 80014b0:	4770      	bx	lr

080014b2 <_isatty>:

int _isatty(int file)
{
 80014b2:	b480      	push	{r7}
 80014b4:	b083      	sub	sp, #12
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014ba:	2301      	movs	r3, #1
}
 80014bc:	4618      	mov	r0, r3
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr

080014c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b085      	sub	sp, #20
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	60f8      	str	r0, [r7, #12]
 80014ce:	60b9      	str	r1, [r7, #8]
 80014d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3714      	adds	r7, #20
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
	...

080014e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014e8:	4a14      	ldr	r2, [pc, #80]	@ (800153c <_sbrk+0x5c>)
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <_sbrk+0x60>)
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014f4:	4b13      	ldr	r3, [pc, #76]	@ (8001544 <_sbrk+0x64>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d102      	bne.n	8001502 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014fc:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <_sbrk+0x64>)
 80014fe:	4a12      	ldr	r2, [pc, #72]	@ (8001548 <_sbrk+0x68>)
 8001500:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001502:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <_sbrk+0x64>)
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	429a      	cmp	r2, r3
 800150e:	d207      	bcs.n	8001520 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001510:	f004 f82e 	bl	8005570 <__errno>
 8001514:	4603      	mov	r3, r0
 8001516:	220c      	movs	r2, #12
 8001518:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800151a:	f04f 33ff 	mov.w	r3, #4294967295
 800151e:	e009      	b.n	8001534 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001520:	4b08      	ldr	r3, [pc, #32]	@ (8001544 <_sbrk+0x64>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001526:	4b07      	ldr	r3, [pc, #28]	@ (8001544 <_sbrk+0x64>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	4a05      	ldr	r2, [pc, #20]	@ (8001544 <_sbrk+0x64>)
 8001530:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001532:	68fb      	ldr	r3, [r7, #12]
}
 8001534:	4618      	mov	r0, r3
 8001536:	3718      	adds	r7, #24
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20005000 	.word	0x20005000
 8001540:	00000400 	.word	0x00000400
 8001544:	20000328 	.word	0x20000328
 8001548:	20000500 	.word	0x20000500

0800154c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr

08001558 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800155c:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 800155e:	4a12      	ldr	r2, [pc, #72]	@ (80015a8 <MX_USART1_UART_Init+0x50>)
 8001560:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001564:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001568:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800156a:	4b0e      	ldr	r3, [pc, #56]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 800156c:	2200      	movs	r2, #0
 800156e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001570:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001572:	2200      	movs	r2, #0
 8001574:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001578:	2200      	movs	r2, #0
 800157a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800157c:	4b09      	ldr	r3, [pc, #36]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 800157e:	220c      	movs	r2, #12
 8001580:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001582:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001588:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 800158a:	2200      	movs	r2, #0
 800158c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800158e:	4805      	ldr	r0, [pc, #20]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001590:	f002 fbd5 	bl	8003d3e <HAL_UART_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800159a:	f7ff fe24 	bl	80011e6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	2000032c 	.word	0x2000032c
 80015a8:	40013800 	.word	0x40013800

080015ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 0310 	add.w	r3, r7, #16
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001638 <HAL_UART_MspInit+0x8c>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d131      	bne.n	8001630 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015cc:	4b1b      	ldr	r3, [pc, #108]	@ (800163c <HAL_UART_MspInit+0x90>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a1a      	ldr	r2, [pc, #104]	@ (800163c <HAL_UART_MspInit+0x90>)
 80015d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b18      	ldr	r3, [pc, #96]	@ (800163c <HAL_UART_MspInit+0x90>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e4:	4b15      	ldr	r3, [pc, #84]	@ (800163c <HAL_UART_MspInit+0x90>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	4a14      	ldr	r2, [pc, #80]	@ (800163c <HAL_UART_MspInit+0x90>)
 80015ea:	f043 0304 	orr.w	r3, r3, #4
 80015ee:	6193      	str	r3, [r2, #24]
 80015f0:	4b12      	ldr	r3, [pc, #72]	@ (800163c <HAL_UART_MspInit+0x90>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001600:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001606:	2303      	movs	r3, #3
 8001608:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160a:	f107 0310 	add.w	r3, r7, #16
 800160e:	4619      	mov	r1, r3
 8001610:	480b      	ldr	r0, [pc, #44]	@ (8001640 <HAL_UART_MspInit+0x94>)
 8001612:	f001 f839 	bl	8002688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001616:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800161a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001624:	f107 0310 	add.w	r3, r7, #16
 8001628:	4619      	mov	r1, r3
 800162a:	4805      	ldr	r0, [pc, #20]	@ (8001640 <HAL_UART_MspInit+0x94>)
 800162c:	f001 f82c 	bl	8002688 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001630:	bf00      	nop
 8001632:	3720      	adds	r7, #32
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40013800 	.word	0x40013800
 800163c:	40021000 	.word	0x40021000
 8001640:	40010800 	.word	0x40010800

08001644 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001644:	f7ff ff82 	bl	800154c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001648:	480b      	ldr	r0, [pc, #44]	@ (8001678 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800164a:	490c      	ldr	r1, [pc, #48]	@ (800167c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800164c:	4a0c      	ldr	r2, [pc, #48]	@ (8001680 <LoopFillZerobss+0x16>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001650:	e002      	b.n	8001658 <LoopCopyDataInit>

08001652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001656:	3304      	adds	r3, #4

08001658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800165a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800165c:	d3f9      	bcc.n	8001652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800165e:	4a09      	ldr	r2, [pc, #36]	@ (8001684 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001660:	4c09      	ldr	r4, [pc, #36]	@ (8001688 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001664:	e001      	b.n	800166a <LoopFillZerobss>

08001666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001668:	3204      	adds	r2, #4

0800166a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800166a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800166c:	d3fb      	bcc.n	8001666 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800166e:	f003 ff85 	bl	800557c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001672:	f7ff fca1 	bl	8000fb8 <main>
  bx lr
 8001676:	4770      	bx	lr
  ldr r0, =_sdata
 8001678:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800167c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001680:	080090f4 	.word	0x080090f4
  ldr r2, =_sbss
 8001684:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001688:	20000500 	.word	0x20000500

0800168c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800168c:	e7fe      	b.n	800168c <ADC1_2_IRQHandler>
	...

08001690 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001694:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <HAL_Init+0x28>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a07      	ldr	r2, [pc, #28]	@ (80016b8 <HAL_Init+0x28>)
 800169a:	f043 0310 	orr.w	r3, r3, #16
 800169e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a0:	2003      	movs	r0, #3
 80016a2:	f000 fdc1 	bl	8002228 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016a6:	200f      	movs	r0, #15
 80016a8:	f000 f808 	bl	80016bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016ac:	f7ff fe24 	bl	80012f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40022000 	.word	0x40022000

080016bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016c4:	4b12      	ldr	r3, [pc, #72]	@ (8001710 <HAL_InitTick+0x54>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	4b12      	ldr	r3, [pc, #72]	@ (8001714 <HAL_InitTick+0x58>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	4619      	mov	r1, r3
 80016ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	f000 fdd9 	bl	8002292 <HAL_SYSTICK_Config>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e00e      	b.n	8001708 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b0f      	cmp	r3, #15
 80016ee:	d80a      	bhi.n	8001706 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016f0:	2200      	movs	r2, #0
 80016f2:	6879      	ldr	r1, [r7, #4]
 80016f4:	f04f 30ff 	mov.w	r0, #4294967295
 80016f8:	f000 fda1 	bl	800223e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016fc:	4a06      	ldr	r2, [pc, #24]	@ (8001718 <HAL_InitTick+0x5c>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001702:	2300      	movs	r3, #0
 8001704:	e000      	b.n	8001708 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000000 	.word	0x20000000
 8001714:	20000008 	.word	0x20000008
 8001718:	20000004 	.word	0x20000004

0800171c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001720:	4b05      	ldr	r3, [pc, #20]	@ (8001738 <HAL_IncTick+0x1c>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	461a      	mov	r2, r3
 8001726:	4b05      	ldr	r3, [pc, #20]	@ (800173c <HAL_IncTick+0x20>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4413      	add	r3, r2
 800172c:	4a03      	ldr	r2, [pc, #12]	@ (800173c <HAL_IncTick+0x20>)
 800172e:	6013      	str	r3, [r2, #0]
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	20000008 	.word	0x20000008
 800173c:	20000374 	.word	0x20000374

08001740 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return uwTick;
 8001744:	4b02      	ldr	r3, [pc, #8]	@ (8001750 <HAL_GetTick+0x10>)
 8001746:	681b      	ldr	r3, [r3, #0]
}
 8001748:	4618      	mov	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	20000374 	.word	0x20000374

08001754 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800175c:	f7ff fff0 	bl	8001740 <HAL_GetTick>
 8001760:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176c:	d005      	beq.n	800177a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800176e:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <HAL_Delay+0x44>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	461a      	mov	r2, r3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	4413      	add	r3, r2
 8001778:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800177a:	bf00      	nop
 800177c:	f7ff ffe0 	bl	8001740 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	429a      	cmp	r2, r3
 800178a:	d8f7      	bhi.n	800177c <HAL_Delay+0x28>
  {
  }
}
 800178c:	bf00      	nop
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000008 	.word	0x20000008

0800179c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017a4:	2300      	movs	r3, #0
 80017a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e0be      	b.n	800193c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d109      	bne.n	80017e0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff fa80 	bl	8000ce0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f000 faff 	bl	8001de4 <ADC_ConversionStop_Disable>
 80017e6:	4603      	mov	r3, r0
 80017e8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ee:	f003 0310 	and.w	r3, r3, #16
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f040 8099 	bne.w	800192a <HAL_ADC_Init+0x18e>
 80017f8:	7dfb      	ldrb	r3, [r7, #23]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f040 8095 	bne.w	800192a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001804:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001808:	f023 0302 	bic.w	r3, r3, #2
 800180c:	f043 0202 	orr.w	r2, r3, #2
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800181c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7b1b      	ldrb	r3, [r3, #12]
 8001822:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001824:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001826:	68ba      	ldr	r2, [r7, #8]
 8001828:	4313      	orrs	r3, r2
 800182a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001834:	d003      	beq.n	800183e <HAL_ADC_Init+0xa2>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d102      	bne.n	8001844 <HAL_ADC_Init+0xa8>
 800183e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001842:	e000      	b.n	8001846 <HAL_ADC_Init+0xaa>
 8001844:	2300      	movs	r3, #0
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	4313      	orrs	r3, r2
 800184a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	7d1b      	ldrb	r3, [r3, #20]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d119      	bne.n	8001888 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	7b1b      	ldrb	r3, [r3, #12]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d109      	bne.n	8001870 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	3b01      	subs	r3, #1
 8001862:	035a      	lsls	r2, r3, #13
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	4313      	orrs	r3, r2
 8001868:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	e00b      	b.n	8001888 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001874:	f043 0220 	orr.w	r2, r3, #32
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001880:	f043 0201 	orr.w	r2, r3, #1
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	430a      	orrs	r2, r1
 800189a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	4b28      	ldr	r3, [pc, #160]	@ (8001944 <HAL_ADC_Init+0x1a8>)
 80018a4:	4013      	ands	r3, r2
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6812      	ldr	r2, [r2, #0]
 80018aa:	68b9      	ldr	r1, [r7, #8]
 80018ac:	430b      	orrs	r3, r1
 80018ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018b8:	d003      	beq.n	80018c2 <HAL_ADC_Init+0x126>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d104      	bne.n	80018cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	051b      	lsls	r3, r3, #20
 80018ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	430a      	orrs	r2, r1
 80018de:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	4b18      	ldr	r3, [pc, #96]	@ (8001948 <HAL_ADC_Init+0x1ac>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d10b      	bne.n	8001908 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fa:	f023 0303 	bic.w	r3, r3, #3
 80018fe:	f043 0201 	orr.w	r2, r3, #1
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001906:	e018      	b.n	800193a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190c:	f023 0312 	bic.w	r3, r3, #18
 8001910:	f043 0210 	orr.w	r2, r3, #16
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800191c:	f043 0201 	orr.w	r2, r3, #1
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001928:	e007      	b.n	800193a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192e:	f043 0210 	orr.w	r2, r3, #16
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800193a:	7dfb      	ldrb	r3, [r7, #23]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	ffe1f7fd 	.word	0xffe1f7fd
 8001948:	ff1f0efe 	.word	0xff1f0efe

0800194c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001958:	2300      	movs	r3, #0
 800195a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a64      	ldr	r2, [pc, #400]	@ (8001af4 <HAL_ADC_Start_DMA+0x1a8>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d004      	beq.n	8001970 <HAL_ADC_Start_DMA+0x24>
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a63      	ldr	r2, [pc, #396]	@ (8001af8 <HAL_ADC_Start_DMA+0x1ac>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d106      	bne.n	800197e <HAL_ADC_Start_DMA+0x32>
 8001970:	4b60      	ldr	r3, [pc, #384]	@ (8001af4 <HAL_ADC_Start_DMA+0x1a8>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001978:	2b00      	cmp	r3, #0
 800197a:	f040 80b3 	bne.w	8001ae4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001984:	2b01      	cmp	r3, #1
 8001986:	d101      	bne.n	800198c <HAL_ADC_Start_DMA+0x40>
 8001988:	2302      	movs	r3, #2
 800198a:	e0ae      	b.n	8001aea <HAL_ADC_Start_DMA+0x19e>
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2201      	movs	r2, #1
 8001990:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001994:	68f8      	ldr	r0, [r7, #12]
 8001996:	f000 f9cb 	bl	8001d30 <ADC_Enable>
 800199a:	4603      	mov	r3, r0
 800199c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800199e:	7dfb      	ldrb	r3, [r7, #23]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f040 809a 	bne.w	8001ada <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80019ae:	f023 0301 	bic.w	r3, r3, #1
 80019b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a4e      	ldr	r2, [pc, #312]	@ (8001af8 <HAL_ADC_Start_DMA+0x1ac>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d105      	bne.n	80019d0 <HAL_ADC_Start_DMA+0x84>
 80019c4:	4b4b      	ldr	r3, [pc, #300]	@ (8001af4 <HAL_ADC_Start_DMA+0x1a8>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d115      	bne.n	80019fc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d026      	beq.n	8001a38 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019fa:	e01d      	b.n	8001a38 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a00:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a39      	ldr	r2, [pc, #228]	@ (8001af4 <HAL_ADC_Start_DMA+0x1a8>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d004      	beq.n	8001a1c <HAL_ADC_Start_DMA+0xd0>
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a38      	ldr	r2, [pc, #224]	@ (8001af8 <HAL_ADC_Start_DMA+0x1ac>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d10d      	bne.n	8001a38 <HAL_ADC_Start_DMA+0xec>
 8001a1c:	4b35      	ldr	r3, [pc, #212]	@ (8001af4 <HAL_ADC_Start_DMA+0x1a8>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d007      	beq.n	8001a38 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a30:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d006      	beq.n	8001a52 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a48:	f023 0206 	bic.w	r2, r3, #6
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a50:	e002      	b.n	8001a58 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2200      	movs	r2, #0
 8001a56:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6a1b      	ldr	r3, [r3, #32]
 8001a64:	4a25      	ldr	r2, [pc, #148]	@ (8001afc <HAL_ADC_Start_DMA+0x1b0>)
 8001a66:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	4a24      	ldr	r2, [pc, #144]	@ (8001b00 <HAL_ADC_Start_DMA+0x1b4>)
 8001a6e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4a23      	ldr	r2, [pc, #140]	@ (8001b04 <HAL_ADC_Start_DMA+0x1b8>)
 8001a76:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f06f 0202 	mvn.w	r2, #2
 8001a80:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a90:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	6a18      	ldr	r0, [r3, #32]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	334c      	adds	r3, #76	@ 0x4c
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f000 fc5d 	bl	8002360 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001ab0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001ab4:	d108      	bne.n	8001ac8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001ac4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001ac6:	e00f      	b.n	8001ae8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	689a      	ldr	r2, [r3, #8]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001ad6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001ad8:	e006      	b.n	8001ae8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001ae2:	e001      	b.n	8001ae8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ae8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40012400 	.word	0x40012400
 8001af8:	40012800 	.word	0x40012800
 8001afc:	08001e67 	.word	0x08001e67
 8001b00:	08001ee3 	.word	0x08001ee3
 8001b04:	08001eff 	.word	0x08001eff

08001b08 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bc80      	pop	{r7}
 8001b3c:	4770      	bx	lr
	...

08001b40 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d101      	bne.n	8001b60 <HAL_ADC_ConfigChannel+0x20>
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	e0dc      	b.n	8001d1a <HAL_ADC_ConfigChannel+0x1da>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2b06      	cmp	r3, #6
 8001b6e:	d81c      	bhi.n	8001baa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	3b05      	subs	r3, #5
 8001b82:	221f      	movs	r2, #31
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	4019      	ands	r1, r3
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	6818      	ldr	r0, [r3, #0]
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685a      	ldr	r2, [r3, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	3b05      	subs	r3, #5
 8001b9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ba8:	e03c      	b.n	8001c24 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b0c      	cmp	r3, #12
 8001bb0:	d81c      	bhi.n	8001bec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685a      	ldr	r2, [r3, #4]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	4413      	add	r3, r2
 8001bc2:	3b23      	subs	r3, #35	@ 0x23
 8001bc4:	221f      	movs	r2, #31
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	4019      	ands	r1, r3
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	6818      	ldr	r0, [r3, #0]
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685a      	ldr	r2, [r3, #4]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4413      	add	r3, r2
 8001bdc:	3b23      	subs	r3, #35	@ 0x23
 8001bde:	fa00 f203 	lsl.w	r2, r0, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	430a      	orrs	r2, r1
 8001be8:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bea:	e01b      	b.n	8001c24 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	3b41      	subs	r3, #65	@ 0x41
 8001bfe:	221f      	movs	r2, #31
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	43db      	mvns	r3, r3
 8001c06:	4019      	ands	r1, r3
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	6818      	ldr	r0, [r3, #0]
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	4613      	mov	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	3b41      	subs	r3, #65	@ 0x41
 8001c18:	fa00 f203 	lsl.w	r2, r0, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	430a      	orrs	r2, r1
 8001c22:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b09      	cmp	r3, #9
 8001c2a:	d91c      	bls.n	8001c66 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68d9      	ldr	r1, [r3, #12]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	3b1e      	subs	r3, #30
 8001c3e:	2207      	movs	r2, #7
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	4019      	ands	r1, r3
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	6898      	ldr	r0, [r3, #8]
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	4613      	mov	r3, r2
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	4413      	add	r3, r2
 8001c56:	3b1e      	subs	r3, #30
 8001c58:	fa00 f203 	lsl.w	r2, r0, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	430a      	orrs	r2, r1
 8001c62:	60da      	str	r2, [r3, #12]
 8001c64:	e019      	b.n	8001c9a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	6919      	ldr	r1, [r3, #16]
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	4613      	mov	r3, r2
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	4413      	add	r3, r2
 8001c76:	2207      	movs	r2, #7
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	4019      	ands	r1, r3
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	6898      	ldr	r0, [r3, #8]
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	4413      	add	r3, r2
 8001c8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	430a      	orrs	r2, r1
 8001c98:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2b10      	cmp	r3, #16
 8001ca0:	d003      	beq.n	8001caa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ca6:	2b11      	cmp	r3, #17
 8001ca8:	d132      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a1d      	ldr	r2, [pc, #116]	@ (8001d24 <HAL_ADC_ConfigChannel+0x1e4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d125      	bne.n	8001d00 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d126      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001cd0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2b10      	cmp	r3, #16
 8001cd8:	d11a      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cda:	4b13      	ldr	r3, [pc, #76]	@ (8001d28 <HAL_ADC_ConfigChannel+0x1e8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a13      	ldr	r2, [pc, #76]	@ (8001d2c <HAL_ADC_ConfigChannel+0x1ec>)
 8001ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce4:	0c9a      	lsrs	r2, r3, #18
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	4413      	add	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cf0:	e002      	b.n	8001cf8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f9      	bne.n	8001cf2 <HAL_ADC_ConfigChannel+0x1b2>
 8001cfe:	e007      	b.n	8001d10 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d04:	f043 0220 	orr.w	r2, r3, #32
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr
 8001d24:	40012400 	.word	0x40012400
 8001d28:	20000000 	.word	0x20000000
 8001d2c:	431bde83 	.word	0x431bde83

08001d30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d040      	beq.n	8001dd0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f042 0201 	orr.w	r2, r2, #1
 8001d5c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001ddc <ADC_Enable+0xac>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a1f      	ldr	r2, [pc, #124]	@ (8001de0 <ADC_Enable+0xb0>)
 8001d64:	fba2 2303 	umull	r2, r3, r2, r3
 8001d68:	0c9b      	lsrs	r3, r3, #18
 8001d6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d6c:	e002      	b.n	8001d74 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f9      	bne.n	8001d6e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d7a:	f7ff fce1 	bl	8001740 <HAL_GetTick>
 8001d7e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d80:	e01f      	b.n	8001dc2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d82:	f7ff fcdd 	bl	8001740 <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d918      	bls.n	8001dc2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d011      	beq.n	8001dc2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da2:	f043 0210 	orr.w	r2, r3, #16
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dae:	f043 0201 	orr.w	r2, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e007      	b.n	8001dd2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d1d8      	bne.n	8001d82 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	431bde83 	.word	0x431bde83

08001de4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d12e      	bne.n	8001e5c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f022 0201 	bic.w	r2, r2, #1
 8001e0c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e0e:	f7ff fc97 	bl	8001740 <HAL_GetTick>
 8001e12:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e14:	e01b      	b.n	8001e4e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e16:	f7ff fc93 	bl	8001740 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d914      	bls.n	8001e4e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d10d      	bne.n	8001e4e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e36:	f043 0210 	orr.w	r2, r3, #16
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e42:	f043 0201 	orr.w	r2, r3, #1
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e007      	b.n	8001e5e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d0dc      	beq.n	8001e16 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b084      	sub	sp, #16
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e72:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d127      	bne.n	8001ed0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e96:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e9a:	d115      	bne.n	8001ec8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d111      	bne.n	8001ec8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d105      	bne.n	8001ec8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec0:	f043 0201 	orr.w	r2, r3, #1
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f7ff fe1d 	bl	8001b08 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001ece:	e004      	b.n	8001eda <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6a1b      	ldr	r3, [r3, #32]
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	4798      	blx	r3
}
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b084      	sub	sp, #16
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eee:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f7ff fe12 	bl	8001b1a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ef6:	bf00      	nop
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b084      	sub	sp, #16
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f10:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f1c:	f043 0204 	orr.w	r2, r3, #4
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f24:	68f8      	ldr	r0, [r7, #12]
 8001f26:	f7ff fe01 	bl	8001b2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001f34:	b590      	push	{r4, r7, lr}
 8001f36:	b087      	sub	sp, #28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d101      	bne.n	8001f52 <HAL_ADCEx_Calibration_Start+0x1e>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e097      	b.n	8002082 <HAL_ADCEx_Calibration_Start+0x14e>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7ff ff42 	bl	8001de4 <ADC_ConversionStop_Disable>
 8001f60:	4603      	mov	r3, r0
 8001f62:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f7ff fee3 	bl	8001d30 <ADC_Enable>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001f6e:	7dfb      	ldrb	r3, [r7, #23]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f040 8081 	bne.w	8002078 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f7e:	f023 0302 	bic.w	r3, r3, #2
 8001f82:	f043 0202 	orr.w	r2, r3, #2
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001f8a:	4b40      	ldr	r3, [pc, #256]	@ (800208c <HAL_ADCEx_Calibration_Start+0x158>)
 8001f8c:	681c      	ldr	r4, [r3, #0]
 8001f8e:	2002      	movs	r0, #2
 8001f90:	f001 fb38 	bl	8003604 <HAL_RCCEx_GetPeriphCLKFreq>
 8001f94:	4603      	mov	r3, r0
 8001f96:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001f9a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001f9c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001f9e:	e002      	b.n	8001fa6 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1f9      	bne.n	8001fa0 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f042 0208 	orr.w	r2, r2, #8
 8001fba:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001fbc:	f7ff fbc0 	bl	8001740 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001fc2:	e01b      	b.n	8001ffc <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001fc4:	f7ff fbbc 	bl	8001740 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b0a      	cmp	r3, #10
 8001fd0:	d914      	bls.n	8001ffc <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f003 0308 	and.w	r3, r3, #8
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00d      	beq.n	8001ffc <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe4:	f023 0312 	bic.w	r3, r3, #18
 8001fe8:	f043 0210 	orr.w	r2, r3, #16
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e042      	b.n	8002082 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1dc      	bne.n	8001fc4 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689a      	ldr	r2, [r3, #8]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f042 0204 	orr.w	r2, r2, #4
 8002018:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800201a:	f7ff fb91 	bl	8001740 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002020:	e01b      	b.n	800205a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002022:	f7ff fb8d 	bl	8001740 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b0a      	cmp	r3, #10
 800202e:	d914      	bls.n	800205a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f003 0304 	and.w	r3, r3, #4
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00d      	beq.n	800205a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002042:	f023 0312 	bic.w	r3, r3, #18
 8002046:	f043 0210 	orr.w	r2, r3, #16
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e013      	b.n	8002082 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1dc      	bne.n	8002022 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800206c:	f023 0303 	bic.w	r3, r3, #3
 8002070:	f043 0201 	orr.w	r2, r3, #1
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002080:	7dfb      	ldrb	r3, [r7, #23]
}
 8002082:	4618      	mov	r0, r3
 8002084:	371c      	adds	r7, #28
 8002086:	46bd      	mov	sp, r7
 8002088:	bd90      	pop	{r4, r7, pc}
 800208a:	bf00      	nop
 800208c:	20000000 	.word	0x20000000

08002090 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a0:	4b0c      	ldr	r3, [pc, #48]	@ (80020d4 <__NVIC_SetPriorityGrouping+0x44>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020ac:	4013      	ands	r3, r2
 80020ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020c2:	4a04      	ldr	r2, [pc, #16]	@ (80020d4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	60d3      	str	r3, [r2, #12]
}
 80020c8:	bf00      	nop
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020dc:	4b04      	ldr	r3, [pc, #16]	@ (80020f0 <__NVIC_GetPriorityGrouping+0x18>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	0a1b      	lsrs	r3, r3, #8
 80020e2:	f003 0307 	and.w	r3, r3, #7
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	2b00      	cmp	r3, #0
 8002104:	db0b      	blt.n	800211e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	f003 021f 	and.w	r2, r3, #31
 800210c:	4906      	ldr	r1, [pc, #24]	@ (8002128 <__NVIC_EnableIRQ+0x34>)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	095b      	lsrs	r3, r3, #5
 8002114:	2001      	movs	r0, #1
 8002116:	fa00 f202 	lsl.w	r2, r0, r2
 800211a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr
 8002128:	e000e100 	.word	0xe000e100

0800212c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	6039      	str	r1, [r7, #0]
 8002136:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213c:	2b00      	cmp	r3, #0
 800213e:	db0a      	blt.n	8002156 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	b2da      	uxtb	r2, r3
 8002144:	490c      	ldr	r1, [pc, #48]	@ (8002178 <__NVIC_SetPriority+0x4c>)
 8002146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214a:	0112      	lsls	r2, r2, #4
 800214c:	b2d2      	uxtb	r2, r2
 800214e:	440b      	add	r3, r1
 8002150:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002154:	e00a      	b.n	800216c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	b2da      	uxtb	r2, r3
 800215a:	4908      	ldr	r1, [pc, #32]	@ (800217c <__NVIC_SetPriority+0x50>)
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	3b04      	subs	r3, #4
 8002164:	0112      	lsls	r2, r2, #4
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	440b      	add	r3, r1
 800216a:	761a      	strb	r2, [r3, #24]
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	e000e100 	.word	0xe000e100
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002180:	b480      	push	{r7}
 8002182:	b089      	sub	sp, #36	@ 0x24
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	f1c3 0307 	rsb	r3, r3, #7
 800219a:	2b04      	cmp	r3, #4
 800219c:	bf28      	it	cs
 800219e:	2304      	movcs	r3, #4
 80021a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	3304      	adds	r3, #4
 80021a6:	2b06      	cmp	r3, #6
 80021a8:	d902      	bls.n	80021b0 <NVIC_EncodePriority+0x30>
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3b03      	subs	r3, #3
 80021ae:	e000      	b.n	80021b2 <NVIC_EncodePriority+0x32>
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b4:	f04f 32ff 	mov.w	r2, #4294967295
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43da      	mvns	r2, r3
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	401a      	ands	r2, r3
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c8:	f04f 31ff 	mov.w	r1, #4294967295
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	43d9      	mvns	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	4313      	orrs	r3, r2
         );
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3724      	adds	r7, #36	@ 0x24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021f4:	d301      	bcc.n	80021fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021f6:	2301      	movs	r3, #1
 80021f8:	e00f      	b.n	800221a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002224 <SysTick_Config+0x40>)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3b01      	subs	r3, #1
 8002200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002202:	210f      	movs	r1, #15
 8002204:	f04f 30ff 	mov.w	r0, #4294967295
 8002208:	f7ff ff90 	bl	800212c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800220c:	4b05      	ldr	r3, [pc, #20]	@ (8002224 <SysTick_Config+0x40>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002212:	4b04      	ldr	r3, [pc, #16]	@ (8002224 <SysTick_Config+0x40>)
 8002214:	2207      	movs	r2, #7
 8002216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	e000e010 	.word	0xe000e010

08002228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff ff2d 	bl	8002090 <__NVIC_SetPriorityGrouping>
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800223e:	b580      	push	{r7, lr}
 8002240:	b086      	sub	sp, #24
 8002242:	af00      	add	r7, sp, #0
 8002244:	4603      	mov	r3, r0
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
 800224a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002250:	f7ff ff42 	bl	80020d8 <__NVIC_GetPriorityGrouping>
 8002254:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	68b9      	ldr	r1, [r7, #8]
 800225a:	6978      	ldr	r0, [r7, #20]
 800225c:	f7ff ff90 	bl	8002180 <NVIC_EncodePriority>
 8002260:	4602      	mov	r2, r0
 8002262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002266:	4611      	mov	r1, r2
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff ff5f 	bl	800212c <__NVIC_SetPriority>
}
 800226e:	bf00      	nop
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff ff35 	bl	80020f4 <__NVIC_EnableIRQ>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff ffa2 	bl	80021e4 <SysTick_Config>
 80022a0:	4603      	mov	r3, r0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
	...

080022ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e043      	b.n	800234a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	4b22      	ldr	r3, [pc, #136]	@ (8002354 <HAL_DMA_Init+0xa8>)
 80022ca:	4413      	add	r3, r2
 80022cc:	4a22      	ldr	r2, [pc, #136]	@ (8002358 <HAL_DMA_Init+0xac>)
 80022ce:	fba2 2303 	umull	r2, r3, r2, r3
 80022d2:	091b      	lsrs	r3, r3, #4
 80022d4:	009a      	lsls	r2, r3, #2
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a1f      	ldr	r2, [pc, #124]	@ (800235c <HAL_DMA_Init+0xb0>)
 80022de:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2202      	movs	r2, #2
 80022e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80022f6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80022fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002304:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002310:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800231c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	4313      	orrs	r3, r2
 8002328:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	bffdfff8 	.word	0xbffdfff8
 8002358:	cccccccd 	.word	0xcccccccd
 800235c:	40020000 	.word	0x40020000

08002360 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
 800236c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d101      	bne.n	8002380 <HAL_DMA_Start_IT+0x20>
 800237c:	2302      	movs	r3, #2
 800237e:	e04b      	b.n	8002418 <HAL_DMA_Start_IT+0xb8>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b01      	cmp	r3, #1
 8002392:	d13a      	bne.n	800240a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2202      	movs	r2, #2
 8002398:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 0201 	bic.w	r2, r2, #1
 80023b0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	68b9      	ldr	r1, [r7, #8]
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f000 f937 	bl	800262c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d008      	beq.n	80023d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 020e 	orr.w	r2, r2, #14
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	e00f      	b.n	80023f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0204 	bic.w	r2, r2, #4
 80023e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 020a 	orr.w	r2, r2, #10
 80023f6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0201 	orr.w	r2, r2, #1
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	e005      	b.n	8002416 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002412:	2302      	movs	r3, #2
 8002414:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002416:	7dfb      	ldrb	r3, [r7, #23]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243c:	2204      	movs	r2, #4
 800243e:	409a      	lsls	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4013      	ands	r3, r2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d04f      	beq.n	80024e8 <HAL_DMA_IRQHandler+0xc8>
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f003 0304 	and.w	r3, r3, #4
 800244e:	2b00      	cmp	r3, #0
 8002450:	d04a      	beq.n	80024e8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b00      	cmp	r3, #0
 800245e:	d107      	bne.n	8002470 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f022 0204 	bic.w	r2, r2, #4
 800246e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a66      	ldr	r2, [pc, #408]	@ (8002610 <HAL_DMA_IRQHandler+0x1f0>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d029      	beq.n	80024ce <HAL_DMA_IRQHandler+0xae>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a65      	ldr	r2, [pc, #404]	@ (8002614 <HAL_DMA_IRQHandler+0x1f4>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d022      	beq.n	80024ca <HAL_DMA_IRQHandler+0xaa>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a63      	ldr	r2, [pc, #396]	@ (8002618 <HAL_DMA_IRQHandler+0x1f8>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d01a      	beq.n	80024c4 <HAL_DMA_IRQHandler+0xa4>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a62      	ldr	r2, [pc, #392]	@ (800261c <HAL_DMA_IRQHandler+0x1fc>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d012      	beq.n	80024be <HAL_DMA_IRQHandler+0x9e>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a60      	ldr	r2, [pc, #384]	@ (8002620 <HAL_DMA_IRQHandler+0x200>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d00a      	beq.n	80024b8 <HAL_DMA_IRQHandler+0x98>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a5f      	ldr	r2, [pc, #380]	@ (8002624 <HAL_DMA_IRQHandler+0x204>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d102      	bne.n	80024b2 <HAL_DMA_IRQHandler+0x92>
 80024ac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024b0:	e00e      	b.n	80024d0 <HAL_DMA_IRQHandler+0xb0>
 80024b2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80024b6:	e00b      	b.n	80024d0 <HAL_DMA_IRQHandler+0xb0>
 80024b8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80024bc:	e008      	b.n	80024d0 <HAL_DMA_IRQHandler+0xb0>
 80024be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024c2:	e005      	b.n	80024d0 <HAL_DMA_IRQHandler+0xb0>
 80024c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024c8:	e002      	b.n	80024d0 <HAL_DMA_IRQHandler+0xb0>
 80024ca:	2340      	movs	r3, #64	@ 0x40
 80024cc:	e000      	b.n	80024d0 <HAL_DMA_IRQHandler+0xb0>
 80024ce:	2304      	movs	r3, #4
 80024d0:	4a55      	ldr	r2, [pc, #340]	@ (8002628 <HAL_DMA_IRQHandler+0x208>)
 80024d2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 8094 	beq.w	8002606 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80024e6:	e08e      	b.n	8002606 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ec:	2202      	movs	r2, #2
 80024ee:	409a      	lsls	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4013      	ands	r3, r2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d056      	beq.n	80025a6 <HAL_DMA_IRQHandler+0x186>
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d051      	beq.n	80025a6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0320 	and.w	r3, r3, #32
 800250c:	2b00      	cmp	r3, #0
 800250e:	d10b      	bne.n	8002528 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f022 020a 	bic.w	r2, r2, #10
 800251e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a38      	ldr	r2, [pc, #224]	@ (8002610 <HAL_DMA_IRQHandler+0x1f0>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d029      	beq.n	8002586 <HAL_DMA_IRQHandler+0x166>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a37      	ldr	r2, [pc, #220]	@ (8002614 <HAL_DMA_IRQHandler+0x1f4>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d022      	beq.n	8002582 <HAL_DMA_IRQHandler+0x162>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a35      	ldr	r2, [pc, #212]	@ (8002618 <HAL_DMA_IRQHandler+0x1f8>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d01a      	beq.n	800257c <HAL_DMA_IRQHandler+0x15c>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a34      	ldr	r2, [pc, #208]	@ (800261c <HAL_DMA_IRQHandler+0x1fc>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d012      	beq.n	8002576 <HAL_DMA_IRQHandler+0x156>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a32      	ldr	r2, [pc, #200]	@ (8002620 <HAL_DMA_IRQHandler+0x200>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d00a      	beq.n	8002570 <HAL_DMA_IRQHandler+0x150>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a31      	ldr	r2, [pc, #196]	@ (8002624 <HAL_DMA_IRQHandler+0x204>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d102      	bne.n	800256a <HAL_DMA_IRQHandler+0x14a>
 8002564:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002568:	e00e      	b.n	8002588 <HAL_DMA_IRQHandler+0x168>
 800256a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800256e:	e00b      	b.n	8002588 <HAL_DMA_IRQHandler+0x168>
 8002570:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002574:	e008      	b.n	8002588 <HAL_DMA_IRQHandler+0x168>
 8002576:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800257a:	e005      	b.n	8002588 <HAL_DMA_IRQHandler+0x168>
 800257c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002580:	e002      	b.n	8002588 <HAL_DMA_IRQHandler+0x168>
 8002582:	2320      	movs	r3, #32
 8002584:	e000      	b.n	8002588 <HAL_DMA_IRQHandler+0x168>
 8002586:	2302      	movs	r3, #2
 8002588:	4a27      	ldr	r2, [pc, #156]	@ (8002628 <HAL_DMA_IRQHandler+0x208>)
 800258a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002598:	2b00      	cmp	r3, #0
 800259a:	d034      	beq.n	8002606 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025a4:	e02f      	b.n	8002606 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	2208      	movs	r2, #8
 80025ac:	409a      	lsls	r2, r3
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	4013      	ands	r3, r2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d028      	beq.n	8002608 <HAL_DMA_IRQHandler+0x1e8>
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	f003 0308 	and.w	r3, r3, #8
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d023      	beq.n	8002608 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 020e 	bic.w	r2, r2, #14
 80025ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d8:	2101      	movs	r1, #1
 80025da:	fa01 f202 	lsl.w	r2, r1, r2
 80025de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d004      	beq.n	8002608 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	4798      	blx	r3
    }
  }
  return;
 8002606:	bf00      	nop
 8002608:	bf00      	nop
}
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40020008 	.word	0x40020008
 8002614:	4002001c 	.word	0x4002001c
 8002618:	40020030 	.word	0x40020030
 800261c:	40020044 	.word	0x40020044
 8002620:	40020058 	.word	0x40020058
 8002624:	4002006c 	.word	0x4002006c
 8002628:	40020000 	.word	0x40020000

0800262c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
 8002638:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002642:	2101      	movs	r1, #1
 8002644:	fa01 f202 	lsl.w	r2, r1, r2
 8002648:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b10      	cmp	r3, #16
 8002658:	d108      	bne.n	800266c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800266a:	e007      	b.n	800267c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68ba      	ldr	r2, [r7, #8]
 8002672:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	60da      	str	r2, [r3, #12]
}
 800267c:	bf00      	nop
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
	...

08002688 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002688:	b480      	push	{r7}
 800268a:	b08b      	sub	sp, #44	@ 0x2c
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002692:	2300      	movs	r3, #0
 8002694:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002696:	2300      	movs	r3, #0
 8002698:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800269a:	e169      	b.n	8002970 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800269c:	2201      	movs	r2, #1
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	69fa      	ldr	r2, [r7, #28]
 80026ac:	4013      	ands	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	f040 8158 	bne.w	800296a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	4a9a      	ldr	r2, [pc, #616]	@ (8002928 <HAL_GPIO_Init+0x2a0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d05e      	beq.n	8002782 <HAL_GPIO_Init+0xfa>
 80026c4:	4a98      	ldr	r2, [pc, #608]	@ (8002928 <HAL_GPIO_Init+0x2a0>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d875      	bhi.n	80027b6 <HAL_GPIO_Init+0x12e>
 80026ca:	4a98      	ldr	r2, [pc, #608]	@ (800292c <HAL_GPIO_Init+0x2a4>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d058      	beq.n	8002782 <HAL_GPIO_Init+0xfa>
 80026d0:	4a96      	ldr	r2, [pc, #600]	@ (800292c <HAL_GPIO_Init+0x2a4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d86f      	bhi.n	80027b6 <HAL_GPIO_Init+0x12e>
 80026d6:	4a96      	ldr	r2, [pc, #600]	@ (8002930 <HAL_GPIO_Init+0x2a8>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d052      	beq.n	8002782 <HAL_GPIO_Init+0xfa>
 80026dc:	4a94      	ldr	r2, [pc, #592]	@ (8002930 <HAL_GPIO_Init+0x2a8>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d869      	bhi.n	80027b6 <HAL_GPIO_Init+0x12e>
 80026e2:	4a94      	ldr	r2, [pc, #592]	@ (8002934 <HAL_GPIO_Init+0x2ac>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d04c      	beq.n	8002782 <HAL_GPIO_Init+0xfa>
 80026e8:	4a92      	ldr	r2, [pc, #584]	@ (8002934 <HAL_GPIO_Init+0x2ac>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d863      	bhi.n	80027b6 <HAL_GPIO_Init+0x12e>
 80026ee:	4a92      	ldr	r2, [pc, #584]	@ (8002938 <HAL_GPIO_Init+0x2b0>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d046      	beq.n	8002782 <HAL_GPIO_Init+0xfa>
 80026f4:	4a90      	ldr	r2, [pc, #576]	@ (8002938 <HAL_GPIO_Init+0x2b0>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d85d      	bhi.n	80027b6 <HAL_GPIO_Init+0x12e>
 80026fa:	2b12      	cmp	r3, #18
 80026fc:	d82a      	bhi.n	8002754 <HAL_GPIO_Init+0xcc>
 80026fe:	2b12      	cmp	r3, #18
 8002700:	d859      	bhi.n	80027b6 <HAL_GPIO_Init+0x12e>
 8002702:	a201      	add	r2, pc, #4	@ (adr r2, 8002708 <HAL_GPIO_Init+0x80>)
 8002704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002708:	08002783 	.word	0x08002783
 800270c:	0800275d 	.word	0x0800275d
 8002710:	0800276f 	.word	0x0800276f
 8002714:	080027b1 	.word	0x080027b1
 8002718:	080027b7 	.word	0x080027b7
 800271c:	080027b7 	.word	0x080027b7
 8002720:	080027b7 	.word	0x080027b7
 8002724:	080027b7 	.word	0x080027b7
 8002728:	080027b7 	.word	0x080027b7
 800272c:	080027b7 	.word	0x080027b7
 8002730:	080027b7 	.word	0x080027b7
 8002734:	080027b7 	.word	0x080027b7
 8002738:	080027b7 	.word	0x080027b7
 800273c:	080027b7 	.word	0x080027b7
 8002740:	080027b7 	.word	0x080027b7
 8002744:	080027b7 	.word	0x080027b7
 8002748:	080027b7 	.word	0x080027b7
 800274c:	08002765 	.word	0x08002765
 8002750:	08002779 	.word	0x08002779
 8002754:	4a79      	ldr	r2, [pc, #484]	@ (800293c <HAL_GPIO_Init+0x2b4>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d013      	beq.n	8002782 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800275a:	e02c      	b.n	80027b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	623b      	str	r3, [r7, #32]
          break;
 8002762:	e029      	b.n	80027b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	3304      	adds	r3, #4
 800276a:	623b      	str	r3, [r7, #32]
          break;
 800276c:	e024      	b.n	80027b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	3308      	adds	r3, #8
 8002774:	623b      	str	r3, [r7, #32]
          break;
 8002776:	e01f      	b.n	80027b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	330c      	adds	r3, #12
 800277e:	623b      	str	r3, [r7, #32]
          break;
 8002780:	e01a      	b.n	80027b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d102      	bne.n	8002790 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800278a:	2304      	movs	r3, #4
 800278c:	623b      	str	r3, [r7, #32]
          break;
 800278e:	e013      	b.n	80027b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d105      	bne.n	80027a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002798:	2308      	movs	r3, #8
 800279a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69fa      	ldr	r2, [r7, #28]
 80027a0:	611a      	str	r2, [r3, #16]
          break;
 80027a2:	e009      	b.n	80027b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027a4:	2308      	movs	r3, #8
 80027a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69fa      	ldr	r2, [r7, #28]
 80027ac:	615a      	str	r2, [r3, #20]
          break;
 80027ae:	e003      	b.n	80027b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027b0:	2300      	movs	r3, #0
 80027b2:	623b      	str	r3, [r7, #32]
          break;
 80027b4:	e000      	b.n	80027b8 <HAL_GPIO_Init+0x130>
          break;
 80027b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	2bff      	cmp	r3, #255	@ 0xff
 80027bc:	d801      	bhi.n	80027c2 <HAL_GPIO_Init+0x13a>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	e001      	b.n	80027c6 <HAL_GPIO_Init+0x13e>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3304      	adds	r3, #4
 80027c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	2bff      	cmp	r3, #255	@ 0xff
 80027cc:	d802      	bhi.n	80027d4 <HAL_GPIO_Init+0x14c>
 80027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	e002      	b.n	80027da <HAL_GPIO_Init+0x152>
 80027d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d6:	3b08      	subs	r3, #8
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	210f      	movs	r1, #15
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	fa01 f303 	lsl.w	r3, r1, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	401a      	ands	r2, r3
 80027ec:	6a39      	ldr	r1, [r7, #32]
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	fa01 f303 	lsl.w	r3, r1, r3
 80027f4:	431a      	orrs	r2, r3
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 80b1 	beq.w	800296a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002808:	4b4d      	ldr	r3, [pc, #308]	@ (8002940 <HAL_GPIO_Init+0x2b8>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	4a4c      	ldr	r2, [pc, #304]	@ (8002940 <HAL_GPIO_Init+0x2b8>)
 800280e:	f043 0301 	orr.w	r3, r3, #1
 8002812:	6193      	str	r3, [r2, #24]
 8002814:	4b4a      	ldr	r3, [pc, #296]	@ (8002940 <HAL_GPIO_Init+0x2b8>)
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	60bb      	str	r3, [r7, #8]
 800281e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002820:	4a48      	ldr	r2, [pc, #288]	@ (8002944 <HAL_GPIO_Init+0x2bc>)
 8002822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002824:	089b      	lsrs	r3, r3, #2
 8002826:	3302      	adds	r3, #2
 8002828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800282c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800282e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002830:	f003 0303 	and.w	r3, r3, #3
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	220f      	movs	r2, #15
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	4013      	ands	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a40      	ldr	r2, [pc, #256]	@ (8002948 <HAL_GPIO_Init+0x2c0>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d013      	beq.n	8002874 <HAL_GPIO_Init+0x1ec>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a3f      	ldr	r2, [pc, #252]	@ (800294c <HAL_GPIO_Init+0x2c4>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d00d      	beq.n	8002870 <HAL_GPIO_Init+0x1e8>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4a3e      	ldr	r2, [pc, #248]	@ (8002950 <HAL_GPIO_Init+0x2c8>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d007      	beq.n	800286c <HAL_GPIO_Init+0x1e4>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	4a3d      	ldr	r2, [pc, #244]	@ (8002954 <HAL_GPIO_Init+0x2cc>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d101      	bne.n	8002868 <HAL_GPIO_Init+0x1e0>
 8002864:	2303      	movs	r3, #3
 8002866:	e006      	b.n	8002876 <HAL_GPIO_Init+0x1ee>
 8002868:	2304      	movs	r3, #4
 800286a:	e004      	b.n	8002876 <HAL_GPIO_Init+0x1ee>
 800286c:	2302      	movs	r3, #2
 800286e:	e002      	b.n	8002876 <HAL_GPIO_Init+0x1ee>
 8002870:	2301      	movs	r3, #1
 8002872:	e000      	b.n	8002876 <HAL_GPIO_Init+0x1ee>
 8002874:	2300      	movs	r3, #0
 8002876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002878:	f002 0203 	and.w	r2, r2, #3
 800287c:	0092      	lsls	r2, r2, #2
 800287e:	4093      	lsls	r3, r2
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	4313      	orrs	r3, r2
 8002884:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002886:	492f      	ldr	r1, [pc, #188]	@ (8002944 <HAL_GPIO_Init+0x2bc>)
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	089b      	lsrs	r3, r3, #2
 800288c:	3302      	adds	r3, #2
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d006      	beq.n	80028ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	492c      	ldr	r1, [pc, #176]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	608b      	str	r3, [r1, #8]
 80028ac:	e006      	b.n	80028bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	4928      	ldr	r1, [pc, #160]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028b8:	4013      	ands	r3, r2
 80028ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d006      	beq.n	80028d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028c8:	4b23      	ldr	r3, [pc, #140]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028ca:	68da      	ldr	r2, [r3, #12]
 80028cc:	4922      	ldr	r1, [pc, #136]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	60cb      	str	r3, [r1, #12]
 80028d4:	e006      	b.n	80028e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028d6:	4b20      	ldr	r3, [pc, #128]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	43db      	mvns	r3, r3
 80028de:	491e      	ldr	r1, [pc, #120]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d006      	beq.n	80028fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028f0:	4b19      	ldr	r3, [pc, #100]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	4918      	ldr	r1, [pc, #96]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	604b      	str	r3, [r1, #4]
 80028fc:	e006      	b.n	800290c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028fe:	4b16      	ldr	r3, [pc, #88]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	43db      	mvns	r3, r3
 8002906:	4914      	ldr	r1, [pc, #80]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 8002908:	4013      	ands	r3, r2
 800290a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d021      	beq.n	800295c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002918:	4b0f      	ldr	r3, [pc, #60]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	490e      	ldr	r1, [pc, #56]	@ (8002958 <HAL_GPIO_Init+0x2d0>)
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	4313      	orrs	r3, r2
 8002922:	600b      	str	r3, [r1, #0]
 8002924:	e021      	b.n	800296a <HAL_GPIO_Init+0x2e2>
 8002926:	bf00      	nop
 8002928:	10320000 	.word	0x10320000
 800292c:	10310000 	.word	0x10310000
 8002930:	10220000 	.word	0x10220000
 8002934:	10210000 	.word	0x10210000
 8002938:	10120000 	.word	0x10120000
 800293c:	10110000 	.word	0x10110000
 8002940:	40021000 	.word	0x40021000
 8002944:	40010000 	.word	0x40010000
 8002948:	40010800 	.word	0x40010800
 800294c:	40010c00 	.word	0x40010c00
 8002950:	40011000 	.word	0x40011000
 8002954:	40011400 	.word	0x40011400
 8002958:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800295c:	4b0b      	ldr	r3, [pc, #44]	@ (800298c <HAL_GPIO_Init+0x304>)
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	43db      	mvns	r3, r3
 8002964:	4909      	ldr	r1, [pc, #36]	@ (800298c <HAL_GPIO_Init+0x304>)
 8002966:	4013      	ands	r3, r2
 8002968:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800296a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296c:	3301      	adds	r3, #1
 800296e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002976:	fa22 f303 	lsr.w	r3, r2, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	f47f ae8e 	bne.w	800269c <HAL_GPIO_Init+0x14>
  }
}
 8002980:	bf00      	nop
 8002982:	bf00      	nop
 8002984:	372c      	adds	r7, #44	@ 0x2c
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	40010400 	.word	0x40010400

08002990 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	887b      	ldrh	r3, [r7, #2]
 80029a2:	4013      	ands	r3, r2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029a8:	2301      	movs	r3, #1
 80029aa:	73fb      	strb	r3, [r7, #15]
 80029ac:	e001      	b.n	80029b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029ae:	2300      	movs	r3, #0
 80029b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
 80029c6:	460b      	mov	r3, r1
 80029c8:	807b      	strh	r3, [r7, #2]
 80029ca:	4613      	mov	r3, r2
 80029cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029ce:	787b      	ldrb	r3, [r7, #1]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d003      	beq.n	80029dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029d4:	887a      	ldrh	r2, [r7, #2]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029da:	e003      	b.n	80029e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029dc:	887b      	ldrh	r3, [r7, #2]
 80029de:	041a      	lsls	r2, r3, #16
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	611a      	str	r2, [r3, #16]
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr
	...

080029f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e12b      	b.n	8002c5a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d106      	bne.n	8002a1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7fe fa90 	bl	8000f3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2224      	movs	r2, #36	@ 0x24
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0201 	bic.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a54:	f000 fcda 	bl	800340c <HAL_RCC_GetPCLK1Freq>
 8002a58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4a81      	ldr	r2, [pc, #516]	@ (8002c64 <HAL_I2C_Init+0x274>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d807      	bhi.n	8002a74 <HAL_I2C_Init+0x84>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4a80      	ldr	r2, [pc, #512]	@ (8002c68 <HAL_I2C_Init+0x278>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	bf94      	ite	ls
 8002a6c:	2301      	movls	r3, #1
 8002a6e:	2300      	movhi	r3, #0
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	e006      	b.n	8002a82 <HAL_I2C_Init+0x92>
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4a7d      	ldr	r2, [pc, #500]	@ (8002c6c <HAL_I2C_Init+0x27c>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	bf94      	ite	ls
 8002a7c:	2301      	movls	r3, #1
 8002a7e:	2300      	movhi	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e0e7      	b.n	8002c5a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	4a78      	ldr	r2, [pc, #480]	@ (8002c70 <HAL_I2C_Init+0x280>)
 8002a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a92:	0c9b      	lsrs	r3, r3, #18
 8002a94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	4a6a      	ldr	r2, [pc, #424]	@ (8002c64 <HAL_I2C_Init+0x274>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d802      	bhi.n	8002ac4 <HAL_I2C_Init+0xd4>
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	e009      	b.n	8002ad8 <HAL_I2C_Init+0xe8>
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002aca:	fb02 f303 	mul.w	r3, r2, r3
 8002ace:	4a69      	ldr	r2, [pc, #420]	@ (8002c74 <HAL_I2C_Init+0x284>)
 8002ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad4:	099b      	lsrs	r3, r3, #6
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	6812      	ldr	r2, [r2, #0]
 8002adc:	430b      	orrs	r3, r1
 8002ade:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002aea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	495c      	ldr	r1, [pc, #368]	@ (8002c64 <HAL_I2C_Init+0x274>)
 8002af4:	428b      	cmp	r3, r1
 8002af6:	d819      	bhi.n	8002b2c <HAL_I2C_Init+0x13c>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	1e59      	subs	r1, r3, #1
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b06:	1c59      	adds	r1, r3, #1
 8002b08:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b0c:	400b      	ands	r3, r1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00a      	beq.n	8002b28 <HAL_I2C_Init+0x138>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1e59      	subs	r1, r3, #1
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b20:	3301      	adds	r3, #1
 8002b22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b26:	e051      	b.n	8002bcc <HAL_I2C_Init+0x1dc>
 8002b28:	2304      	movs	r3, #4
 8002b2a:	e04f      	b.n	8002bcc <HAL_I2C_Init+0x1dc>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d111      	bne.n	8002b58 <HAL_I2C_Init+0x168>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1e58      	subs	r0, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	440b      	add	r3, r1
 8002b42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b46:	3301      	adds	r3, #1
 8002b48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	bf0c      	ite	eq
 8002b50:	2301      	moveq	r3, #1
 8002b52:	2300      	movne	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	e012      	b.n	8002b7e <HAL_I2C_Init+0x18e>
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1e58      	subs	r0, r3, #1
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6859      	ldr	r1, [r3, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	440b      	add	r3, r1
 8002b66:	0099      	lsls	r1, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b6e:	3301      	adds	r3, #1
 8002b70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	bf0c      	ite	eq
 8002b78:	2301      	moveq	r3, #1
 8002b7a:	2300      	movne	r3, #0
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <HAL_I2C_Init+0x196>
 8002b82:	2301      	movs	r3, #1
 8002b84:	e022      	b.n	8002bcc <HAL_I2C_Init+0x1dc>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10e      	bne.n	8002bac <HAL_I2C_Init+0x1bc>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1e58      	subs	r0, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6859      	ldr	r1, [r3, #4]
 8002b96:	460b      	mov	r3, r1
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	440b      	add	r3, r1
 8002b9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002baa:	e00f      	b.n	8002bcc <HAL_I2C_Init+0x1dc>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	1e58      	subs	r0, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6859      	ldr	r1, [r3, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	0099      	lsls	r1, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	6809      	ldr	r1, [r1, #0]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	69da      	ldr	r2, [r3, #28]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	431a      	orrs	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bfa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6911      	ldr	r1, [r2, #16]
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	68d2      	ldr	r2, [r2, #12]
 8002c06:	4311      	orrs	r1, r2
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6812      	ldr	r2, [r2, #0]
 8002c0c:	430b      	orrs	r3, r1
 8002c0e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	695a      	ldr	r2, [r3, #20]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0201 	orr.w	r2, r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2220      	movs	r2, #32
 8002c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	000186a0 	.word	0x000186a0
 8002c68:	001e847f 	.word	0x001e847f
 8002c6c:	003d08ff 	.word	0x003d08ff
 8002c70:	431bde83 	.word	0x431bde83
 8002c74:	10624dd3 	.word	0x10624dd3

08002c78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e272      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f000 8087 	beq.w	8002da6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c98:	4b92      	ldr	r3, [pc, #584]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f003 030c 	and.w	r3, r3, #12
 8002ca0:	2b04      	cmp	r3, #4
 8002ca2:	d00c      	beq.n	8002cbe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ca4:	4b8f      	ldr	r3, [pc, #572]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 030c 	and.w	r3, r3, #12
 8002cac:	2b08      	cmp	r3, #8
 8002cae:	d112      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x5e>
 8002cb0:	4b8c      	ldr	r3, [pc, #560]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cbc:	d10b      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cbe:	4b89      	ldr	r3, [pc, #548]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d06c      	beq.n	8002da4 <HAL_RCC_OscConfig+0x12c>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d168      	bne.n	8002da4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e24c      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cde:	d106      	bne.n	8002cee <HAL_RCC_OscConfig+0x76>
 8002ce0:	4b80      	ldr	r3, [pc, #512]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a7f      	ldr	r2, [pc, #508]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002ce6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cea:	6013      	str	r3, [r2, #0]
 8002cec:	e02e      	b.n	8002d4c <HAL_RCC_OscConfig+0xd4>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10c      	bne.n	8002d10 <HAL_RCC_OscConfig+0x98>
 8002cf6:	4b7b      	ldr	r3, [pc, #492]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a7a      	ldr	r2, [pc, #488]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d00:	6013      	str	r3, [r2, #0]
 8002d02:	4b78      	ldr	r3, [pc, #480]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a77      	ldr	r2, [pc, #476]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d0c:	6013      	str	r3, [r2, #0]
 8002d0e:	e01d      	b.n	8002d4c <HAL_RCC_OscConfig+0xd4>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d18:	d10c      	bne.n	8002d34 <HAL_RCC_OscConfig+0xbc>
 8002d1a:	4b72      	ldr	r3, [pc, #456]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a71      	ldr	r2, [pc, #452]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	4b6f      	ldr	r3, [pc, #444]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a6e      	ldr	r2, [pc, #440]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	e00b      	b.n	8002d4c <HAL_RCC_OscConfig+0xd4>
 8002d34:	4b6b      	ldr	r3, [pc, #428]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a6a      	ldr	r2, [pc, #424]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	4b68      	ldr	r3, [pc, #416]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a67      	ldr	r2, [pc, #412]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d013      	beq.n	8002d7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d54:	f7fe fcf4 	bl	8001740 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d5c:	f7fe fcf0 	bl	8001740 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b64      	cmp	r3, #100	@ 0x64
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e200      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d6e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d0f0      	beq.n	8002d5c <HAL_RCC_OscConfig+0xe4>
 8002d7a:	e014      	b.n	8002da6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7c:	f7fe fce0 	bl	8001740 <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d84:	f7fe fcdc 	bl	8001740 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b64      	cmp	r3, #100	@ 0x64
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e1ec      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d96:	4b53      	ldr	r3, [pc, #332]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f0      	bne.n	8002d84 <HAL_RCC_OscConfig+0x10c>
 8002da2:	e000      	b.n	8002da6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d063      	beq.n	8002e7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002db2:	4b4c      	ldr	r3, [pc, #304]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f003 030c 	and.w	r3, r3, #12
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00b      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002dbe:	4b49      	ldr	r3, [pc, #292]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f003 030c 	and.w	r3, r3, #12
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d11c      	bne.n	8002e04 <HAL_RCC_OscConfig+0x18c>
 8002dca:	4b46      	ldr	r3, [pc, #280]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d116      	bne.n	8002e04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dd6:	4b43      	ldr	r3, [pc, #268]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d005      	beq.n	8002dee <HAL_RCC_OscConfig+0x176>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d001      	beq.n	8002dee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e1c0      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dee:	4b3d      	ldr	r3, [pc, #244]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	4939      	ldr	r1, [pc, #228]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e02:	e03a      	b.n	8002e7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d020      	beq.n	8002e4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e0c:	4b36      	ldr	r3, [pc, #216]	@ (8002ee8 <HAL_RCC_OscConfig+0x270>)
 8002e0e:	2201      	movs	r2, #1
 8002e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e12:	f7fe fc95 	bl	8001740 <HAL_GetTick>
 8002e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e18:	e008      	b.n	8002e2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e1a:	f7fe fc91 	bl	8001740 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d901      	bls.n	8002e2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e1a1      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0302 	and.w	r3, r3, #2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d0f0      	beq.n	8002e1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e38:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	4927      	ldr	r1, [pc, #156]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	600b      	str	r3, [r1, #0]
 8002e4c:	e015      	b.n	8002e7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e4e:	4b26      	ldr	r3, [pc, #152]	@ (8002ee8 <HAL_RCC_OscConfig+0x270>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e54:	f7fe fc74 	bl	8001740 <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e5c:	f7fe fc70 	bl	8001740 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e180      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1f0      	bne.n	8002e5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0308 	and.w	r3, r3, #8
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d03a      	beq.n	8002efc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d019      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e8e:	4b17      	ldr	r3, [pc, #92]	@ (8002eec <HAL_RCC_OscConfig+0x274>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e94:	f7fe fc54 	bl	8001740 <HAL_GetTick>
 8002e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9a:	e008      	b.n	8002eae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e9c:	f7fe fc50 	bl	8001740 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d901      	bls.n	8002eae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e160      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee4 <HAL_RCC_OscConfig+0x26c>)
 8002eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d0f0      	beq.n	8002e9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002eba:	2001      	movs	r0, #1
 8002ebc:	f000 face 	bl	800345c <RCC_Delay>
 8002ec0:	e01c      	b.n	8002efc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8002eec <HAL_RCC_OscConfig+0x274>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ec8:	f7fe fc3a 	bl	8001740 <HAL_GetTick>
 8002ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ece:	e00f      	b.n	8002ef0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed0:	f7fe fc36 	bl	8001740 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d908      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e146      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
 8002ee2:	bf00      	nop
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	42420000 	.word	0x42420000
 8002eec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef0:	4b92      	ldr	r3, [pc, #584]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d1e9      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 80a6 	beq.w	8003056 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f0e:	4b8b      	ldr	r3, [pc, #556]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10d      	bne.n	8002f36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f1a:	4b88      	ldr	r3, [pc, #544]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	4a87      	ldr	r2, [pc, #540]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f24:	61d3      	str	r3, [r2, #28]
 8002f26:	4b85      	ldr	r3, [pc, #532]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f32:	2301      	movs	r3, #1
 8002f34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f36:	4b82      	ldr	r3, [pc, #520]	@ (8003140 <HAL_RCC_OscConfig+0x4c8>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d118      	bne.n	8002f74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f42:	4b7f      	ldr	r3, [pc, #508]	@ (8003140 <HAL_RCC_OscConfig+0x4c8>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a7e      	ldr	r2, [pc, #504]	@ (8003140 <HAL_RCC_OscConfig+0x4c8>)
 8002f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f4e:	f7fe fbf7 	bl	8001740 <HAL_GetTick>
 8002f52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f54:	e008      	b.n	8002f68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f56:	f7fe fbf3 	bl	8001740 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b64      	cmp	r3, #100	@ 0x64
 8002f62:	d901      	bls.n	8002f68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e103      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f68:	4b75      	ldr	r3, [pc, #468]	@ (8003140 <HAL_RCC_OscConfig+0x4c8>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d0f0      	beq.n	8002f56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d106      	bne.n	8002f8a <HAL_RCC_OscConfig+0x312>
 8002f7c:	4b6f      	ldr	r3, [pc, #444]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	4a6e      	ldr	r2, [pc, #440]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002f82:	f043 0301 	orr.w	r3, r3, #1
 8002f86:	6213      	str	r3, [r2, #32]
 8002f88:	e02d      	b.n	8002fe6 <HAL_RCC_OscConfig+0x36e>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10c      	bne.n	8002fac <HAL_RCC_OscConfig+0x334>
 8002f92:	4b6a      	ldr	r3, [pc, #424]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002f94:	6a1b      	ldr	r3, [r3, #32]
 8002f96:	4a69      	ldr	r2, [pc, #420]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	f023 0301 	bic.w	r3, r3, #1
 8002f9c:	6213      	str	r3, [r2, #32]
 8002f9e:	4b67      	ldr	r3, [pc, #412]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	4a66      	ldr	r2, [pc, #408]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fa4:	f023 0304 	bic.w	r3, r3, #4
 8002fa8:	6213      	str	r3, [r2, #32]
 8002faa:	e01c      	b.n	8002fe6 <HAL_RCC_OscConfig+0x36e>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	2b05      	cmp	r3, #5
 8002fb2:	d10c      	bne.n	8002fce <HAL_RCC_OscConfig+0x356>
 8002fb4:	4b61      	ldr	r3, [pc, #388]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	4a60      	ldr	r2, [pc, #384]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fba:	f043 0304 	orr.w	r3, r3, #4
 8002fbe:	6213      	str	r3, [r2, #32]
 8002fc0:	4b5e      	ldr	r3, [pc, #376]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	4a5d      	ldr	r2, [pc, #372]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	6213      	str	r3, [r2, #32]
 8002fcc:	e00b      	b.n	8002fe6 <HAL_RCC_OscConfig+0x36e>
 8002fce:	4b5b      	ldr	r3, [pc, #364]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	4a5a      	ldr	r2, [pc, #360]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fd4:	f023 0301 	bic.w	r3, r3, #1
 8002fd8:	6213      	str	r3, [r2, #32]
 8002fda:	4b58      	ldr	r3, [pc, #352]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fdc:	6a1b      	ldr	r3, [r3, #32]
 8002fde:	4a57      	ldr	r2, [pc, #348]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8002fe0:	f023 0304 	bic.w	r3, r3, #4
 8002fe4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d015      	beq.n	800301a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fee:	f7fe fba7 	bl	8001740 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff4:	e00a      	b.n	800300c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ff6:	f7fe fba3 	bl	8001740 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003004:	4293      	cmp	r3, r2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e0b1      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800300c:	4b4b      	ldr	r3, [pc, #300]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0ee      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x37e>
 8003018:	e014      	b.n	8003044 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800301a:	f7fe fb91 	bl	8001740 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003020:	e00a      	b.n	8003038 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003022:	f7fe fb8d 	bl	8001740 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003030:	4293      	cmp	r3, r2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e09b      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003038:	4b40      	ldr	r3, [pc, #256]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d1ee      	bne.n	8003022 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003044:	7dfb      	ldrb	r3, [r7, #23]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d105      	bne.n	8003056 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800304a:	4b3c      	ldr	r3, [pc, #240]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 800304c:	69db      	ldr	r3, [r3, #28]
 800304e:	4a3b      	ldr	r2, [pc, #236]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8003050:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003054:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	2b00      	cmp	r3, #0
 800305c:	f000 8087 	beq.w	800316e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003060:	4b36      	ldr	r3, [pc, #216]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 030c 	and.w	r3, r3, #12
 8003068:	2b08      	cmp	r3, #8
 800306a:	d061      	beq.n	8003130 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	69db      	ldr	r3, [r3, #28]
 8003070:	2b02      	cmp	r3, #2
 8003072:	d146      	bne.n	8003102 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003074:	4b33      	ldr	r3, [pc, #204]	@ (8003144 <HAL_RCC_OscConfig+0x4cc>)
 8003076:	2200      	movs	r2, #0
 8003078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307a:	f7fe fb61 	bl	8001740 <HAL_GetTick>
 800307e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003082:	f7fe fb5d 	bl	8001740 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e06d      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003094:	4b29      	ldr	r3, [pc, #164]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1f0      	bne.n	8003082 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a1b      	ldr	r3, [r3, #32]
 80030a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030a8:	d108      	bne.n	80030bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80030aa:	4b24      	ldr	r3, [pc, #144]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	4921      	ldr	r1, [pc, #132]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030bc:	4b1f      	ldr	r3, [pc, #124]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a19      	ldr	r1, [r3, #32]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030cc:	430b      	orrs	r3, r1
 80030ce:	491b      	ldr	r1, [pc, #108]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003144 <HAL_RCC_OscConfig+0x4cc>)
 80030d6:	2201      	movs	r2, #1
 80030d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030da:	f7fe fb31 	bl	8001740 <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030e0:	e008      	b.n	80030f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030e2:	f7fe fb2d 	bl	8001740 <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e03d      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030f4:	4b11      	ldr	r3, [pc, #68]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0f0      	beq.n	80030e2 <HAL_RCC_OscConfig+0x46a>
 8003100:	e035      	b.n	800316e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003102:	4b10      	ldr	r3, [pc, #64]	@ (8003144 <HAL_RCC_OscConfig+0x4cc>)
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003108:	f7fe fb1a 	bl	8001740 <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800310e:	e008      	b.n	8003122 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003110:	f7fe fb16 	bl	8001740 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e026      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003122:	4b06      	ldr	r3, [pc, #24]	@ (800313c <HAL_RCC_OscConfig+0x4c4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1f0      	bne.n	8003110 <HAL_RCC_OscConfig+0x498>
 800312e:	e01e      	b.n	800316e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	69db      	ldr	r3, [r3, #28]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d107      	bne.n	8003148 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e019      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
 800313c:	40021000 	.word	0x40021000
 8003140:	40007000 	.word	0x40007000
 8003144:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003148:	4b0b      	ldr	r3, [pc, #44]	@ (8003178 <HAL_RCC_OscConfig+0x500>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	429a      	cmp	r2, r3
 800315a:	d106      	bne.n	800316a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003166:	429a      	cmp	r2, r3
 8003168:	d001      	beq.n	800316e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e000      	b.n	8003170 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3718      	adds	r7, #24
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40021000 	.word	0x40021000

0800317c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d101      	bne.n	8003190 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e0d0      	b.n	8003332 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003190:	4b6a      	ldr	r3, [pc, #424]	@ (800333c <HAL_RCC_ClockConfig+0x1c0>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0307 	and.w	r3, r3, #7
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	429a      	cmp	r2, r3
 800319c:	d910      	bls.n	80031c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319e:	4b67      	ldr	r3, [pc, #412]	@ (800333c <HAL_RCC_ClockConfig+0x1c0>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f023 0207 	bic.w	r2, r3, #7
 80031a6:	4965      	ldr	r1, [pc, #404]	@ (800333c <HAL_RCC_ClockConfig+0x1c0>)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ae:	4b63      	ldr	r3, [pc, #396]	@ (800333c <HAL_RCC_ClockConfig+0x1c0>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d001      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e0b8      	b.n	8003332 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d020      	beq.n	800320e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0304 	and.w	r3, r3, #4
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d005      	beq.n	80031e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031d8:	4b59      	ldr	r3, [pc, #356]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	4a58      	ldr	r2, [pc, #352]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 80031de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80031e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0308 	and.w	r3, r3, #8
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d005      	beq.n	80031fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031f0:	4b53      	ldr	r3, [pc, #332]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	4a52      	ldr	r2, [pc, #328]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 80031f6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80031fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031fc:	4b50      	ldr	r3, [pc, #320]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	494d      	ldr	r1, [pc, #308]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 800320a:	4313      	orrs	r3, r2
 800320c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d040      	beq.n	800329c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d107      	bne.n	8003232 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003222:	4b47      	ldr	r3, [pc, #284]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d115      	bne.n	800325a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e07f      	b.n	8003332 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2b02      	cmp	r3, #2
 8003238:	d107      	bne.n	800324a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800323a:	4b41      	ldr	r3, [pc, #260]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d109      	bne.n	800325a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e073      	b.n	8003332 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800324a:	4b3d      	ldr	r3, [pc, #244]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e06b      	b.n	8003332 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800325a:	4b39      	ldr	r3, [pc, #228]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f023 0203 	bic.w	r2, r3, #3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	4936      	ldr	r1, [pc, #216]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 8003268:	4313      	orrs	r3, r2
 800326a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800326c:	f7fe fa68 	bl	8001740 <HAL_GetTick>
 8003270:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003272:	e00a      	b.n	800328a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003274:	f7fe fa64 	bl	8001740 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003282:	4293      	cmp	r3, r2
 8003284:	d901      	bls.n	800328a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e053      	b.n	8003332 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800328a:	4b2d      	ldr	r3, [pc, #180]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f003 020c 	and.w	r2, r3, #12
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	429a      	cmp	r2, r3
 800329a:	d1eb      	bne.n	8003274 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800329c:	4b27      	ldr	r3, [pc, #156]	@ (800333c <HAL_RCC_ClockConfig+0x1c0>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d210      	bcs.n	80032cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032aa:	4b24      	ldr	r3, [pc, #144]	@ (800333c <HAL_RCC_ClockConfig+0x1c0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f023 0207 	bic.w	r2, r3, #7
 80032b2:	4922      	ldr	r1, [pc, #136]	@ (800333c <HAL_RCC_ClockConfig+0x1c0>)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ba:	4b20      	ldr	r3, [pc, #128]	@ (800333c <HAL_RCC_ClockConfig+0x1c0>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0307 	and.w	r3, r3, #7
 80032c2:	683a      	ldr	r2, [r7, #0]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d001      	beq.n	80032cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e032      	b.n	8003332 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d008      	beq.n	80032ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032d8:	4b19      	ldr	r3, [pc, #100]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	4916      	ldr	r1, [pc, #88]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0308 	and.w	r3, r3, #8
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d009      	beq.n	800330a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032f6:	4b12      	ldr	r3, [pc, #72]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	490e      	ldr	r1, [pc, #56]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 8003306:	4313      	orrs	r3, r2
 8003308:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800330a:	f000 f821 	bl	8003350 <HAL_RCC_GetSysClockFreq>
 800330e:	4602      	mov	r2, r0
 8003310:	4b0b      	ldr	r3, [pc, #44]	@ (8003340 <HAL_RCC_ClockConfig+0x1c4>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	091b      	lsrs	r3, r3, #4
 8003316:	f003 030f 	and.w	r3, r3, #15
 800331a:	490a      	ldr	r1, [pc, #40]	@ (8003344 <HAL_RCC_ClockConfig+0x1c8>)
 800331c:	5ccb      	ldrb	r3, [r1, r3]
 800331e:	fa22 f303 	lsr.w	r3, r2, r3
 8003322:	4a09      	ldr	r2, [pc, #36]	@ (8003348 <HAL_RCC_ClockConfig+0x1cc>)
 8003324:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003326:	4b09      	ldr	r3, [pc, #36]	@ (800334c <HAL_RCC_ClockConfig+0x1d0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f7fe f9c6 	bl	80016bc <HAL_InitTick>

  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	40022000 	.word	0x40022000
 8003340:	40021000 	.word	0x40021000
 8003344:	08008c80 	.word	0x08008c80
 8003348:	20000000 	.word	0x20000000
 800334c:	20000004 	.word	0x20000004

08003350 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003350:	b480      	push	{r7}
 8003352:	b087      	sub	sp, #28
 8003354:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003356:	2300      	movs	r3, #0
 8003358:	60fb      	str	r3, [r7, #12]
 800335a:	2300      	movs	r3, #0
 800335c:	60bb      	str	r3, [r7, #8]
 800335e:	2300      	movs	r3, #0
 8003360:	617b      	str	r3, [r7, #20]
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800336a:	4b1e      	ldr	r3, [pc, #120]	@ (80033e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f003 030c 	and.w	r3, r3, #12
 8003376:	2b04      	cmp	r3, #4
 8003378:	d002      	beq.n	8003380 <HAL_RCC_GetSysClockFreq+0x30>
 800337a:	2b08      	cmp	r3, #8
 800337c:	d003      	beq.n	8003386 <HAL_RCC_GetSysClockFreq+0x36>
 800337e:	e027      	b.n	80033d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003380:	4b19      	ldr	r3, [pc, #100]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003382:	613b      	str	r3, [r7, #16]
      break;
 8003384:	e027      	b.n	80033d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	0c9b      	lsrs	r3, r3, #18
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	4a17      	ldr	r2, [pc, #92]	@ (80033ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8003390:	5cd3      	ldrb	r3, [r2, r3]
 8003392:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d010      	beq.n	80033c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800339e:	4b11      	ldr	r3, [pc, #68]	@ (80033e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	0c5b      	lsrs	r3, r3, #17
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	4a11      	ldr	r2, [pc, #68]	@ (80033f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80033aa:	5cd3      	ldrb	r3, [r2, r3]
 80033ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a0d      	ldr	r2, [pc, #52]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80033b2:	fb03 f202 	mul.w	r2, r3, r2
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033bc:	617b      	str	r3, [r7, #20]
 80033be:	e004      	b.n	80033ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a0c      	ldr	r2, [pc, #48]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80033c4:	fb02 f303 	mul.w	r3, r2, r3
 80033c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	613b      	str	r3, [r7, #16]
      break;
 80033ce:	e002      	b.n	80033d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033d0:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80033d2:	613b      	str	r3, [r7, #16]
      break;
 80033d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033d6:	693b      	ldr	r3, [r7, #16]
}
 80033d8:	4618      	mov	r0, r3
 80033da:	371c      	adds	r7, #28
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	40021000 	.word	0x40021000
 80033e8:	007a1200 	.word	0x007a1200
 80033ec:	08008c98 	.word	0x08008c98
 80033f0:	08008ca8 	.word	0x08008ca8
 80033f4:	003d0900 	.word	0x003d0900

080033f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033fc:	4b02      	ldr	r3, [pc, #8]	@ (8003408 <HAL_RCC_GetHCLKFreq+0x10>)
 80033fe:	681b      	ldr	r3, [r3, #0]
}
 8003400:	4618      	mov	r0, r3
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr
 8003408:	20000000 	.word	0x20000000

0800340c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003410:	f7ff fff2 	bl	80033f8 <HAL_RCC_GetHCLKFreq>
 8003414:	4602      	mov	r2, r0
 8003416:	4b05      	ldr	r3, [pc, #20]	@ (800342c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	0a1b      	lsrs	r3, r3, #8
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	4903      	ldr	r1, [pc, #12]	@ (8003430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003422:	5ccb      	ldrb	r3, [r1, r3]
 8003424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003428:	4618      	mov	r0, r3
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40021000 	.word	0x40021000
 8003430:	08008c90 	.word	0x08008c90

08003434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003438:	f7ff ffde 	bl	80033f8 <HAL_RCC_GetHCLKFreq>
 800343c:	4602      	mov	r2, r0
 800343e:	4b05      	ldr	r3, [pc, #20]	@ (8003454 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	0adb      	lsrs	r3, r3, #11
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	4903      	ldr	r1, [pc, #12]	@ (8003458 <HAL_RCC_GetPCLK2Freq+0x24>)
 800344a:	5ccb      	ldrb	r3, [r1, r3]
 800344c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003450:	4618      	mov	r0, r3
 8003452:	bd80      	pop	{r7, pc}
 8003454:	40021000 	.word	0x40021000
 8003458:	08008c90 	.word	0x08008c90

0800345c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003464:	4b0a      	ldr	r3, [pc, #40]	@ (8003490 <RCC_Delay+0x34>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a0a      	ldr	r2, [pc, #40]	@ (8003494 <RCC_Delay+0x38>)
 800346a:	fba2 2303 	umull	r2, r3, r2, r3
 800346e:	0a5b      	lsrs	r3, r3, #9
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	fb02 f303 	mul.w	r3, r2, r3
 8003476:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003478:	bf00      	nop
  }
  while (Delay --);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	1e5a      	subs	r2, r3, #1
 800347e:	60fa      	str	r2, [r7, #12]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1f9      	bne.n	8003478 <RCC_Delay+0x1c>
}
 8003484:	bf00      	nop
 8003486:	bf00      	nop
 8003488:	3714      	adds	r7, #20
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr
 8003490:	20000000 	.word	0x20000000
 8003494:	10624dd3 	.word	0x10624dd3

08003498 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d07d      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80034b4:	2300      	movs	r3, #0
 80034b6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034b8:	4b4f      	ldr	r3, [pc, #316]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ba:	69db      	ldr	r3, [r3, #28]
 80034bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10d      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034c4:	4b4c      	ldr	r3, [pc, #304]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	4a4b      	ldr	r2, [pc, #300]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ce:	61d3      	str	r3, [r2, #28]
 80034d0:	4b49      	ldr	r3, [pc, #292]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d8:	60bb      	str	r3, [r7, #8]
 80034da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034dc:	2301      	movs	r3, #1
 80034de:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e0:	4b46      	ldr	r3, [pc, #280]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d118      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ec:	4b43      	ldr	r3, [pc, #268]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a42      	ldr	r2, [pc, #264]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034f8:	f7fe f922 	bl	8001740 <HAL_GetTick>
 80034fc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fe:	e008      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003500:	f7fe f91e 	bl	8001740 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b64      	cmp	r3, #100	@ 0x64
 800350c:	d901      	bls.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e06d      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003512:	4b3a      	ldr	r3, [pc, #232]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f0      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800351e:	4b36      	ldr	r3, [pc, #216]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003526:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d02e      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	429a      	cmp	r2, r3
 800353a:	d027      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800353c:	4b2e      	ldr	r3, [pc, #184]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003544:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003546:	4b2e      	ldr	r3, [pc, #184]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003548:	2201      	movs	r2, #1
 800354a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800354c:	4b2c      	ldr	r3, [pc, #176]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003552:	4a29      	ldr	r2, [pc, #164]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d014      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003562:	f7fe f8ed 	bl	8001740 <HAL_GetTick>
 8003566:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003568:	e00a      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356a:	f7fe f8e9 	bl	8001740 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003578:	4293      	cmp	r3, r2
 800357a:	d901      	bls.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e036      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003580:	4b1d      	ldr	r3, [pc, #116]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d0ee      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800358c:	4b1a      	ldr	r3, [pc, #104]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800358e:	6a1b      	ldr	r3, [r3, #32]
 8003590:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	4917      	ldr	r1, [pc, #92]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800359a:	4313      	orrs	r3, r2
 800359c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800359e:	7dfb      	ldrb	r3, [r7, #23]
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d105      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035a4:	4b14      	ldr	r3, [pc, #80]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035a6:	69db      	ldr	r3, [r3, #28]
 80035a8:	4a13      	ldr	r2, [pc, #76]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d008      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035bc:	4b0e      	ldr	r3, [pc, #56]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	490b      	ldr	r1, [pc, #44]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0310 	and.w	r3, r3, #16
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d008      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035da:	4b07      	ldr	r3, [pc, #28]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	4904      	ldr	r1, [pc, #16]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3718      	adds	r7, #24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	40021000 	.word	0x40021000
 80035fc:	40007000 	.word	0x40007000
 8003600:	42420440 	.word	0x42420440

08003604 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	2300      	movs	r3, #0
 8003612:	61fb      	str	r3, [r7, #28]
 8003614:	2300      	movs	r3, #0
 8003616:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003618:	2300      	movs	r3, #0
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	2300      	movs	r3, #0
 800361e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b10      	cmp	r3, #16
 8003624:	d00a      	beq.n	800363c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b10      	cmp	r3, #16
 800362a:	f200 808a 	bhi.w	8003742 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d045      	beq.n	80036c0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b02      	cmp	r3, #2
 8003638:	d075      	beq.n	8003726 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800363a:	e082      	b.n	8003742 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800363c:	4b46      	ldr	r3, [pc, #280]	@ (8003758 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003642:	4b45      	ldr	r3, [pc, #276]	@ (8003758 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d07b      	beq.n	8003746 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	0c9b      	lsrs	r3, r3, #18
 8003652:	f003 030f 	and.w	r3, r3, #15
 8003656:	4a41      	ldr	r2, [pc, #260]	@ (800375c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003658:	5cd3      	ldrb	r3, [r2, r3]
 800365a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d015      	beq.n	8003692 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003666:	4b3c      	ldr	r3, [pc, #240]	@ (8003758 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	0c5b      	lsrs	r3, r3, #17
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	4a3b      	ldr	r2, [pc, #236]	@ (8003760 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003672:	5cd3      	ldrb	r3, [r2, r3]
 8003674:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00d      	beq.n	800369c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003680:	4a38      	ldr	r2, [pc, #224]	@ (8003764 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	fbb2 f2f3 	udiv	r2, r2, r3
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	fb02 f303 	mul.w	r3, r2, r3
 800368e:	61fb      	str	r3, [r7, #28]
 8003690:	e004      	b.n	800369c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	4a34      	ldr	r2, [pc, #208]	@ (8003768 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003696:	fb02 f303 	mul.w	r3, r2, r3
 800369a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800369c:	4b2e      	ldr	r3, [pc, #184]	@ (8003758 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036a8:	d102      	bne.n	80036b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	61bb      	str	r3, [r7, #24]
      break;
 80036ae:	e04a      	b.n	8003746 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	4a2d      	ldr	r2, [pc, #180]	@ (800376c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80036b6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ba:	085b      	lsrs	r3, r3, #1
 80036bc:	61bb      	str	r3, [r7, #24]
      break;
 80036be:	e042      	b.n	8003746 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80036c0:	4b25      	ldr	r3, [pc, #148]	@ (8003758 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036d0:	d108      	bne.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80036dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036e0:	61bb      	str	r3, [r7, #24]
 80036e2:	e01f      	b.n	8003724 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036ee:	d109      	bne.n	8003704 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80036f0:	4b19      	ldr	r3, [pc, #100]	@ (8003758 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80036f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d003      	beq.n	8003704 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80036fc:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003700:	61bb      	str	r3, [r7, #24]
 8003702:	e00f      	b.n	8003724 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800370a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800370e:	d11c      	bne.n	800374a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003710:	4b11      	ldr	r3, [pc, #68]	@ (8003758 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d016      	beq.n	800374a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800371c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003720:	61bb      	str	r3, [r7, #24]
      break;
 8003722:	e012      	b.n	800374a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003724:	e011      	b.n	800374a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003726:	f7ff fe85 	bl	8003434 <HAL_RCC_GetPCLK2Freq>
 800372a:	4602      	mov	r2, r0
 800372c:	4b0a      	ldr	r3, [pc, #40]	@ (8003758 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	0b9b      	lsrs	r3, r3, #14
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	3301      	adds	r3, #1
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	fbb2 f3f3 	udiv	r3, r2, r3
 800373e:	61bb      	str	r3, [r7, #24]
      break;
 8003740:	e004      	b.n	800374c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003742:	bf00      	nop
 8003744:	e002      	b.n	800374c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003746:	bf00      	nop
 8003748:	e000      	b.n	800374c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800374a:	bf00      	nop
    }
  }
  return (frequency);
 800374c:	69bb      	ldr	r3, [r7, #24]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3720      	adds	r7, #32
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40021000 	.word	0x40021000
 800375c:	08008cac 	.word	0x08008cac
 8003760:	08008cbc 	.word	0x08008cbc
 8003764:	007a1200 	.word	0x007a1200
 8003768:	003d0900 	.word	0x003d0900
 800376c:	aaaaaaab 	.word	0xaaaaaaab

08003770 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e076      	b.n	8003870 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003786:	2b00      	cmp	r3, #0
 8003788:	d108      	bne.n	800379c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003792:	d009      	beq.n	80037a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	61da      	str	r2, [r3, #28]
 800379a:	e005      	b.n	80037a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d106      	bne.n	80037c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f7fd fd4c 	bl	8001260 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80037f0:	431a      	orrs	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037fa:	431a      	orrs	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	691b      	ldr	r3, [r3, #16]
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	431a      	orrs	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	431a      	orrs	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003818:	431a      	orrs	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69db      	ldr	r3, [r3, #28]
 800381e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800382c:	ea42 0103 	orr.w	r1, r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003834:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	0c1a      	lsrs	r2, r3, #16
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f002 0204 	and.w	r2, r2, #4
 800384e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	69da      	ldr	r2, [r3, #28]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800385e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3708      	adds	r7, #8
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b08a      	sub	sp, #40	@ 0x28
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
 8003884:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003886:	2301      	movs	r3, #1
 8003888:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800388a:	f7fd ff59 	bl	8001740 <HAL_GetTick>
 800388e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003896:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800389e:	887b      	ldrh	r3, [r7, #2]
 80038a0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80038a2:	7ffb      	ldrb	r3, [r7, #31]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d00c      	beq.n	80038c2 <HAL_SPI_TransmitReceive+0x4a>
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038ae:	d106      	bne.n	80038be <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d102      	bne.n	80038be <HAL_SPI_TransmitReceive+0x46>
 80038b8:	7ffb      	ldrb	r3, [r7, #31]
 80038ba:	2b04      	cmp	r3, #4
 80038bc:	d001      	beq.n	80038c2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80038be:	2302      	movs	r3, #2
 80038c0:	e17f      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d005      	beq.n	80038d4 <HAL_SPI_TransmitReceive+0x5c>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d002      	beq.n	80038d4 <HAL_SPI_TransmitReceive+0x5c>
 80038ce:	887b      	ldrh	r3, [r7, #2]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e174      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d101      	bne.n	80038e6 <HAL_SPI_TransmitReceive+0x6e>
 80038e2:	2302      	movs	r3, #2
 80038e4:	e16d      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x34a>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b04      	cmp	r3, #4
 80038f8:	d003      	beq.n	8003902 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2205      	movs	r2, #5
 80038fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	887a      	ldrh	r2, [r7, #2]
 8003912:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	887a      	ldrh	r2, [r7, #2]
 8003918:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	887a      	ldrh	r2, [r7, #2]
 8003924:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	887a      	ldrh	r2, [r7, #2]
 800392a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003942:	2b40      	cmp	r3, #64	@ 0x40
 8003944:	d007      	beq.n	8003956 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003954:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800395e:	d17e      	bne.n	8003a5e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d002      	beq.n	800396e <HAL_SPI_TransmitReceive+0xf6>
 8003968:	8afb      	ldrh	r3, [r7, #22]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d16c      	bne.n	8003a48 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003972:	881a      	ldrh	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397e:	1c9a      	adds	r2, r3, #2
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003988:	b29b      	uxth	r3, r3
 800398a:	3b01      	subs	r3, #1
 800398c:	b29a      	uxth	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003992:	e059      	b.n	8003a48 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d11b      	bne.n	80039da <HAL_SPI_TransmitReceive+0x162>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d016      	beq.n	80039da <HAL_SPI_TransmitReceive+0x162>
 80039ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d113      	bne.n	80039da <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b6:	881a      	ldrh	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c2:	1c9a      	adds	r2, r3, #2
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d119      	bne.n	8003a1c <HAL_SPI_TransmitReceive+0x1a4>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d014      	beq.n	8003a1c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68da      	ldr	r2, [r3, #12]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039fc:	b292      	uxth	r2, r2
 80039fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a04:	1c9a      	adds	r2, r3, #2
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a1c:	f7fd fe90 	bl	8001740 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	6a3b      	ldr	r3, [r7, #32]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d80d      	bhi.n	8003a48 <HAL_SPI_TransmitReceive+0x1d0>
 8003a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a32:	d009      	beq.n	8003a48 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e0bc      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1a0      	bne.n	8003994 <HAL_SPI_TransmitReceive+0x11c>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d19b      	bne.n	8003994 <HAL_SPI_TransmitReceive+0x11c>
 8003a5c:	e082      	b.n	8003b64 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d002      	beq.n	8003a6c <HAL_SPI_TransmitReceive+0x1f4>
 8003a66:	8afb      	ldrh	r3, [r7, #22]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d171      	bne.n	8003b50 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	330c      	adds	r3, #12
 8003a76:	7812      	ldrb	r2, [r2, #0]
 8003a78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a7e:	1c5a      	adds	r2, r3, #1
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a92:	e05d      	b.n	8003b50 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d11c      	bne.n	8003adc <HAL_SPI_TransmitReceive+0x264>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d017      	beq.n	8003adc <HAL_SPI_TransmitReceive+0x264>
 8003aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d114      	bne.n	8003adc <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	330c      	adds	r3, #12
 8003abc:	7812      	ldrb	r2, [r2, #0]
 8003abe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac4:	1c5a      	adds	r2, r3, #1
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d119      	bne.n	8003b1e <HAL_SPI_TransmitReceive+0x2a6>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d014      	beq.n	8003b1e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afe:	b2d2      	uxtb	r2, r2
 8003b00:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b06:	1c5a      	adds	r2, r3, #1
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b1e:	f7fd fe0f 	bl	8001740 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	6a3b      	ldr	r3, [r7, #32]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d803      	bhi.n	8003b36 <HAL_SPI_TransmitReceive+0x2be>
 8003b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b34:	d102      	bne.n	8003b3c <HAL_SPI_TransmitReceive+0x2c4>
 8003b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d109      	bne.n	8003b50 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e038      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d19c      	bne.n	8003a94 <HAL_SPI_TransmitReceive+0x21c>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d197      	bne.n	8003a94 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b64:	6a3a      	ldr	r2, [r7, #32]
 8003b66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 f8b7 	bl	8003cdc <SPI_EndRxTxTransaction>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2220      	movs	r2, #32
 8003b78:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e01d      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10a      	bne.n	8003ba4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b8e:	2300      	movs	r3, #0
 8003b90:	613b      	str	r3, [r7, #16]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	613b      	str	r3, [r7, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	613b      	str	r3, [r7, #16]
 8003ba2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e000      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
  }
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3728      	adds	r7, #40	@ 0x28
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
	...

08003bcc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	603b      	str	r3, [r7, #0]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003bdc:	f7fd fdb0 	bl	8001740 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	4413      	add	r3, r2
 8003bea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003bec:	f7fd fda8 	bl	8001740 <HAL_GetTick>
 8003bf0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003bf2:	4b39      	ldr	r3, [pc, #228]	@ (8003cd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	015b      	lsls	r3, r3, #5
 8003bf8:	0d1b      	lsrs	r3, r3, #20
 8003bfa:	69fa      	ldr	r2, [r7, #28]
 8003bfc:	fb02 f303 	mul.w	r3, r2, r3
 8003c00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c02:	e054      	b.n	8003cae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c0a:	d050      	beq.n	8003cae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c0c:	f7fd fd98 	bl	8001740 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	69fa      	ldr	r2, [r7, #28]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d902      	bls.n	8003c22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d13d      	bne.n	8003c9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c3a:	d111      	bne.n	8003c60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c44:	d004      	beq.n	8003c50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c4e:	d107      	bne.n	8003c60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c68:	d10f      	bne.n	8003c8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e017      	b.n	8003cce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d101      	bne.n	8003ca8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	bf0c      	ite	eq
 8003cbe:	2301      	moveq	r3, #1
 8003cc0:	2300      	movne	r3, #0
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	79fb      	ldrb	r3, [r7, #7]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d19b      	bne.n	8003c04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3720      	adds	r7, #32
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	20000000 	.word	0x20000000

08003cdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b086      	sub	sp, #24
 8003ce0:	af02      	add	r7, sp, #8
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	2102      	movs	r1, #2
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f7ff ff6a 	bl	8003bcc <SPI_WaitFlagStateUntilTimeout>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d007      	beq.n	8003d0e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d02:	f043 0220 	orr.w	r2, r3, #32
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e013      	b.n	8003d36 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	2200      	movs	r2, #0
 8003d16:	2180      	movs	r1, #128	@ 0x80
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f7ff ff57 	bl	8003bcc <SPI_WaitFlagStateUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d007      	beq.n	8003d34 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d28:	f043 0220 	orr.w	r2, r3, #32
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e000      	b.n	8003d36 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b082      	sub	sp, #8
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e042      	b.n	8003dd6 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d106      	bne.n	8003d6a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7fd fc21 	bl	80015ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2224      	movs	r2, #36	@ 0x24
 8003d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d80:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 f82c 	bl	8003de0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	691a      	ldr	r2, [r3, #16]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d96:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695a      	ldr	r2, [r3, #20]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003da6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003db6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	68da      	ldr	r2, [r3, #12]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003e1a:	f023 030c 	bic.w	r3, r3, #12
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6812      	ldr	r2, [r2, #0]
 8003e22:	68b9      	ldr	r1, [r7, #8]
 8003e24:	430b      	orrs	r3, r1
 8003e26:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	699a      	ldr	r2, [r3, #24]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a2c      	ldr	r2, [pc, #176]	@ (8003ef4 <UART_SetConfig+0x114>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d103      	bne.n	8003e50 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e48:	f7ff faf4 	bl	8003434 <HAL_RCC_GetPCLK2Freq>
 8003e4c:	60f8      	str	r0, [r7, #12]
 8003e4e:	e002      	b.n	8003e56 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003e50:	f7ff fadc 	bl	800340c <HAL_RCC_GetPCLK1Freq>
 8003e54:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	4413      	add	r3, r2
 8003e5e:	009a      	lsls	r2, r3, #2
 8003e60:	441a      	add	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6c:	4a22      	ldr	r2, [pc, #136]	@ (8003ef8 <UART_SetConfig+0x118>)
 8003e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	0119      	lsls	r1, r3, #4
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009a      	lsls	r2, r3, #2
 8003e80:	441a      	add	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ef8 <UART_SetConfig+0x118>)
 8003e8e:	fba3 0302 	umull	r0, r3, r3, r2
 8003e92:	095b      	lsrs	r3, r3, #5
 8003e94:	2064      	movs	r0, #100	@ 0x64
 8003e96:	fb00 f303 	mul.w	r3, r0, r3
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	3332      	adds	r3, #50	@ 0x32
 8003ea0:	4a15      	ldr	r2, [pc, #84]	@ (8003ef8 <UART_SetConfig+0x118>)
 8003ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea6:	095b      	lsrs	r3, r3, #5
 8003ea8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eac:	4419      	add	r1, r3
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009a      	lsls	r2, r3, #2
 8003eb8:	441a      	add	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef8 <UART_SetConfig+0x118>)
 8003ec6:	fba3 0302 	umull	r0, r3, r3, r2
 8003eca:	095b      	lsrs	r3, r3, #5
 8003ecc:	2064      	movs	r0, #100	@ 0x64
 8003ece:	fb00 f303 	mul.w	r3, r0, r3
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	011b      	lsls	r3, r3, #4
 8003ed6:	3332      	adds	r3, #50	@ 0x32
 8003ed8:	4a07      	ldr	r2, [pc, #28]	@ (8003ef8 <UART_SetConfig+0x118>)
 8003eda:	fba2 2303 	umull	r2, r3, r2, r3
 8003ede:	095b      	lsrs	r3, r3, #5
 8003ee0:	f003 020f 	and.w	r2, r3, #15
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	440a      	add	r2, r1
 8003eea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003eec:	bf00      	nop
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40013800 	.word	0x40013800
 8003ef8:	51eb851f 	.word	0x51eb851f

08003efc <NRF24L01_CE>:
uint8_t NRF24L01_RxPacket[8];

uint8_t debug_last_status = 0;//

// CE
void NRF24L01_CE(uint8_t state) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	4603      	mov	r3, r0
 8003f04:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(NRF24L01_CE_PORT, NRF24L01_CE_PIN, state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003f06:	79fb      	ldrb	r3, [r7, #7]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bf14      	ite	ne
 8003f0c:	2301      	movne	r3, #1
 8003f0e:	2300      	moveq	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	461a      	mov	r2, r3
 8003f14:	2101      	movs	r1, #1
 8003f16:	4803      	ldr	r0, [pc, #12]	@ (8003f24 <NRF24L01_CE+0x28>)
 8003f18:	f7fe fd51 	bl	80029be <HAL_GPIO_WritePin>
}
 8003f1c:	bf00      	nop
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40010c00 	.word	0x40010c00

08003f28 <NRF24L01_CSN>:

// CSN
void NRF24L01_CSN(uint8_t state) {
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	4603      	mov	r3, r0
 8003f30:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(NRF24L01_CSN_PORT, NRF24L01_CSN_PIN, state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003f32:	79fb      	ldrb	r3, [r7, #7]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	bf14      	ite	ne
 8003f38:	2301      	movne	r3, #1
 8003f3a:	2300      	moveq	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	461a      	mov	r2, r3
 8003f40:	2102      	movs	r1, #2
 8003f42:	4803      	ldr	r0, [pc, #12]	@ (8003f50 <NRF24L01_CSN+0x28>)
 8003f44:	f7fe fd3b 	bl	80029be <HAL_GPIO_WritePin>
}
 8003f48:	bf00      	nop
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40010c00 	.word	0x40010c00

08003f54 <NRF24L01_SPI_TransmitReceive>:

// SPI
uint8_t NRF24L01_SPI_TransmitReceive(uint8_t data) {
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi2, &data, &rx_data, 1, 100);
 8003f5e:	f107 020f 	add.w	r2, r7, #15
 8003f62:	1df9      	adds	r1, r7, #7
 8003f64:	2364      	movs	r3, #100	@ 0x64
 8003f66:	9300      	str	r3, [sp, #0]
 8003f68:	2301      	movs	r3, #1
 8003f6a:	4804      	ldr	r0, [pc, #16]	@ (8003f7c <NRF24L01_SPI_TransmitReceive+0x28>)
 8003f6c:	f7ff fc84 	bl	8003878 <HAL_SPI_TransmitReceive>
    return rx_data;
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	200002d0 	.word	0x200002d0

08003f80 <NRF24L01_ReadReg>:

// 
uint8_t NRF24L01_ReadReg(uint8_t reg) {
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    NRF24L01_CSN(0);
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	f7ff ffcc 	bl	8003f28 <NRF24L01_CSN>
    NRF24L01_SPI_TransmitReceive(NRF24L01_R_REGISTER | reg);
 8003f90:	79fb      	ldrb	r3, [r7, #7]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7ff ffde 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    value = NRF24L01_SPI_TransmitReceive(NRF24L01_NOP);
 8003f98:	20ff      	movs	r0, #255	@ 0xff
 8003f9a:	f7ff ffdb 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	73fb      	strb	r3, [r7, #15]
    NRF24L01_CSN(1);
 8003fa2:	2001      	movs	r0, #1
 8003fa4:	f7ff ffc0 	bl	8003f28 <NRF24L01_CSN>
    return value;
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <NRF24L01_WriteReg>:
    }
    NRF24L01_CSN(1);
}

// 
void NRF24L01_WriteReg(uint8_t reg, uint8_t data) {
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b082      	sub	sp, #8
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	4603      	mov	r3, r0
 8003fba:	460a      	mov	r2, r1
 8003fbc:	71fb      	strb	r3, [r7, #7]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	71bb      	strb	r3, [r7, #6]
    NRF24L01_CSN(0);
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	f7ff ffb0 	bl	8003f28 <NRF24L01_CSN>
    NRF24L01_SPI_TransmitReceive(NRF24L01_W_REGISTER | reg);
 8003fc8:	79fb      	ldrb	r3, [r7, #7]
 8003fca:	f043 0320 	orr.w	r3, r3, #32
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff ffbf 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    NRF24L01_SPI_TransmitReceive(data);
 8003fd6:	79bb      	ldrb	r3, [r7, #6]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff ffbb 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    NRF24L01_CSN(1);
 8003fde:	2001      	movs	r0, #1
 8003fe0:	f7ff ffa2 	bl	8003f28 <NRF24L01_CSN>
}
 8003fe4:	bf00      	nop
 8003fe6:	3708      	adds	r7, #8
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <NRF24L01_WriteRegs>:

void NRF24L01_WriteRegs(uint8_t reg, uint8_t *buf, uint8_t len) {
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	6039      	str	r1, [r7, #0]
 8003ff6:	71fb      	strb	r3, [r7, #7]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	71bb      	strb	r3, [r7, #6]
    NRF24L01_CSN(0);
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f7ff ff93 	bl	8003f28 <NRF24L01_CSN>
    NRF24L01_SPI_TransmitReceive(NRF24L01_W_REGISTER | reg);
 8004002:	79fb      	ldrb	r3, [r7, #7]
 8004004:	f043 0320 	orr.w	r3, r3, #32
 8004008:	b2db      	uxtb	r3, r3
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff ffa2 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    for (uint8_t i = 0; i < len; i++) {
 8004010:	2300      	movs	r3, #0
 8004012:	73fb      	strb	r3, [r7, #15]
 8004014:	e009      	b.n	800402a <NRF24L01_WriteRegs+0x3e>
        NRF24L01_SPI_TransmitReceive(buf[i]);
 8004016:	7bfb      	ldrb	r3, [r7, #15]
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	4413      	add	r3, r2
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f7ff ff98 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    for (uint8_t i = 0; i < len; i++) {
 8004024:	7bfb      	ldrb	r3, [r7, #15]
 8004026:	3301      	adds	r3, #1
 8004028:	73fb      	strb	r3, [r7, #15]
 800402a:	7bfa      	ldrb	r2, [r7, #15]
 800402c:	79bb      	ldrb	r3, [r7, #6]
 800402e:	429a      	cmp	r2, r3
 8004030:	d3f1      	bcc.n	8004016 <NRF24L01_WriteRegs+0x2a>
    }
    NRF24L01_CSN(1);
 8004032:	2001      	movs	r0, #1
 8004034:	f7ff ff78 	bl	8003f28 <NRF24L01_CSN>
}
 8004038:	bf00      	nop
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <NRF24L01_ReadStatus>:

// 
uint8_t NRF24L01_ReadStatus(void) {
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
    uint8_t status;
    NRF24L01_CSN(0);
 8004046:	2000      	movs	r0, #0
 8004048:	f7ff ff6e 	bl	8003f28 <NRF24L01_CSN>
    status = NRF24L01_SPI_TransmitReceive(NRF24L01_NOP);
 800404c:	20ff      	movs	r0, #255	@ 0xff
 800404e:	f7ff ff81 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
 8004052:	4603      	mov	r3, r0
 8004054:	71fb      	strb	r3, [r7, #7]
    NRF24L01_CSN(1);
 8004056:	2001      	movs	r0, #1
 8004058:	f7ff ff66 	bl	8003f28 <NRF24L01_CSN>
    return status;
 800405c:	79fb      	ldrb	r3, [r7, #7]
}
 800405e:	4618      	mov	r0, r3
 8004060:	3708      	adds	r7, #8
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <NRF24L01_FlushTx>:

// Tx FIFO
void NRF24L01_FlushTx(void) {
 8004066:	b580      	push	{r7, lr}
 8004068:	af00      	add	r7, sp, #0
    NRF24L01_CSN(0);
 800406a:	2000      	movs	r0, #0
 800406c:	f7ff ff5c 	bl	8003f28 <NRF24L01_CSN>
    NRF24L01_SPI_TransmitReceive(NRF24L01_FLUSH_TX);
 8004070:	20e1      	movs	r0, #225	@ 0xe1
 8004072:	f7ff ff6f 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    NRF24L01_CSN(1);
 8004076:	2001      	movs	r0, #1
 8004078:	f7ff ff56 	bl	8003f28 <NRF24L01_CSN>
}
 800407c:	bf00      	nop
 800407e:	bd80      	pop	{r7, pc}

08004080 <NRF24L01_FlushRx>:

// Rx FIFO
void NRF24L01_FlushRx(void) {
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
    NRF24L01_CSN(0);
 8004084:	2000      	movs	r0, #0
 8004086:	f7ff ff4f 	bl	8003f28 <NRF24L01_CSN>
    NRF24L01_SPI_TransmitReceive(NRF24L01_FLUSH_RX);
 800408a:	20e2      	movs	r0, #226	@ 0xe2
 800408c:	f7ff ff62 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    NRF24L01_CSN(1);
 8004090:	2001      	movs	r0, #1
 8004092:	f7ff ff49 	bl	8003f28 <NRF24L01_CSN>
}
 8004096:	bf00      	nop
 8004098:	bd80      	pop	{r7, pc}

0800409a <NRF24L01_Rx>:
    config |= 0x02; // PWR_UP = 1
    NRF24L01_WriteReg(NRF24L01_CONFIG, config);
}

// 
void NRF24L01_Rx(void) {
 800409a:	b580      	push	{r7, lr}
 800409c:	b082      	sub	sp, #8
 800409e:	af00      	add	r7, sp, #0
    NRF24L01_CE(0); // CE0
 80040a0:	2000      	movs	r0, #0
 80040a2:	f7ff ff2b 	bl	8003efc <NRF24L01_CE>
    uint8_t config = NRF24L01_ReadReg(NRF24L01_CONFIG);
 80040a6:	2000      	movs	r0, #0
 80040a8:	f7ff ff6a 	bl	8003f80 <NRF24L01_ReadReg>
 80040ac:	4603      	mov	r3, r0
 80040ae:	71fb      	strb	r3, [r7, #7]
	if (config == 0xFF) {return;}					//1
 80040b0:	79fb      	ldrb	r3, [r7, #7]
 80040b2:	2bff      	cmp	r3, #255	@ 0xff
 80040b4:	d00c      	beq.n	80040d0 <NRF24L01_Rx+0x36>
    config |= 0x03; // PWR_UP = 1, PRIM_RX = 1
 80040b6:	79fb      	ldrb	r3, [r7, #7]
 80040b8:	f043 0303 	orr.w	r3, r3, #3
 80040bc:	71fb      	strb	r3, [r7, #7]
    NRF24L01_WriteReg(NRF24L01_CONFIG, config);
 80040be:	79fb      	ldrb	r3, [r7, #7]
 80040c0:	4619      	mov	r1, r3
 80040c2:	2000      	movs	r0, #0
 80040c4:	f7ff ff75 	bl	8003fb2 <NRF24L01_WriteReg>

    NRF24L01_CE(1); // CE1
 80040c8:	2001      	movs	r0, #1
 80040ca:	f7ff ff17 	bl	8003efc <NRF24L01_CE>
 80040ce:	e000      	b.n	80040d2 <NRF24L01_Rx+0x38>
	if (config == 0xFF) {return;}					//1
 80040d0:	bf00      	nop
}
 80040d2:	3708      	adds	r7, #8
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <NRF24L01_Tx>:

// 
void NRF24L01_Tx(void) {
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
    NRF24L01_CE(0); // CE0
 80040de:	2000      	movs	r0, #0
 80040e0:	f7ff ff0c 	bl	8003efc <NRF24L01_CE>
    uint8_t config = NRF24L01_ReadReg(NRF24L01_CONFIG);
 80040e4:	2000      	movs	r0, #0
 80040e6:	f7ff ff4b 	bl	8003f80 <NRF24L01_ReadReg>
 80040ea:	4603      	mov	r3, r0
 80040ec:	71fb      	strb	r3, [r7, #7]
	if (config == 0xFF) {return;}					//1
 80040ee:	79fb      	ldrb	r3, [r7, #7]
 80040f0:	2bff      	cmp	r3, #255	@ 0xff
 80040f2:	d010      	beq.n	8004116 <NRF24L01_Tx+0x3e>
    config |= 0x02; // PWR_UP = 1
 80040f4:	79fb      	ldrb	r3, [r7, #7]
 80040f6:	f043 0302 	orr.w	r3, r3, #2
 80040fa:	71fb      	strb	r3, [r7, #7]
    config &= ~0x01; // PRIM_RX = 0
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	f023 0301 	bic.w	r3, r3, #1
 8004102:	71fb      	strb	r3, [r7, #7]
    NRF24L01_WriteReg(NRF24L01_CONFIG, config);
 8004104:	79fb      	ldrb	r3, [r7, #7]
 8004106:	4619      	mov	r1, r3
 8004108:	2000      	movs	r0, #0
 800410a:	f7ff ff52 	bl	8003fb2 <NRF24L01_WriteReg>

    NRF24L01_CE(1); // CE1
 800410e:	2001      	movs	r0, #1
 8004110:	f7ff fef4 	bl	8003efc <NRF24L01_CE>
 8004114:	e000      	b.n	8004118 <NRF24L01_Tx+0x40>
	if (config == 0xFF) {return;}					//1
 8004116:	bf00      	nop

}
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
	...

08004120 <NRF24L01_Init>:

// 
void NRF24L01_Init(void) {
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
    // 
    NRF24L01_CE(0);
 8004124:	2000      	movs	r0, #0
 8004126:	f7ff fee9 	bl	8003efc <NRF24L01_CE>
    NRF24L01_CSN(1);
 800412a:	2001      	movs	r0, #1
 800412c:	f7ff fefc 	bl	8003f28 <NRF24L01_CSN>
    HAL_Delay(5);
 8004130:	2005      	movs	r0, #5
 8004132:	f7fd fb0f 	bl	8001754 <HAL_Delay>

    // 
    NRF24L01_WriteReg(NRF24L01_CONFIG, 0x08);    // CRC, 1CRC, 
 8004136:	2108      	movs	r1, #8
 8004138:	2000      	movs	r0, #0
 800413a:	f7ff ff3a 	bl	8003fb2 <NRF24L01_WriteReg>
//    NRF24L01_WriteReg(NRF24L01_EN_AA, 0x3F);     // 
    NRF24L01_WriteReg(NRF24L01_EN_AA, 0x01);
 800413e:	2101      	movs	r1, #1
 8004140:	2001      	movs	r0, #1
 8004142:	f7ff ff36 	bl	8003fb2 <NRF24L01_WriteReg>
    NRF24L01_WriteReg(NRF24L01_EN_RXADDR, 0x01); // 0
 8004146:	2101      	movs	r1, #1
 8004148:	2002      	movs	r0, #2
 800414a:	f7ff ff32 	bl	8003fb2 <NRF24L01_WriteReg>
    NRF24L01_WriteReg(NRF24L01_SETUP_AW, 0x03);  // 5
 800414e:	2103      	movs	r1, #3
 8004150:	2003      	movs	r0, #3
 8004152:	f7ff ff2e 	bl	8003fb2 <NRF24L01_WriteReg>
//    NRF24L01_WriteReg(NRF24L01_SETUP_RETR, 0x03);// 3250us
    NRF24L01_WriteReg(NRF24L01_SETUP_RETR, 0x1F);
 8004156:	211f      	movs	r1, #31
 8004158:	2004      	movs	r0, #4
 800415a:	f7ff ff2a 	bl	8003fb2 <NRF24L01_WriteReg>
    NRF24L01_WriteReg(NRF24L01_RF_CH, 0x02);     // 2.402GHz
 800415e:	2102      	movs	r1, #2
 8004160:	2005      	movs	r0, #5
 8004162:	f7ff ff26 	bl	8003fb2 <NRF24L01_WriteReg>
    NRF24L01_WriteReg(NRF24L01_RF_SETUP, 0x0E);  // 2Mbps, 0dBm
 8004166:	210e      	movs	r1, #14
 8004168:	2006      	movs	r0, #6
 800416a:	f7ff ff22 	bl	8003fb2 <NRF24L01_WriteReg>

    // 
    NRF24L01_WriteRegs(NRF24L01_RX_ADDR_P0, NRF24L01_RxAddress, 5);
 800416e:	2205      	movs	r2, #5
 8004170:	490c      	ldr	r1, [pc, #48]	@ (80041a4 <NRF24L01_Init+0x84>)
 8004172:	200a      	movs	r0, #10
 8004174:	f7ff ff3a 	bl	8003fec <NRF24L01_WriteRegs>
    NRF24L01_WriteReg(NRF24L01_RX_PW_P0, 8);    // 0
 8004178:	2108      	movs	r1, #8
 800417a:	2011      	movs	r0, #17
 800417c:	f7ff ff19 	bl	8003fb2 <NRF24L01_WriteReg>

    // 
    NRF24L01_WriteRegs(NRF24L01_TX_ADDR, NRF24L01_TxAddress, 5);
 8004180:	2205      	movs	r2, #5
 8004182:	4909      	ldr	r1, [pc, #36]	@ (80041a8 <NRF24L01_Init+0x88>)
 8004184:	2010      	movs	r0, #16
 8004186:	f7ff ff31 	bl	8003fec <NRF24L01_WriteRegs>

    // FIFO
    NRF24L01_FlushTx();
 800418a:	f7ff ff6c 	bl	8004066 <NRF24L01_FlushTx>
    NRF24L01_FlushRx();
 800418e:	f7ff ff77 	bl	8004080 <NRF24L01_FlushRx>

    // 
    NRF24L01_WriteReg(NRF24L01_STATUS, 0x70);
 8004192:	2170      	movs	r1, #112	@ 0x70
 8004194:	2007      	movs	r0, #7
 8004196:	f7ff ff0c 	bl	8003fb2 <NRF24L01_WriteReg>

    // 
    NRF24L01_Rx();
 800419a:	f7ff ff7e 	bl	800409a <NRF24L01_Rx>
}
 800419e:	bf00      	nop
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	20000014 	.word	0x20000014
 80041a8:	2000000c 	.word	0x2000000c

080041ac <NRF24L01_Send>:

// 
uint8_t NRF24L01_Send(void) {
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
    uint8_t Status;
    uint8_t SendFlag;
    uint32_t timeout = 10000; // 
 80041b2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80041b6:	60bb      	str	r3, [r7, #8]

    // 
    NRF24L01_WriteRegs(NRF24L01_TX_ADDR, NRF24L01_TxAddress, 5);
 80041b8:	2205      	movs	r2, #5
 80041ba:	4931      	ldr	r1, [pc, #196]	@ (8004280 <NRF24L01_Send+0xd4>)
 80041bc:	2010      	movs	r0, #16
 80041be:	f7ff ff15 	bl	8003fec <NRF24L01_WriteRegs>

    // 0(ACK)
    NRF24L01_WriteRegs(NRF24L01_RX_ADDR_P0, NRF24L01_TxAddress, 5);
 80041c2:	2205      	movs	r2, #5
 80041c4:	492e      	ldr	r1, [pc, #184]	@ (8004280 <NRF24L01_Send+0xd4>)
 80041c6:	200a      	movs	r0, #10
 80041c8:	f7ff ff10 	bl	8003fec <NRF24L01_WriteRegs>

    // 
    NRF24L01_CSN(0);
 80041cc:	2000      	movs	r0, #0
 80041ce:	f7ff feab 	bl	8003f28 <NRF24L01_CSN>
    NRF24L01_SPI_TransmitReceive(NRF24L01_W_TX_PAYLOAD);
 80041d2:	20a0      	movs	r0, #160	@ 0xa0
 80041d4:	f7ff febe 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    for (uint8_t i = 0; i < 8; i++) {
 80041d8:	2300      	movs	r3, #0
 80041da:	71fb      	strb	r3, [r7, #7]
 80041dc:	e008      	b.n	80041f0 <NRF24L01_Send+0x44>
        NRF24L01_SPI_TransmitReceive(NRF24L01_TxPacket[i]);
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	4a28      	ldr	r2, [pc, #160]	@ (8004284 <NRF24L01_Send+0xd8>)
 80041e2:	5cd3      	ldrb	r3, [r2, r3]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f7ff feb5 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    for (uint8_t i = 0; i < 8; i++) {
 80041ea:	79fb      	ldrb	r3, [r7, #7]
 80041ec:	3301      	adds	r3, #1
 80041ee:	71fb      	strb	r3, [r7, #7]
 80041f0:	79fb      	ldrb	r3, [r7, #7]
 80041f2:	2b07      	cmp	r3, #7
 80041f4:	d9f3      	bls.n	80041de <NRF24L01_Send+0x32>
    }
    NRF24L01_CSN(1);
 80041f6:	2001      	movs	r0, #1
 80041f8:	f7ff fe96 	bl	8003f28 <NRF24L01_CSN>

    // 
    NRF24L01_Tx();
 80041fc:	f7ff ff6c 	bl	80040d8 <NRF24L01_Tx>
//    delay_us(15);

    // 
    while (1) {
        Status = NRF24L01_ReadStatus();
 8004200:	f7ff ff1e 	bl	8004040 <NRF24L01_ReadStatus>
 8004204:	4603      	mov	r3, r0
 8004206:	71bb      	strb	r3, [r7, #6]
        debug_last_status = Status;
 8004208:	4a1f      	ldr	r2, [pc, #124]	@ (8004288 <NRF24L01_Send+0xdc>)
 800420a:	79bb      	ldrb	r3, [r7, #6]
 800420c:	7013      	strb	r3, [r2, #0]


        timeout --;
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	3b01      	subs	r3, #1
 8004212:	60bb      	str	r3, [r7, #8]
		if (timeout == 0)			//0
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d104      	bne.n	8004224 <NRF24L01_Send+0x78>
		{
			SendFlag = 4;			//4
 800421a:	2304      	movs	r3, #4
 800421c:	73fb      	strb	r3, [r7, #15]
			NRF24L01_Init();		//
 800421e:	f7ff ff7f 	bl	8004120 <NRF24L01_Init>
			break;					//
 8004222:	e01a      	b.n	800425a <NRF24L01_Send+0xae>
		}

		/**/
		if ((Status & 0x30) == 0x30)		//4MAX_RT5TX_DS1
 8004224:	79bb      	ldrb	r3, [r7, #6]
 8004226:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800422a:	2b30      	cmp	r3, #48	@ 0x30
 800422c:	d104      	bne.n	8004238 <NRF24L01_Send+0x8c>
		{
			SendFlag = 3;			//3
 800422e:	2303      	movs	r3, #3
 8004230:	73fb      	strb	r3, [r7, #15]
			NRF24L01_Init();		//
 8004232:	f7ff ff75 	bl	8004120 <NRF24L01_Init>
			break;					//
 8004236:	e010      	b.n	800425a <NRF24L01_Send+0xae>
		}
		else if ((Status & 0x10) == 0x10)	//4MAX_RT1
 8004238:	79bb      	ldrb	r3, [r7, #6]
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	2b00      	cmp	r3, #0
 8004240:	d004      	beq.n	800424c <NRF24L01_Send+0xa0>
		{
			SendFlag = 2;			//2
 8004242:	2302      	movs	r3, #2
 8004244:	73fb      	strb	r3, [r7, #15]
			NRF24L01_Init();		//
 8004246:	f7ff ff6b 	bl	8004120 <NRF24L01_Init>
			break;					//
 800424a:	e006      	b.n	800425a <NRF24L01_Send+0xae>
		}
		else if ((Status & 0x20) == 0x20)	//5TX_DS1
 800424c:	79bb      	ldrb	r3, [r7, #6]
 800424e:	f003 0320 	and.w	r3, r3, #32
 8004252:	2b00      	cmp	r3, #0
 8004254:	d0d4      	beq.n	8004200 <NRF24L01_Send+0x54>
		{
			SendFlag = 1;
 8004256:	2301      	movs	r3, #1
 8004258:	73fb      	strb	r3, [r7, #15]
			break;					//
		}

    }
    /*4MAX_RT5TX_DS1*/
    	NRF24L01_WriteReg(NRF24L01_STATUS, 0x30);
 800425a:	2130      	movs	r1, #48	@ 0x30
 800425c:	2007      	movs	r0, #7
 800425e:	f7ff fea8 	bl	8003fb2 <NRF24L01_WriteReg>

    	/*Tx FIFO*/
    	NRF24L01_FlushTx();
 8004262:	f7ff ff00 	bl	8004066 <NRF24L01_FlushTx>

    	/*0*/
    	/*0*/
    	NRF24L01_WriteRegs(NRF24L01_RX_ADDR_P0, NRF24L01_RxAddress, 5);
 8004266:	2205      	movs	r2, #5
 8004268:	4908      	ldr	r1, [pc, #32]	@ (800428c <NRF24L01_Send+0xe0>)
 800426a:	200a      	movs	r0, #10
 800426c:	f7ff febe 	bl	8003fec <NRF24L01_WriteRegs>

    	/**/
    	NRF24L01_Rx();
 8004270:	f7ff ff13 	bl	800409a <NRF24L01_Rx>

    	/**/
    	return SendFlag;
 8004274:	7bfb      	ldrb	r3, [r7, #15]

}
 8004276:	4618      	mov	r0, r3
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	2000000c 	.word	0x2000000c
 8004284:	20000378 	.word	0x20000378
 8004288:	20000388 	.word	0x20000388
 800428c:	20000014 	.word	0x20000014

08004290 <NRF24L01_Receive>:

// 
uint8_t NRF24L01_Receive(void) {
 8004290:	b590      	push	{r4, r7, lr}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
    uint8_t Status = NRF24L01_ReadStatus();
 8004296:	f7ff fed3 	bl	8004040 <NRF24L01_ReadStatus>
 800429a:	4603      	mov	r3, r0
 800429c:	717b      	strb	r3, [r7, #5]
    uint8_t Config = NRF24L01_ReadReg(NRF24L01_CONFIG);
 800429e:	2000      	movs	r0, #0
 80042a0:	f7ff fe6e 	bl	8003f80 <NRF24L01_ReadReg>
 80042a4:	4603      	mov	r3, r0
 80042a6:	713b      	strb	r3, [r7, #4]
    uint8_t ReceiveFlag;
    if ((Config & 0x02) == 0x00)		//1PWR_UP0
 80042a8:	793b      	ldrb	r3, [r7, #4]
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d104      	bne.n	80042bc <NRF24L01_Receive+0x2c>
    	{
    		ReceiveFlag = 3;				//3
 80042b2:	2303      	movs	r3, #3
 80042b4:	71fb      	strb	r3, [r7, #7]
    		NRF24L01_Init();				//
 80042b6:	f7ff ff33 	bl	8004120 <NRF24L01_Init>
 80042ba:	e033      	b.n	8004324 <NRF24L01_Receive+0x94>
    	}
    	else if ((Status & 0x30) == 0x30)	//4MAX_RT5TX_DS1
 80042bc:	797b      	ldrb	r3, [r7, #5]
 80042be:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80042c2:	2b30      	cmp	r3, #48	@ 0x30
 80042c4:	d104      	bne.n	80042d0 <NRF24L01_Receive+0x40>
    	{
    		ReceiveFlag = 2;				//2
 80042c6:	2302      	movs	r3, #2
 80042c8:	71fb      	strb	r3, [r7, #7]
    		NRF24L01_Init();				//
 80042ca:	f7ff ff29 	bl	8004120 <NRF24L01_Init>
 80042ce:	e029      	b.n	8004324 <NRF24L01_Receive+0x94>
    	}
    	else if ((Status & 0x40) == 0x40)	//6RX_DR1
 80042d0:	797b      	ldrb	r3, [r7, #5]
 80042d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d022      	beq.n	8004320 <NRF24L01_Receive+0x90>
    	{
    		ReceiveFlag = 1;				//1
 80042da:	2301      	movs	r3, #1
 80042dc:	71fb      	strb	r3, [r7, #7]

    		/*NRF24L01_RxPacketNRF24L01_RX_PACKET_WIDTH*/
    	    NRF24L01_CSN(0);
 80042de:	2000      	movs	r0, #0
 80042e0:	f7ff fe22 	bl	8003f28 <NRF24L01_CSN>
    	    NRF24L01_SPI_TransmitReceive(NRF24L01_R_RX_PAYLOAD);
 80042e4:	2061      	movs	r0, #97	@ 0x61
 80042e6:	f7ff fe35 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
    	    for (uint8_t i = 0; i < 8; i++) {
 80042ea:	2300      	movs	r3, #0
 80042ec:	71bb      	strb	r3, [r7, #6]
 80042ee:	e00a      	b.n	8004306 <NRF24L01_Receive+0x76>
    	    	NRF24L01_RxPacket[i]= NRF24L01_SPI_TransmitReceive(NRF24L01_NOP);
 80042f0:	79bc      	ldrb	r4, [r7, #6]
 80042f2:	20ff      	movs	r0, #255	@ 0xff
 80042f4:	f7ff fe2e 	bl	8003f54 <NRF24L01_SPI_TransmitReceive>
 80042f8:	4603      	mov	r3, r0
 80042fa:	461a      	mov	r2, r3
 80042fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004330 <NRF24L01_Receive+0xa0>)
 80042fe:	551a      	strb	r2, [r3, r4]
    	    for (uint8_t i = 0; i < 8; i++) {
 8004300:	79bb      	ldrb	r3, [r7, #6]
 8004302:	3301      	adds	r3, #1
 8004304:	71bb      	strb	r3, [r7, #6]
 8004306:	79bb      	ldrb	r3, [r7, #6]
 8004308:	2b07      	cmp	r3, #7
 800430a:	d9f1      	bls.n	80042f0 <NRF24L01_Receive+0x60>
    	    }
    	    NRF24L01_CSN(1);
 800430c:	2001      	movs	r0, #1
 800430e:	f7ff fe0b 	bl	8003f28 <NRF24L01_CSN>

    		/*6RX_DR1*/
    		NRF24L01_WriteReg(NRF24L01_STATUS, 0x40);
 8004312:	2140      	movs	r1, #64	@ 0x40
 8004314:	2007      	movs	r0, #7
 8004316:	f7ff fe4c 	bl	8003fb2 <NRF24L01_WriteReg>

    		/*Rx FIFO*/
    		NRF24L01_FlushRx();
 800431a:	f7ff feb1 	bl	8004080 <NRF24L01_FlushRx>
 800431e:	e001      	b.n	8004324 <NRF24L01_Receive+0x94>
    	}
    	else
    	{
    		ReceiveFlag = 0;				//0
 8004320:	2300      	movs	r3, #0
 8004322:	71fb      	strb	r3, [r7, #7]
    	}

    	/**/
    	return ReceiveFlag;
 8004324:	79fb      	ldrb	r3, [r7, #7]
}
 8004326:	4618      	mov	r0, r3
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	bd90      	pop	{r4, r7, pc}
 800432e:	bf00      	nop
 8004330:	20000380 	.word	0x20000380

08004334 <Axis_init>:
uint8_t L[2];
uint8_t R[2];
uint8_t Round[2];


void Axis_init(){
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
  HAL_ADCEx_Calibration_Start(&hadc1);
 8004338:	4804      	ldr	r0, [pc, #16]	@ (800434c <Axis_init+0x18>)
 800433a:	f7fd fdfb 	bl	8001f34 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc, sizeof(adc)/sizeof(uint16_t));
 800433e:	2206      	movs	r2, #6
 8004340:	4903      	ldr	r1, [pc, #12]	@ (8004350 <Axis_init+0x1c>)
 8004342:	4802      	ldr	r0, [pc, #8]	@ (800434c <Axis_init+0x18>)
 8004344:	f7fd fb02 	bl	800194c <HAL_ADC_Start_DMA>
}
 8004348:	bf00      	nop
 800434a:	bd80      	pop	{r7, pc}
 800434c:	20000200 	.word	0x20000200
 8004350:	2000038c 	.word	0x2000038c
 8004354:	00000000 	.word	0x00000000

08004358 <Axis_read>:



void Axis_read(){
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0


	L[0] = (adc[0]-350)/(36.2-3.5);
 800435c:	4b4a      	ldr	r3, [pc, #296]	@ (8004488 <Axis_read+0x130>)
 800435e:	881b      	ldrh	r3, [r3, #0]
 8004360:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8004364:	4618      	mov	r0, r3
 8004366:	f7fc f84d 	bl	8000404 <__aeabi_i2d>
 800436a:	a33f      	add	r3, pc, #252	@ (adr r3, 8004468 <Axis_read+0x110>)
 800436c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004370:	f7fc f9dc 	bl	800072c <__aeabi_ddiv>
 8004374:	4602      	mov	r2, r0
 8004376:	460b      	mov	r3, r1
 8004378:	4610      	mov	r0, r2
 800437a:	4619      	mov	r1, r3
 800437c:	f7fc fb84 	bl	8000a88 <__aeabi_d2uiz>
 8004380:	4603      	mov	r3, r0
 8004382:	b2da      	uxtb	r2, r3
 8004384:	4b41      	ldr	r3, [pc, #260]	@ (800448c <Axis_read+0x134>)
 8004386:	701a      	strb	r2, [r3, #0]
	L[1] = (adc[1]-300)/(37.3-3);
 8004388:	4b3f      	ldr	r3, [pc, #252]	@ (8004488 <Axis_read+0x130>)
 800438a:	885b      	ldrh	r3, [r3, #2]
 800438c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004390:	4618      	mov	r0, r3
 8004392:	f7fc f837 	bl	8000404 <__aeabi_i2d>
 8004396:	a336      	add	r3, pc, #216	@ (adr r3, 8004470 <Axis_read+0x118>)
 8004398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439c:	f7fc f9c6 	bl	800072c <__aeabi_ddiv>
 80043a0:	4602      	mov	r2, r0
 80043a2:	460b      	mov	r3, r1
 80043a4:	4610      	mov	r0, r2
 80043a6:	4619      	mov	r1, r3
 80043a8:	f7fc fb6e 	bl	8000a88 <__aeabi_d2uiz>
 80043ac:	4603      	mov	r3, r0
 80043ae:	b2da      	uxtb	r2, r3
 80043b0:	4b36      	ldr	r3, [pc, #216]	@ (800448c <Axis_read+0x134>)
 80043b2:	705a      	strb	r2, [r3, #1]
	R[0] = (adc[2]-420)/(35.5-4.2);
 80043b4:	4b34      	ldr	r3, [pc, #208]	@ (8004488 <Axis_read+0x130>)
 80043b6:	889b      	ldrh	r3, [r3, #4]
 80043b8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80043bc:	4618      	mov	r0, r3
 80043be:	f7fc f821 	bl	8000404 <__aeabi_i2d>
 80043c2:	a32d      	add	r3, pc, #180	@ (adr r3, 8004478 <Axis_read+0x120>)
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	f7fc f9b0 	bl	800072c <__aeabi_ddiv>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	f7fc fb58 	bl	8000a88 <__aeabi_d2uiz>
 80043d8:	4603      	mov	r3, r0
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	4b2c      	ldr	r3, [pc, #176]	@ (8004490 <Axis_read+0x138>)
 80043de:	701a      	strb	r2, [r3, #0]
	R[1] = (adc[3]-330)/(36.5-3.3);
 80043e0:	4b29      	ldr	r3, [pc, #164]	@ (8004488 <Axis_read+0x130>)
 80043e2:	88db      	ldrh	r3, [r3, #6]
 80043e4:	f5a3 73a5 	sub.w	r3, r3, #330	@ 0x14a
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7fc f80b 	bl	8000404 <__aeabi_i2d>
 80043ee:	a324      	add	r3, pc, #144	@ (adr r3, 8004480 <Axis_read+0x128>)
 80043f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f4:	f7fc f99a 	bl	800072c <__aeabi_ddiv>
 80043f8:	4602      	mov	r2, r0
 80043fa:	460b      	mov	r3, r1
 80043fc:	4610      	mov	r0, r2
 80043fe:	4619      	mov	r1, r3
 8004400:	f7fc fb42 	bl	8000a88 <__aeabi_d2uiz>
 8004404:	4603      	mov	r3, r0
 8004406:	b2da      	uxtb	r2, r3
 8004408:	4b21      	ldr	r3, [pc, #132]	@ (8004490 <Axis_read+0x138>)
 800440a:	705a      	strb	r2, [r3, #1]
	Round[0] =  adc[4]/40.5;
 800440c:	4b1e      	ldr	r3, [pc, #120]	@ (8004488 <Axis_read+0x130>)
 800440e:	891b      	ldrh	r3, [r3, #8]
 8004410:	4618      	mov	r0, r3
 8004412:	f7fb fff7 	bl	8000404 <__aeabi_i2d>
 8004416:	f04f 0200 	mov.w	r2, #0
 800441a:	4b1e      	ldr	r3, [pc, #120]	@ (8004494 <Axis_read+0x13c>)
 800441c:	f7fc f986 	bl	800072c <__aeabi_ddiv>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	4610      	mov	r0, r2
 8004426:	4619      	mov	r1, r3
 8004428:	f7fc fb2e 	bl	8000a88 <__aeabi_d2uiz>
 800442c:	4603      	mov	r3, r0
 800442e:	b2da      	uxtb	r2, r3
 8004430:	4b19      	ldr	r3, [pc, #100]	@ (8004498 <Axis_read+0x140>)
 8004432:	701a      	strb	r2, [r3, #0]
	Round[1] =  adc[5]/40.5;
 8004434:	4b14      	ldr	r3, [pc, #80]	@ (8004488 <Axis_read+0x130>)
 8004436:	895b      	ldrh	r3, [r3, #10]
 8004438:	4618      	mov	r0, r3
 800443a:	f7fb ffe3 	bl	8000404 <__aeabi_i2d>
 800443e:	f04f 0200 	mov.w	r2, #0
 8004442:	4b14      	ldr	r3, [pc, #80]	@ (8004494 <Axis_read+0x13c>)
 8004444:	f7fc f972 	bl	800072c <__aeabi_ddiv>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	4610      	mov	r0, r2
 800444e:	4619      	mov	r1, r3
 8004450:	f7fc fb1a 	bl	8000a88 <__aeabi_d2uiz>
 8004454:	4603      	mov	r3, r0
 8004456:	b2da      	uxtb	r2, r3
 8004458:	4b0f      	ldr	r3, [pc, #60]	@ (8004498 <Axis_read+0x140>)
 800445a:	705a      	strb	r2, [r3, #1]
	HAL_Delay(1);
 800445c:	2001      	movs	r0, #1
 800445e:	f7fd f979 	bl	8001754 <HAL_Delay>


}
 8004462:	bf00      	nop
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	9999999a 	.word	0x9999999a
 800446c:	40405999 	.word	0x40405999
 8004470:	66666666 	.word	0x66666666
 8004474:	40412666 	.word	0x40412666
 8004478:	cccccccd 	.word	0xcccccccd
 800447c:	403f4ccc 	.word	0x403f4ccc
 8004480:	9999999a 	.word	0x9999999a
 8004484:	40409999 	.word	0x40409999
 8004488:	2000038c 	.word	0x2000038c
 800448c:	20000398 	.word	0x20000398
 8004490:	2000039c 	.word	0x2000039c
 8004494:	40444000 	.word	0x40444000
 8004498:	200003a0 	.word	0x200003a0

0800449c <Button_read>:
#include "button.h"
uint8_t button[16];
void Button_read(){
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0

	button[0] = HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin);
 80044a0:	2110      	movs	r1, #16
 80044a2:	4841      	ldr	r0, [pc, #260]	@ (80045a8 <Button_read+0x10c>)
 80044a4:	f7fe fa74 	bl	8002990 <HAL_GPIO_ReadPin>
 80044a8:	4603      	mov	r3, r0
 80044aa:	461a      	mov	r2, r3
 80044ac:	4b3f      	ldr	r3, [pc, #252]	@ (80045ac <Button_read+0x110>)
 80044ae:	701a      	strb	r2, [r3, #0]
	button[1] = HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin);
 80044b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80044b4:	483c      	ldr	r0, [pc, #240]	@ (80045a8 <Button_read+0x10c>)
 80044b6:	f7fe fa6b 	bl	8002990 <HAL_GPIO_ReadPin>
 80044ba:	4603      	mov	r3, r0
 80044bc:	461a      	mov	r2, r3
 80044be:	4b3b      	ldr	r3, [pc, #236]	@ (80045ac <Button_read+0x110>)
 80044c0:	705a      	strb	r2, [r3, #1]
//	button[2] = HAL_GPIO_ReadPin(KEY3_GPIO_Port, KEY3_Pin);
	button[3] = HAL_GPIO_ReadPin(KEY4_GPIO_Port, KEY4_Pin);
 80044c2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80044c6:	4838      	ldr	r0, [pc, #224]	@ (80045a8 <Button_read+0x10c>)
 80044c8:	f7fe fa62 	bl	8002990 <HAL_GPIO_ReadPin>
 80044cc:	4603      	mov	r3, r0
 80044ce:	461a      	mov	r2, r3
 80044d0:	4b36      	ldr	r3, [pc, #216]	@ (80045ac <Button_read+0x110>)
 80044d2:	70da      	strb	r2, [r3, #3]
	button[4] = HAL_GPIO_ReadPin(KEY5_GPIO_Port, KEY5_Pin);
 80044d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80044d8:	4833      	ldr	r0, [pc, #204]	@ (80045a8 <Button_read+0x10c>)
 80044da:	f7fe fa59 	bl	8002990 <HAL_GPIO_ReadPin>
 80044de:	4603      	mov	r3, r0
 80044e0:	461a      	mov	r2, r3
 80044e2:	4b32      	ldr	r3, [pc, #200]	@ (80045ac <Button_read+0x110>)
 80044e4:	711a      	strb	r2, [r3, #4]
	button[5] = HAL_GPIO_ReadPin(KEY6_GPIO_Port, KEY6_Pin);
 80044e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80044ea:	482f      	ldr	r0, [pc, #188]	@ (80045a8 <Button_read+0x10c>)
 80044ec:	f7fe fa50 	bl	8002990 <HAL_GPIO_ReadPin>
 80044f0:	4603      	mov	r3, r0
 80044f2:	461a      	mov	r2, r3
 80044f4:	4b2d      	ldr	r3, [pc, #180]	@ (80045ac <Button_read+0x110>)
 80044f6:	715a      	strb	r2, [r3, #5]
	button[6] = HAL_GPIO_ReadPin(KEY7_GPIO_Port, KEY7_Pin);
 80044f8:	2104      	movs	r1, #4
 80044fa:	482d      	ldr	r0, [pc, #180]	@ (80045b0 <Button_read+0x114>)
 80044fc:	f7fe fa48 	bl	8002990 <HAL_GPIO_ReadPin>
 8004500:	4603      	mov	r3, r0
 8004502:	461a      	mov	r2, r3
 8004504:	4b29      	ldr	r3, [pc, #164]	@ (80045ac <Button_read+0x110>)
 8004506:	719a      	strb	r2, [r3, #6]
	button[7] = HAL_GPIO_ReadPin(KEY8_GPIO_Port, KEY8_Pin);
 8004508:	2108      	movs	r1, #8
 800450a:	4829      	ldr	r0, [pc, #164]	@ (80045b0 <Button_read+0x114>)
 800450c:	f7fe fa40 	bl	8002990 <HAL_GPIO_ReadPin>
 8004510:	4603      	mov	r3, r0
 8004512:	461a      	mov	r2, r3
 8004514:	4b25      	ldr	r3, [pc, #148]	@ (80045ac <Button_read+0x110>)
 8004516:	71da      	strb	r2, [r3, #7]
	button[8] = HAL_GPIO_ReadPin(KEY9_GPIO_Port, KEY9_Pin);
 8004518:	2110      	movs	r1, #16
 800451a:	4825      	ldr	r0, [pc, #148]	@ (80045b0 <Button_read+0x114>)
 800451c:	f7fe fa38 	bl	8002990 <HAL_GPIO_ReadPin>
 8004520:	4603      	mov	r3, r0
 8004522:	461a      	mov	r2, r3
 8004524:	4b21      	ldr	r3, [pc, #132]	@ (80045ac <Button_read+0x110>)
 8004526:	721a      	strb	r2, [r3, #8]
	button[9] = HAL_GPIO_ReadPin(KEY10_GPIO_Port, KEY10_Pin);
 8004528:	2120      	movs	r1, #32
 800452a:	4821      	ldr	r0, [pc, #132]	@ (80045b0 <Button_read+0x114>)
 800452c:	f7fe fa30 	bl	8002990 <HAL_GPIO_ReadPin>
 8004530:	4603      	mov	r3, r0
 8004532:	461a      	mov	r2, r3
 8004534:	4b1d      	ldr	r3, [pc, #116]	@ (80045ac <Button_read+0x110>)
 8004536:	725a      	strb	r2, [r3, #9]
	button[10] = HAL_GPIO_ReadPin(KEY11_GPIO_Port, KEY11_Pin);
 8004538:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800453c:	481c      	ldr	r0, [pc, #112]	@ (80045b0 <Button_read+0x114>)
 800453e:	f7fe fa27 	bl	8002990 <HAL_GPIO_ReadPin>
 8004542:	4603      	mov	r3, r0
 8004544:	461a      	mov	r2, r3
 8004546:	4b19      	ldr	r3, [pc, #100]	@ (80045ac <Button_read+0x110>)
 8004548:	729a      	strb	r2, [r3, #10]
	button[11] = HAL_GPIO_ReadPin(KEY12_GPIO_Port, KEY12_Pin);
 800454a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800454e:	4818      	ldr	r0, [pc, #96]	@ (80045b0 <Button_read+0x114>)
 8004550:	f7fe fa1e 	bl	8002990 <HAL_GPIO_ReadPin>
 8004554:	4603      	mov	r3, r0
 8004556:	461a      	mov	r2, r3
 8004558:	4b14      	ldr	r3, [pc, #80]	@ (80045ac <Button_read+0x110>)
 800455a:	72da      	strb	r2, [r3, #11]
	button[12] = HAL_GPIO_ReadPin(KEY13_GPIO_Port, KEY13_Pin);
 800455c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004560:	4813      	ldr	r0, [pc, #76]	@ (80045b0 <Button_read+0x114>)
 8004562:	f7fe fa15 	bl	8002990 <HAL_GPIO_ReadPin>
 8004566:	4603      	mov	r3, r0
 8004568:	461a      	mov	r2, r3
 800456a:	4b10      	ldr	r3, [pc, #64]	@ (80045ac <Button_read+0x110>)
 800456c:	731a      	strb	r2, [r3, #12]
	button[13] = HAL_GPIO_ReadPin(KEY14_GPIO_Port, KEY14_Pin);
 800456e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004572:	480f      	ldr	r0, [pc, #60]	@ (80045b0 <Button_read+0x114>)
 8004574:	f7fe fa0c 	bl	8002990 <HAL_GPIO_ReadPin>
 8004578:	4603      	mov	r3, r0
 800457a:	461a      	mov	r2, r3
 800457c:	4b0b      	ldr	r3, [pc, #44]	@ (80045ac <Button_read+0x110>)
 800457e:	735a      	strb	r2, [r3, #13]
	button[14] = HAL_GPIO_ReadPin(KEY15_GPIO_Port, KEY15_Pin);
 8004580:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004584:	480a      	ldr	r0, [pc, #40]	@ (80045b0 <Button_read+0x114>)
 8004586:	f7fe fa03 	bl	8002990 <HAL_GPIO_ReadPin>
 800458a:	4603      	mov	r3, r0
 800458c:	461a      	mov	r2, r3
 800458e:	4b07      	ldr	r3, [pc, #28]	@ (80045ac <Button_read+0x110>)
 8004590:	739a      	strb	r2, [r3, #14]
	button[15] = HAL_GPIO_ReadPin(KEY16_GPIO_Port, KEY16_Pin);
 8004592:	2120      	movs	r1, #32
 8004594:	4804      	ldr	r0, [pc, #16]	@ (80045a8 <Button_read+0x10c>)
 8004596:	f7fe f9fb 	bl	8002990 <HAL_GPIO_ReadPin>
 800459a:	4603      	mov	r3, r0
 800459c:	461a      	mov	r2, r3
 800459e:	4b03      	ldr	r3, [pc, #12]	@ (80045ac <Button_read+0x110>)
 80045a0:	73da      	strb	r2, [r3, #15]

}
 80045a2:	bf00      	nop
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40010800 	.word	0x40010800
 80045ac:	200003a4 	.word	0x200003a4
 80045b0:	40010c00 	.word	0x40010c00

080045b4 <__cvt>:
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045ba:	461d      	mov	r5, r3
 80045bc:	bfbb      	ittet	lt
 80045be:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80045c2:	461d      	movlt	r5, r3
 80045c4:	2300      	movge	r3, #0
 80045c6:	232d      	movlt	r3, #45	@ 0x2d
 80045c8:	b088      	sub	sp, #32
 80045ca:	4614      	mov	r4, r2
 80045cc:	bfb8      	it	lt
 80045ce:	4614      	movlt	r4, r2
 80045d0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80045d2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80045d4:	7013      	strb	r3, [r2, #0]
 80045d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80045d8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80045dc:	f023 0820 	bic.w	r8, r3, #32
 80045e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80045e4:	d005      	beq.n	80045f2 <__cvt+0x3e>
 80045e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80045ea:	d100      	bne.n	80045ee <__cvt+0x3a>
 80045ec:	3601      	adds	r6, #1
 80045ee:	2302      	movs	r3, #2
 80045f0:	e000      	b.n	80045f4 <__cvt+0x40>
 80045f2:	2303      	movs	r3, #3
 80045f4:	aa07      	add	r2, sp, #28
 80045f6:	9204      	str	r2, [sp, #16]
 80045f8:	aa06      	add	r2, sp, #24
 80045fa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80045fe:	e9cd 3600 	strd	r3, r6, [sp]
 8004602:	4622      	mov	r2, r4
 8004604:	462b      	mov	r3, r5
 8004606:	f001 f88b 	bl	8005720 <_dtoa_r>
 800460a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800460e:	4607      	mov	r7, r0
 8004610:	d119      	bne.n	8004646 <__cvt+0x92>
 8004612:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004614:	07db      	lsls	r3, r3, #31
 8004616:	d50e      	bpl.n	8004636 <__cvt+0x82>
 8004618:	eb00 0906 	add.w	r9, r0, r6
 800461c:	2200      	movs	r2, #0
 800461e:	2300      	movs	r3, #0
 8004620:	4620      	mov	r0, r4
 8004622:	4629      	mov	r1, r5
 8004624:	f7fc f9c0 	bl	80009a8 <__aeabi_dcmpeq>
 8004628:	b108      	cbz	r0, 800462e <__cvt+0x7a>
 800462a:	f8cd 901c 	str.w	r9, [sp, #28]
 800462e:	2230      	movs	r2, #48	@ 0x30
 8004630:	9b07      	ldr	r3, [sp, #28]
 8004632:	454b      	cmp	r3, r9
 8004634:	d31e      	bcc.n	8004674 <__cvt+0xc0>
 8004636:	4638      	mov	r0, r7
 8004638:	9b07      	ldr	r3, [sp, #28]
 800463a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800463c:	1bdb      	subs	r3, r3, r7
 800463e:	6013      	str	r3, [r2, #0]
 8004640:	b008      	add	sp, #32
 8004642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004646:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800464a:	eb00 0906 	add.w	r9, r0, r6
 800464e:	d1e5      	bne.n	800461c <__cvt+0x68>
 8004650:	7803      	ldrb	r3, [r0, #0]
 8004652:	2b30      	cmp	r3, #48	@ 0x30
 8004654:	d10a      	bne.n	800466c <__cvt+0xb8>
 8004656:	2200      	movs	r2, #0
 8004658:	2300      	movs	r3, #0
 800465a:	4620      	mov	r0, r4
 800465c:	4629      	mov	r1, r5
 800465e:	f7fc f9a3 	bl	80009a8 <__aeabi_dcmpeq>
 8004662:	b918      	cbnz	r0, 800466c <__cvt+0xb8>
 8004664:	f1c6 0601 	rsb	r6, r6, #1
 8004668:	f8ca 6000 	str.w	r6, [sl]
 800466c:	f8da 3000 	ldr.w	r3, [sl]
 8004670:	4499      	add	r9, r3
 8004672:	e7d3      	b.n	800461c <__cvt+0x68>
 8004674:	1c59      	adds	r1, r3, #1
 8004676:	9107      	str	r1, [sp, #28]
 8004678:	701a      	strb	r2, [r3, #0]
 800467a:	e7d9      	b.n	8004630 <__cvt+0x7c>

0800467c <__exponent>:
 800467c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800467e:	2900      	cmp	r1, #0
 8004680:	bfb6      	itet	lt
 8004682:	232d      	movlt	r3, #45	@ 0x2d
 8004684:	232b      	movge	r3, #43	@ 0x2b
 8004686:	4249      	neglt	r1, r1
 8004688:	2909      	cmp	r1, #9
 800468a:	7002      	strb	r2, [r0, #0]
 800468c:	7043      	strb	r3, [r0, #1]
 800468e:	dd29      	ble.n	80046e4 <__exponent+0x68>
 8004690:	f10d 0307 	add.w	r3, sp, #7
 8004694:	461d      	mov	r5, r3
 8004696:	270a      	movs	r7, #10
 8004698:	fbb1 f6f7 	udiv	r6, r1, r7
 800469c:	461a      	mov	r2, r3
 800469e:	fb07 1416 	mls	r4, r7, r6, r1
 80046a2:	3430      	adds	r4, #48	@ 0x30
 80046a4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80046a8:	460c      	mov	r4, r1
 80046aa:	2c63      	cmp	r4, #99	@ 0x63
 80046ac:	4631      	mov	r1, r6
 80046ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80046b2:	dcf1      	bgt.n	8004698 <__exponent+0x1c>
 80046b4:	3130      	adds	r1, #48	@ 0x30
 80046b6:	1e94      	subs	r4, r2, #2
 80046b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80046bc:	4623      	mov	r3, r4
 80046be:	1c41      	adds	r1, r0, #1
 80046c0:	42ab      	cmp	r3, r5
 80046c2:	d30a      	bcc.n	80046da <__exponent+0x5e>
 80046c4:	f10d 0309 	add.w	r3, sp, #9
 80046c8:	1a9b      	subs	r3, r3, r2
 80046ca:	42ac      	cmp	r4, r5
 80046cc:	bf88      	it	hi
 80046ce:	2300      	movhi	r3, #0
 80046d0:	3302      	adds	r3, #2
 80046d2:	4403      	add	r3, r0
 80046d4:	1a18      	subs	r0, r3, r0
 80046d6:	b003      	add	sp, #12
 80046d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80046de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80046e2:	e7ed      	b.n	80046c0 <__exponent+0x44>
 80046e4:	2330      	movs	r3, #48	@ 0x30
 80046e6:	3130      	adds	r1, #48	@ 0x30
 80046e8:	7083      	strb	r3, [r0, #2]
 80046ea:	70c1      	strb	r1, [r0, #3]
 80046ec:	1d03      	adds	r3, r0, #4
 80046ee:	e7f1      	b.n	80046d4 <__exponent+0x58>

080046f0 <_printf_float>:
 80046f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046f4:	b091      	sub	sp, #68	@ 0x44
 80046f6:	460c      	mov	r4, r1
 80046f8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80046fc:	4616      	mov	r6, r2
 80046fe:	461f      	mov	r7, r3
 8004700:	4605      	mov	r5, r0
 8004702:	f000 feeb 	bl	80054dc <_localeconv_r>
 8004706:	6803      	ldr	r3, [r0, #0]
 8004708:	4618      	mov	r0, r3
 800470a:	9308      	str	r3, [sp, #32]
 800470c:	f7fb fd20 	bl	8000150 <strlen>
 8004710:	2300      	movs	r3, #0
 8004712:	930e      	str	r3, [sp, #56]	@ 0x38
 8004714:	f8d8 3000 	ldr.w	r3, [r8]
 8004718:	9009      	str	r0, [sp, #36]	@ 0x24
 800471a:	3307      	adds	r3, #7
 800471c:	f023 0307 	bic.w	r3, r3, #7
 8004720:	f103 0208 	add.w	r2, r3, #8
 8004724:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004728:	f8d4 b000 	ldr.w	fp, [r4]
 800472c:	f8c8 2000 	str.w	r2, [r8]
 8004730:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004734:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004738:	930b      	str	r3, [sp, #44]	@ 0x2c
 800473a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800473e:	f04f 32ff 	mov.w	r2, #4294967295
 8004742:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004746:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800474a:	4b9c      	ldr	r3, [pc, #624]	@ (80049bc <_printf_float+0x2cc>)
 800474c:	f7fc f95e 	bl	8000a0c <__aeabi_dcmpun>
 8004750:	bb70      	cbnz	r0, 80047b0 <_printf_float+0xc0>
 8004752:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004756:	f04f 32ff 	mov.w	r2, #4294967295
 800475a:	4b98      	ldr	r3, [pc, #608]	@ (80049bc <_printf_float+0x2cc>)
 800475c:	f7fc f938 	bl	80009d0 <__aeabi_dcmple>
 8004760:	bb30      	cbnz	r0, 80047b0 <_printf_float+0xc0>
 8004762:	2200      	movs	r2, #0
 8004764:	2300      	movs	r3, #0
 8004766:	4640      	mov	r0, r8
 8004768:	4649      	mov	r1, r9
 800476a:	f7fc f927 	bl	80009bc <__aeabi_dcmplt>
 800476e:	b110      	cbz	r0, 8004776 <_printf_float+0x86>
 8004770:	232d      	movs	r3, #45	@ 0x2d
 8004772:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004776:	4a92      	ldr	r2, [pc, #584]	@ (80049c0 <_printf_float+0x2d0>)
 8004778:	4b92      	ldr	r3, [pc, #584]	@ (80049c4 <_printf_float+0x2d4>)
 800477a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800477e:	bf8c      	ite	hi
 8004780:	4690      	movhi	r8, r2
 8004782:	4698      	movls	r8, r3
 8004784:	2303      	movs	r3, #3
 8004786:	f04f 0900 	mov.w	r9, #0
 800478a:	6123      	str	r3, [r4, #16]
 800478c:	f02b 0304 	bic.w	r3, fp, #4
 8004790:	6023      	str	r3, [r4, #0]
 8004792:	4633      	mov	r3, r6
 8004794:	4621      	mov	r1, r4
 8004796:	4628      	mov	r0, r5
 8004798:	9700      	str	r7, [sp, #0]
 800479a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800479c:	f000 f9d4 	bl	8004b48 <_printf_common>
 80047a0:	3001      	adds	r0, #1
 80047a2:	f040 8090 	bne.w	80048c6 <_printf_float+0x1d6>
 80047a6:	f04f 30ff 	mov.w	r0, #4294967295
 80047aa:	b011      	add	sp, #68	@ 0x44
 80047ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047b0:	4642      	mov	r2, r8
 80047b2:	464b      	mov	r3, r9
 80047b4:	4640      	mov	r0, r8
 80047b6:	4649      	mov	r1, r9
 80047b8:	f7fc f928 	bl	8000a0c <__aeabi_dcmpun>
 80047bc:	b148      	cbz	r0, 80047d2 <_printf_float+0xe2>
 80047be:	464b      	mov	r3, r9
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bfb8      	it	lt
 80047c4:	232d      	movlt	r3, #45	@ 0x2d
 80047c6:	4a80      	ldr	r2, [pc, #512]	@ (80049c8 <_printf_float+0x2d8>)
 80047c8:	bfb8      	it	lt
 80047ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80047ce:	4b7f      	ldr	r3, [pc, #508]	@ (80049cc <_printf_float+0x2dc>)
 80047d0:	e7d3      	b.n	800477a <_printf_float+0x8a>
 80047d2:	6863      	ldr	r3, [r4, #4]
 80047d4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	d13f      	bne.n	800485c <_printf_float+0x16c>
 80047dc:	2306      	movs	r3, #6
 80047de:	6063      	str	r3, [r4, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80047e6:	6023      	str	r3, [r4, #0]
 80047e8:	9206      	str	r2, [sp, #24]
 80047ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80047ec:	e9cd a204 	strd	sl, r2, [sp, #16]
 80047f0:	aa0d      	add	r2, sp, #52	@ 0x34
 80047f2:	9203      	str	r2, [sp, #12]
 80047f4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80047f8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80047fc:	6863      	ldr	r3, [r4, #4]
 80047fe:	4642      	mov	r2, r8
 8004800:	9300      	str	r3, [sp, #0]
 8004802:	4628      	mov	r0, r5
 8004804:	464b      	mov	r3, r9
 8004806:	910a      	str	r1, [sp, #40]	@ 0x28
 8004808:	f7ff fed4 	bl	80045b4 <__cvt>
 800480c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800480e:	4680      	mov	r8, r0
 8004810:	2947      	cmp	r1, #71	@ 0x47
 8004812:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004814:	d128      	bne.n	8004868 <_printf_float+0x178>
 8004816:	1cc8      	adds	r0, r1, #3
 8004818:	db02      	blt.n	8004820 <_printf_float+0x130>
 800481a:	6863      	ldr	r3, [r4, #4]
 800481c:	4299      	cmp	r1, r3
 800481e:	dd40      	ble.n	80048a2 <_printf_float+0x1b2>
 8004820:	f1aa 0a02 	sub.w	sl, sl, #2
 8004824:	fa5f fa8a 	uxtb.w	sl, sl
 8004828:	4652      	mov	r2, sl
 800482a:	3901      	subs	r1, #1
 800482c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004830:	910d      	str	r1, [sp, #52]	@ 0x34
 8004832:	f7ff ff23 	bl	800467c <__exponent>
 8004836:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004838:	4681      	mov	r9, r0
 800483a:	1813      	adds	r3, r2, r0
 800483c:	2a01      	cmp	r2, #1
 800483e:	6123      	str	r3, [r4, #16]
 8004840:	dc02      	bgt.n	8004848 <_printf_float+0x158>
 8004842:	6822      	ldr	r2, [r4, #0]
 8004844:	07d2      	lsls	r2, r2, #31
 8004846:	d501      	bpl.n	800484c <_printf_float+0x15c>
 8004848:	3301      	adds	r3, #1
 800484a:	6123      	str	r3, [r4, #16]
 800484c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004850:	2b00      	cmp	r3, #0
 8004852:	d09e      	beq.n	8004792 <_printf_float+0xa2>
 8004854:	232d      	movs	r3, #45	@ 0x2d
 8004856:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800485a:	e79a      	b.n	8004792 <_printf_float+0xa2>
 800485c:	2947      	cmp	r1, #71	@ 0x47
 800485e:	d1bf      	bne.n	80047e0 <_printf_float+0xf0>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1bd      	bne.n	80047e0 <_printf_float+0xf0>
 8004864:	2301      	movs	r3, #1
 8004866:	e7ba      	b.n	80047de <_printf_float+0xee>
 8004868:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800486c:	d9dc      	bls.n	8004828 <_printf_float+0x138>
 800486e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004872:	d118      	bne.n	80048a6 <_printf_float+0x1b6>
 8004874:	2900      	cmp	r1, #0
 8004876:	6863      	ldr	r3, [r4, #4]
 8004878:	dd0b      	ble.n	8004892 <_printf_float+0x1a2>
 800487a:	6121      	str	r1, [r4, #16]
 800487c:	b913      	cbnz	r3, 8004884 <_printf_float+0x194>
 800487e:	6822      	ldr	r2, [r4, #0]
 8004880:	07d0      	lsls	r0, r2, #31
 8004882:	d502      	bpl.n	800488a <_printf_float+0x19a>
 8004884:	3301      	adds	r3, #1
 8004886:	440b      	add	r3, r1
 8004888:	6123      	str	r3, [r4, #16]
 800488a:	f04f 0900 	mov.w	r9, #0
 800488e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004890:	e7dc      	b.n	800484c <_printf_float+0x15c>
 8004892:	b913      	cbnz	r3, 800489a <_printf_float+0x1aa>
 8004894:	6822      	ldr	r2, [r4, #0]
 8004896:	07d2      	lsls	r2, r2, #31
 8004898:	d501      	bpl.n	800489e <_printf_float+0x1ae>
 800489a:	3302      	adds	r3, #2
 800489c:	e7f4      	b.n	8004888 <_printf_float+0x198>
 800489e:	2301      	movs	r3, #1
 80048a0:	e7f2      	b.n	8004888 <_printf_float+0x198>
 80048a2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80048a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80048a8:	4299      	cmp	r1, r3
 80048aa:	db05      	blt.n	80048b8 <_printf_float+0x1c8>
 80048ac:	6823      	ldr	r3, [r4, #0]
 80048ae:	6121      	str	r1, [r4, #16]
 80048b0:	07d8      	lsls	r0, r3, #31
 80048b2:	d5ea      	bpl.n	800488a <_printf_float+0x19a>
 80048b4:	1c4b      	adds	r3, r1, #1
 80048b6:	e7e7      	b.n	8004888 <_printf_float+0x198>
 80048b8:	2900      	cmp	r1, #0
 80048ba:	bfcc      	ite	gt
 80048bc:	2201      	movgt	r2, #1
 80048be:	f1c1 0202 	rsble	r2, r1, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	e7e0      	b.n	8004888 <_printf_float+0x198>
 80048c6:	6823      	ldr	r3, [r4, #0]
 80048c8:	055a      	lsls	r2, r3, #21
 80048ca:	d407      	bmi.n	80048dc <_printf_float+0x1ec>
 80048cc:	6923      	ldr	r3, [r4, #16]
 80048ce:	4642      	mov	r2, r8
 80048d0:	4631      	mov	r1, r6
 80048d2:	4628      	mov	r0, r5
 80048d4:	47b8      	blx	r7
 80048d6:	3001      	adds	r0, #1
 80048d8:	d12b      	bne.n	8004932 <_printf_float+0x242>
 80048da:	e764      	b.n	80047a6 <_printf_float+0xb6>
 80048dc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80048e0:	f240 80dc 	bls.w	8004a9c <_printf_float+0x3ac>
 80048e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80048e8:	2200      	movs	r2, #0
 80048ea:	2300      	movs	r3, #0
 80048ec:	f7fc f85c 	bl	80009a8 <__aeabi_dcmpeq>
 80048f0:	2800      	cmp	r0, #0
 80048f2:	d033      	beq.n	800495c <_printf_float+0x26c>
 80048f4:	2301      	movs	r3, #1
 80048f6:	4631      	mov	r1, r6
 80048f8:	4628      	mov	r0, r5
 80048fa:	4a35      	ldr	r2, [pc, #212]	@ (80049d0 <_printf_float+0x2e0>)
 80048fc:	47b8      	blx	r7
 80048fe:	3001      	adds	r0, #1
 8004900:	f43f af51 	beq.w	80047a6 <_printf_float+0xb6>
 8004904:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004908:	4543      	cmp	r3, r8
 800490a:	db02      	blt.n	8004912 <_printf_float+0x222>
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	07d8      	lsls	r0, r3, #31
 8004910:	d50f      	bpl.n	8004932 <_printf_float+0x242>
 8004912:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004916:	4631      	mov	r1, r6
 8004918:	4628      	mov	r0, r5
 800491a:	47b8      	blx	r7
 800491c:	3001      	adds	r0, #1
 800491e:	f43f af42 	beq.w	80047a6 <_printf_float+0xb6>
 8004922:	f04f 0900 	mov.w	r9, #0
 8004926:	f108 38ff 	add.w	r8, r8, #4294967295
 800492a:	f104 0a1a 	add.w	sl, r4, #26
 800492e:	45c8      	cmp	r8, r9
 8004930:	dc09      	bgt.n	8004946 <_printf_float+0x256>
 8004932:	6823      	ldr	r3, [r4, #0]
 8004934:	079b      	lsls	r3, r3, #30
 8004936:	f100 8102 	bmi.w	8004b3e <_printf_float+0x44e>
 800493a:	68e0      	ldr	r0, [r4, #12]
 800493c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800493e:	4298      	cmp	r0, r3
 8004940:	bfb8      	it	lt
 8004942:	4618      	movlt	r0, r3
 8004944:	e731      	b.n	80047aa <_printf_float+0xba>
 8004946:	2301      	movs	r3, #1
 8004948:	4652      	mov	r2, sl
 800494a:	4631      	mov	r1, r6
 800494c:	4628      	mov	r0, r5
 800494e:	47b8      	blx	r7
 8004950:	3001      	adds	r0, #1
 8004952:	f43f af28 	beq.w	80047a6 <_printf_float+0xb6>
 8004956:	f109 0901 	add.w	r9, r9, #1
 800495a:	e7e8      	b.n	800492e <_printf_float+0x23e>
 800495c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800495e:	2b00      	cmp	r3, #0
 8004960:	dc38      	bgt.n	80049d4 <_printf_float+0x2e4>
 8004962:	2301      	movs	r3, #1
 8004964:	4631      	mov	r1, r6
 8004966:	4628      	mov	r0, r5
 8004968:	4a19      	ldr	r2, [pc, #100]	@ (80049d0 <_printf_float+0x2e0>)
 800496a:	47b8      	blx	r7
 800496c:	3001      	adds	r0, #1
 800496e:	f43f af1a 	beq.w	80047a6 <_printf_float+0xb6>
 8004972:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004976:	ea59 0303 	orrs.w	r3, r9, r3
 800497a:	d102      	bne.n	8004982 <_printf_float+0x292>
 800497c:	6823      	ldr	r3, [r4, #0]
 800497e:	07d9      	lsls	r1, r3, #31
 8004980:	d5d7      	bpl.n	8004932 <_printf_float+0x242>
 8004982:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004986:	4631      	mov	r1, r6
 8004988:	4628      	mov	r0, r5
 800498a:	47b8      	blx	r7
 800498c:	3001      	adds	r0, #1
 800498e:	f43f af0a 	beq.w	80047a6 <_printf_float+0xb6>
 8004992:	f04f 0a00 	mov.w	sl, #0
 8004996:	f104 0b1a 	add.w	fp, r4, #26
 800499a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800499c:	425b      	negs	r3, r3
 800499e:	4553      	cmp	r3, sl
 80049a0:	dc01      	bgt.n	80049a6 <_printf_float+0x2b6>
 80049a2:	464b      	mov	r3, r9
 80049a4:	e793      	b.n	80048ce <_printf_float+0x1de>
 80049a6:	2301      	movs	r3, #1
 80049a8:	465a      	mov	r2, fp
 80049aa:	4631      	mov	r1, r6
 80049ac:	4628      	mov	r0, r5
 80049ae:	47b8      	blx	r7
 80049b0:	3001      	adds	r0, #1
 80049b2:	f43f aef8 	beq.w	80047a6 <_printf_float+0xb6>
 80049b6:	f10a 0a01 	add.w	sl, sl, #1
 80049ba:	e7ee      	b.n	800499a <_printf_float+0x2aa>
 80049bc:	7fefffff 	.word	0x7fefffff
 80049c0:	08008cc2 	.word	0x08008cc2
 80049c4:	08008cbe 	.word	0x08008cbe
 80049c8:	08008cca 	.word	0x08008cca
 80049cc:	08008cc6 	.word	0x08008cc6
 80049d0:	08008cce 	.word	0x08008cce
 80049d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80049d6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80049da:	4553      	cmp	r3, sl
 80049dc:	bfa8      	it	ge
 80049de:	4653      	movge	r3, sl
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	4699      	mov	r9, r3
 80049e4:	dc36      	bgt.n	8004a54 <_printf_float+0x364>
 80049e6:	f04f 0b00 	mov.w	fp, #0
 80049ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049ee:	f104 021a 	add.w	r2, r4, #26
 80049f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80049f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80049f6:	eba3 0309 	sub.w	r3, r3, r9
 80049fa:	455b      	cmp	r3, fp
 80049fc:	dc31      	bgt.n	8004a62 <_printf_float+0x372>
 80049fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a00:	459a      	cmp	sl, r3
 8004a02:	dc3a      	bgt.n	8004a7a <_printf_float+0x38a>
 8004a04:	6823      	ldr	r3, [r4, #0]
 8004a06:	07da      	lsls	r2, r3, #31
 8004a08:	d437      	bmi.n	8004a7a <_printf_float+0x38a>
 8004a0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a0c:	ebaa 0903 	sub.w	r9, sl, r3
 8004a10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a12:	ebaa 0303 	sub.w	r3, sl, r3
 8004a16:	4599      	cmp	r9, r3
 8004a18:	bfa8      	it	ge
 8004a1a:	4699      	movge	r9, r3
 8004a1c:	f1b9 0f00 	cmp.w	r9, #0
 8004a20:	dc33      	bgt.n	8004a8a <_printf_float+0x39a>
 8004a22:	f04f 0800 	mov.w	r8, #0
 8004a26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a2a:	f104 0b1a 	add.w	fp, r4, #26
 8004a2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a30:	ebaa 0303 	sub.w	r3, sl, r3
 8004a34:	eba3 0309 	sub.w	r3, r3, r9
 8004a38:	4543      	cmp	r3, r8
 8004a3a:	f77f af7a 	ble.w	8004932 <_printf_float+0x242>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	465a      	mov	r2, fp
 8004a42:	4631      	mov	r1, r6
 8004a44:	4628      	mov	r0, r5
 8004a46:	47b8      	blx	r7
 8004a48:	3001      	adds	r0, #1
 8004a4a:	f43f aeac 	beq.w	80047a6 <_printf_float+0xb6>
 8004a4e:	f108 0801 	add.w	r8, r8, #1
 8004a52:	e7ec      	b.n	8004a2e <_printf_float+0x33e>
 8004a54:	4642      	mov	r2, r8
 8004a56:	4631      	mov	r1, r6
 8004a58:	4628      	mov	r0, r5
 8004a5a:	47b8      	blx	r7
 8004a5c:	3001      	adds	r0, #1
 8004a5e:	d1c2      	bne.n	80049e6 <_printf_float+0x2f6>
 8004a60:	e6a1      	b.n	80047a6 <_printf_float+0xb6>
 8004a62:	2301      	movs	r3, #1
 8004a64:	4631      	mov	r1, r6
 8004a66:	4628      	mov	r0, r5
 8004a68:	920a      	str	r2, [sp, #40]	@ 0x28
 8004a6a:	47b8      	blx	r7
 8004a6c:	3001      	adds	r0, #1
 8004a6e:	f43f ae9a 	beq.w	80047a6 <_printf_float+0xb6>
 8004a72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004a74:	f10b 0b01 	add.w	fp, fp, #1
 8004a78:	e7bb      	b.n	80049f2 <_printf_float+0x302>
 8004a7a:	4631      	mov	r1, r6
 8004a7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a80:	4628      	mov	r0, r5
 8004a82:	47b8      	blx	r7
 8004a84:	3001      	adds	r0, #1
 8004a86:	d1c0      	bne.n	8004a0a <_printf_float+0x31a>
 8004a88:	e68d      	b.n	80047a6 <_printf_float+0xb6>
 8004a8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004a8c:	464b      	mov	r3, r9
 8004a8e:	4631      	mov	r1, r6
 8004a90:	4628      	mov	r0, r5
 8004a92:	4442      	add	r2, r8
 8004a94:	47b8      	blx	r7
 8004a96:	3001      	adds	r0, #1
 8004a98:	d1c3      	bne.n	8004a22 <_printf_float+0x332>
 8004a9a:	e684      	b.n	80047a6 <_printf_float+0xb6>
 8004a9c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004aa0:	f1ba 0f01 	cmp.w	sl, #1
 8004aa4:	dc01      	bgt.n	8004aaa <_printf_float+0x3ba>
 8004aa6:	07db      	lsls	r3, r3, #31
 8004aa8:	d536      	bpl.n	8004b18 <_printf_float+0x428>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	4642      	mov	r2, r8
 8004aae:	4631      	mov	r1, r6
 8004ab0:	4628      	mov	r0, r5
 8004ab2:	47b8      	blx	r7
 8004ab4:	3001      	adds	r0, #1
 8004ab6:	f43f ae76 	beq.w	80047a6 <_printf_float+0xb6>
 8004aba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004abe:	4631      	mov	r1, r6
 8004ac0:	4628      	mov	r0, r5
 8004ac2:	47b8      	blx	r7
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	f43f ae6e 	beq.w	80047a6 <_printf_float+0xb6>
 8004aca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ad6:	f7fb ff67 	bl	80009a8 <__aeabi_dcmpeq>
 8004ada:	b9c0      	cbnz	r0, 8004b0e <_printf_float+0x41e>
 8004adc:	4653      	mov	r3, sl
 8004ade:	f108 0201 	add.w	r2, r8, #1
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	47b8      	blx	r7
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d10c      	bne.n	8004b06 <_printf_float+0x416>
 8004aec:	e65b      	b.n	80047a6 <_printf_float+0xb6>
 8004aee:	2301      	movs	r3, #1
 8004af0:	465a      	mov	r2, fp
 8004af2:	4631      	mov	r1, r6
 8004af4:	4628      	mov	r0, r5
 8004af6:	47b8      	blx	r7
 8004af8:	3001      	adds	r0, #1
 8004afa:	f43f ae54 	beq.w	80047a6 <_printf_float+0xb6>
 8004afe:	f108 0801 	add.w	r8, r8, #1
 8004b02:	45d0      	cmp	r8, sl
 8004b04:	dbf3      	blt.n	8004aee <_printf_float+0x3fe>
 8004b06:	464b      	mov	r3, r9
 8004b08:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004b0c:	e6e0      	b.n	80048d0 <_printf_float+0x1e0>
 8004b0e:	f04f 0800 	mov.w	r8, #0
 8004b12:	f104 0b1a 	add.w	fp, r4, #26
 8004b16:	e7f4      	b.n	8004b02 <_printf_float+0x412>
 8004b18:	2301      	movs	r3, #1
 8004b1a:	4642      	mov	r2, r8
 8004b1c:	e7e1      	b.n	8004ae2 <_printf_float+0x3f2>
 8004b1e:	2301      	movs	r3, #1
 8004b20:	464a      	mov	r2, r9
 8004b22:	4631      	mov	r1, r6
 8004b24:	4628      	mov	r0, r5
 8004b26:	47b8      	blx	r7
 8004b28:	3001      	adds	r0, #1
 8004b2a:	f43f ae3c 	beq.w	80047a6 <_printf_float+0xb6>
 8004b2e:	f108 0801 	add.w	r8, r8, #1
 8004b32:	68e3      	ldr	r3, [r4, #12]
 8004b34:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004b36:	1a5b      	subs	r3, r3, r1
 8004b38:	4543      	cmp	r3, r8
 8004b3a:	dcf0      	bgt.n	8004b1e <_printf_float+0x42e>
 8004b3c:	e6fd      	b.n	800493a <_printf_float+0x24a>
 8004b3e:	f04f 0800 	mov.w	r8, #0
 8004b42:	f104 0919 	add.w	r9, r4, #25
 8004b46:	e7f4      	b.n	8004b32 <_printf_float+0x442>

08004b48 <_printf_common>:
 8004b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b4c:	4616      	mov	r6, r2
 8004b4e:	4698      	mov	r8, r3
 8004b50:	688a      	ldr	r2, [r1, #8]
 8004b52:	690b      	ldr	r3, [r1, #16]
 8004b54:	4607      	mov	r7, r0
 8004b56:	4293      	cmp	r3, r2
 8004b58:	bfb8      	it	lt
 8004b5a:	4613      	movlt	r3, r2
 8004b5c:	6033      	str	r3, [r6, #0]
 8004b5e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b62:	460c      	mov	r4, r1
 8004b64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b68:	b10a      	cbz	r2, 8004b6e <_printf_common+0x26>
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	6033      	str	r3, [r6, #0]
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	0699      	lsls	r1, r3, #26
 8004b72:	bf42      	ittt	mi
 8004b74:	6833      	ldrmi	r3, [r6, #0]
 8004b76:	3302      	addmi	r3, #2
 8004b78:	6033      	strmi	r3, [r6, #0]
 8004b7a:	6825      	ldr	r5, [r4, #0]
 8004b7c:	f015 0506 	ands.w	r5, r5, #6
 8004b80:	d106      	bne.n	8004b90 <_printf_common+0x48>
 8004b82:	f104 0a19 	add.w	sl, r4, #25
 8004b86:	68e3      	ldr	r3, [r4, #12]
 8004b88:	6832      	ldr	r2, [r6, #0]
 8004b8a:	1a9b      	subs	r3, r3, r2
 8004b8c:	42ab      	cmp	r3, r5
 8004b8e:	dc2b      	bgt.n	8004be8 <_printf_common+0xa0>
 8004b90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004b94:	6822      	ldr	r2, [r4, #0]
 8004b96:	3b00      	subs	r3, #0
 8004b98:	bf18      	it	ne
 8004b9a:	2301      	movne	r3, #1
 8004b9c:	0692      	lsls	r2, r2, #26
 8004b9e:	d430      	bmi.n	8004c02 <_printf_common+0xba>
 8004ba0:	4641      	mov	r1, r8
 8004ba2:	4638      	mov	r0, r7
 8004ba4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ba8:	47c8      	blx	r9
 8004baa:	3001      	adds	r0, #1
 8004bac:	d023      	beq.n	8004bf6 <_printf_common+0xae>
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	6922      	ldr	r2, [r4, #16]
 8004bb2:	f003 0306 	and.w	r3, r3, #6
 8004bb6:	2b04      	cmp	r3, #4
 8004bb8:	bf14      	ite	ne
 8004bba:	2500      	movne	r5, #0
 8004bbc:	6833      	ldreq	r3, [r6, #0]
 8004bbe:	f04f 0600 	mov.w	r6, #0
 8004bc2:	bf08      	it	eq
 8004bc4:	68e5      	ldreq	r5, [r4, #12]
 8004bc6:	f104 041a 	add.w	r4, r4, #26
 8004bca:	bf08      	it	eq
 8004bcc:	1aed      	subeq	r5, r5, r3
 8004bce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004bd2:	bf08      	it	eq
 8004bd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	bfc4      	itt	gt
 8004bdc:	1a9b      	subgt	r3, r3, r2
 8004bde:	18ed      	addgt	r5, r5, r3
 8004be0:	42b5      	cmp	r5, r6
 8004be2:	d11a      	bne.n	8004c1a <_printf_common+0xd2>
 8004be4:	2000      	movs	r0, #0
 8004be6:	e008      	b.n	8004bfa <_printf_common+0xb2>
 8004be8:	2301      	movs	r3, #1
 8004bea:	4652      	mov	r2, sl
 8004bec:	4641      	mov	r1, r8
 8004bee:	4638      	mov	r0, r7
 8004bf0:	47c8      	blx	r9
 8004bf2:	3001      	adds	r0, #1
 8004bf4:	d103      	bne.n	8004bfe <_printf_common+0xb6>
 8004bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8004bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bfe:	3501      	adds	r5, #1
 8004c00:	e7c1      	b.n	8004b86 <_printf_common+0x3e>
 8004c02:	2030      	movs	r0, #48	@ 0x30
 8004c04:	18e1      	adds	r1, r4, r3
 8004c06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c10:	4422      	add	r2, r4
 8004c12:	3302      	adds	r3, #2
 8004c14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c18:	e7c2      	b.n	8004ba0 <_printf_common+0x58>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	4622      	mov	r2, r4
 8004c1e:	4641      	mov	r1, r8
 8004c20:	4638      	mov	r0, r7
 8004c22:	47c8      	blx	r9
 8004c24:	3001      	adds	r0, #1
 8004c26:	d0e6      	beq.n	8004bf6 <_printf_common+0xae>
 8004c28:	3601      	adds	r6, #1
 8004c2a:	e7d9      	b.n	8004be0 <_printf_common+0x98>

08004c2c <_printf_i>:
 8004c2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c30:	7e0f      	ldrb	r7, [r1, #24]
 8004c32:	4691      	mov	r9, r2
 8004c34:	2f78      	cmp	r7, #120	@ 0x78
 8004c36:	4680      	mov	r8, r0
 8004c38:	460c      	mov	r4, r1
 8004c3a:	469a      	mov	sl, r3
 8004c3c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c42:	d807      	bhi.n	8004c54 <_printf_i+0x28>
 8004c44:	2f62      	cmp	r7, #98	@ 0x62
 8004c46:	d80a      	bhi.n	8004c5e <_printf_i+0x32>
 8004c48:	2f00      	cmp	r7, #0
 8004c4a:	f000 80d1 	beq.w	8004df0 <_printf_i+0x1c4>
 8004c4e:	2f58      	cmp	r7, #88	@ 0x58
 8004c50:	f000 80b8 	beq.w	8004dc4 <_printf_i+0x198>
 8004c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c5c:	e03a      	b.n	8004cd4 <_printf_i+0xa8>
 8004c5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c62:	2b15      	cmp	r3, #21
 8004c64:	d8f6      	bhi.n	8004c54 <_printf_i+0x28>
 8004c66:	a101      	add	r1, pc, #4	@ (adr r1, 8004c6c <_printf_i+0x40>)
 8004c68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c6c:	08004cc5 	.word	0x08004cc5
 8004c70:	08004cd9 	.word	0x08004cd9
 8004c74:	08004c55 	.word	0x08004c55
 8004c78:	08004c55 	.word	0x08004c55
 8004c7c:	08004c55 	.word	0x08004c55
 8004c80:	08004c55 	.word	0x08004c55
 8004c84:	08004cd9 	.word	0x08004cd9
 8004c88:	08004c55 	.word	0x08004c55
 8004c8c:	08004c55 	.word	0x08004c55
 8004c90:	08004c55 	.word	0x08004c55
 8004c94:	08004c55 	.word	0x08004c55
 8004c98:	08004dd7 	.word	0x08004dd7
 8004c9c:	08004d03 	.word	0x08004d03
 8004ca0:	08004d91 	.word	0x08004d91
 8004ca4:	08004c55 	.word	0x08004c55
 8004ca8:	08004c55 	.word	0x08004c55
 8004cac:	08004df9 	.word	0x08004df9
 8004cb0:	08004c55 	.word	0x08004c55
 8004cb4:	08004d03 	.word	0x08004d03
 8004cb8:	08004c55 	.word	0x08004c55
 8004cbc:	08004c55 	.word	0x08004c55
 8004cc0:	08004d99 	.word	0x08004d99
 8004cc4:	6833      	ldr	r3, [r6, #0]
 8004cc6:	1d1a      	adds	r2, r3, #4
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6032      	str	r2, [r6, #0]
 8004ccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e09c      	b.n	8004e12 <_printf_i+0x1e6>
 8004cd8:	6833      	ldr	r3, [r6, #0]
 8004cda:	6820      	ldr	r0, [r4, #0]
 8004cdc:	1d19      	adds	r1, r3, #4
 8004cde:	6031      	str	r1, [r6, #0]
 8004ce0:	0606      	lsls	r6, r0, #24
 8004ce2:	d501      	bpl.n	8004ce8 <_printf_i+0xbc>
 8004ce4:	681d      	ldr	r5, [r3, #0]
 8004ce6:	e003      	b.n	8004cf0 <_printf_i+0xc4>
 8004ce8:	0645      	lsls	r5, r0, #25
 8004cea:	d5fb      	bpl.n	8004ce4 <_printf_i+0xb8>
 8004cec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004cf0:	2d00      	cmp	r5, #0
 8004cf2:	da03      	bge.n	8004cfc <_printf_i+0xd0>
 8004cf4:	232d      	movs	r3, #45	@ 0x2d
 8004cf6:	426d      	negs	r5, r5
 8004cf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cfc:	230a      	movs	r3, #10
 8004cfe:	4858      	ldr	r0, [pc, #352]	@ (8004e60 <_printf_i+0x234>)
 8004d00:	e011      	b.n	8004d26 <_printf_i+0xfa>
 8004d02:	6821      	ldr	r1, [r4, #0]
 8004d04:	6833      	ldr	r3, [r6, #0]
 8004d06:	0608      	lsls	r0, r1, #24
 8004d08:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d0c:	d402      	bmi.n	8004d14 <_printf_i+0xe8>
 8004d0e:	0649      	lsls	r1, r1, #25
 8004d10:	bf48      	it	mi
 8004d12:	b2ad      	uxthmi	r5, r5
 8004d14:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d16:	6033      	str	r3, [r6, #0]
 8004d18:	bf14      	ite	ne
 8004d1a:	230a      	movne	r3, #10
 8004d1c:	2308      	moveq	r3, #8
 8004d1e:	4850      	ldr	r0, [pc, #320]	@ (8004e60 <_printf_i+0x234>)
 8004d20:	2100      	movs	r1, #0
 8004d22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d26:	6866      	ldr	r6, [r4, #4]
 8004d28:	2e00      	cmp	r6, #0
 8004d2a:	60a6      	str	r6, [r4, #8]
 8004d2c:	db05      	blt.n	8004d3a <_printf_i+0x10e>
 8004d2e:	6821      	ldr	r1, [r4, #0]
 8004d30:	432e      	orrs	r6, r5
 8004d32:	f021 0104 	bic.w	r1, r1, #4
 8004d36:	6021      	str	r1, [r4, #0]
 8004d38:	d04b      	beq.n	8004dd2 <_printf_i+0x1a6>
 8004d3a:	4616      	mov	r6, r2
 8004d3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d40:	fb03 5711 	mls	r7, r3, r1, r5
 8004d44:	5dc7      	ldrb	r7, [r0, r7]
 8004d46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d4a:	462f      	mov	r7, r5
 8004d4c:	42bb      	cmp	r3, r7
 8004d4e:	460d      	mov	r5, r1
 8004d50:	d9f4      	bls.n	8004d3c <_printf_i+0x110>
 8004d52:	2b08      	cmp	r3, #8
 8004d54:	d10b      	bne.n	8004d6e <_printf_i+0x142>
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	07df      	lsls	r7, r3, #31
 8004d5a:	d508      	bpl.n	8004d6e <_printf_i+0x142>
 8004d5c:	6923      	ldr	r3, [r4, #16]
 8004d5e:	6861      	ldr	r1, [r4, #4]
 8004d60:	4299      	cmp	r1, r3
 8004d62:	bfde      	ittt	le
 8004d64:	2330      	movle	r3, #48	@ 0x30
 8004d66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d6e:	1b92      	subs	r2, r2, r6
 8004d70:	6122      	str	r2, [r4, #16]
 8004d72:	464b      	mov	r3, r9
 8004d74:	4621      	mov	r1, r4
 8004d76:	4640      	mov	r0, r8
 8004d78:	f8cd a000 	str.w	sl, [sp]
 8004d7c:	aa03      	add	r2, sp, #12
 8004d7e:	f7ff fee3 	bl	8004b48 <_printf_common>
 8004d82:	3001      	adds	r0, #1
 8004d84:	d14a      	bne.n	8004e1c <_printf_i+0x1f0>
 8004d86:	f04f 30ff 	mov.w	r0, #4294967295
 8004d8a:	b004      	add	sp, #16
 8004d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	f043 0320 	orr.w	r3, r3, #32
 8004d96:	6023      	str	r3, [r4, #0]
 8004d98:	2778      	movs	r7, #120	@ 0x78
 8004d9a:	4832      	ldr	r0, [pc, #200]	@ (8004e64 <_printf_i+0x238>)
 8004d9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	6831      	ldr	r1, [r6, #0]
 8004da4:	061f      	lsls	r7, r3, #24
 8004da6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004daa:	d402      	bmi.n	8004db2 <_printf_i+0x186>
 8004dac:	065f      	lsls	r7, r3, #25
 8004dae:	bf48      	it	mi
 8004db0:	b2ad      	uxthmi	r5, r5
 8004db2:	6031      	str	r1, [r6, #0]
 8004db4:	07d9      	lsls	r1, r3, #31
 8004db6:	bf44      	itt	mi
 8004db8:	f043 0320 	orrmi.w	r3, r3, #32
 8004dbc:	6023      	strmi	r3, [r4, #0]
 8004dbe:	b11d      	cbz	r5, 8004dc8 <_printf_i+0x19c>
 8004dc0:	2310      	movs	r3, #16
 8004dc2:	e7ad      	b.n	8004d20 <_printf_i+0xf4>
 8004dc4:	4826      	ldr	r0, [pc, #152]	@ (8004e60 <_printf_i+0x234>)
 8004dc6:	e7e9      	b.n	8004d9c <_printf_i+0x170>
 8004dc8:	6823      	ldr	r3, [r4, #0]
 8004dca:	f023 0320 	bic.w	r3, r3, #32
 8004dce:	6023      	str	r3, [r4, #0]
 8004dd0:	e7f6      	b.n	8004dc0 <_printf_i+0x194>
 8004dd2:	4616      	mov	r6, r2
 8004dd4:	e7bd      	b.n	8004d52 <_printf_i+0x126>
 8004dd6:	6833      	ldr	r3, [r6, #0]
 8004dd8:	6825      	ldr	r5, [r4, #0]
 8004dda:	1d18      	adds	r0, r3, #4
 8004ddc:	6961      	ldr	r1, [r4, #20]
 8004dde:	6030      	str	r0, [r6, #0]
 8004de0:	062e      	lsls	r6, r5, #24
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	d501      	bpl.n	8004dea <_printf_i+0x1be>
 8004de6:	6019      	str	r1, [r3, #0]
 8004de8:	e002      	b.n	8004df0 <_printf_i+0x1c4>
 8004dea:	0668      	lsls	r0, r5, #25
 8004dec:	d5fb      	bpl.n	8004de6 <_printf_i+0x1ba>
 8004dee:	8019      	strh	r1, [r3, #0]
 8004df0:	2300      	movs	r3, #0
 8004df2:	4616      	mov	r6, r2
 8004df4:	6123      	str	r3, [r4, #16]
 8004df6:	e7bc      	b.n	8004d72 <_printf_i+0x146>
 8004df8:	6833      	ldr	r3, [r6, #0]
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	1d1a      	adds	r2, r3, #4
 8004dfe:	6032      	str	r2, [r6, #0]
 8004e00:	681e      	ldr	r6, [r3, #0]
 8004e02:	6862      	ldr	r2, [r4, #4]
 8004e04:	4630      	mov	r0, r6
 8004e06:	f000 fbe0 	bl	80055ca <memchr>
 8004e0a:	b108      	cbz	r0, 8004e10 <_printf_i+0x1e4>
 8004e0c:	1b80      	subs	r0, r0, r6
 8004e0e:	6060      	str	r0, [r4, #4]
 8004e10:	6863      	ldr	r3, [r4, #4]
 8004e12:	6123      	str	r3, [r4, #16]
 8004e14:	2300      	movs	r3, #0
 8004e16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e1a:	e7aa      	b.n	8004d72 <_printf_i+0x146>
 8004e1c:	4632      	mov	r2, r6
 8004e1e:	4649      	mov	r1, r9
 8004e20:	4640      	mov	r0, r8
 8004e22:	6923      	ldr	r3, [r4, #16]
 8004e24:	47d0      	blx	sl
 8004e26:	3001      	adds	r0, #1
 8004e28:	d0ad      	beq.n	8004d86 <_printf_i+0x15a>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	079b      	lsls	r3, r3, #30
 8004e2e:	d413      	bmi.n	8004e58 <_printf_i+0x22c>
 8004e30:	68e0      	ldr	r0, [r4, #12]
 8004e32:	9b03      	ldr	r3, [sp, #12]
 8004e34:	4298      	cmp	r0, r3
 8004e36:	bfb8      	it	lt
 8004e38:	4618      	movlt	r0, r3
 8004e3a:	e7a6      	b.n	8004d8a <_printf_i+0x15e>
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	4632      	mov	r2, r6
 8004e40:	4649      	mov	r1, r9
 8004e42:	4640      	mov	r0, r8
 8004e44:	47d0      	blx	sl
 8004e46:	3001      	adds	r0, #1
 8004e48:	d09d      	beq.n	8004d86 <_printf_i+0x15a>
 8004e4a:	3501      	adds	r5, #1
 8004e4c:	68e3      	ldr	r3, [r4, #12]
 8004e4e:	9903      	ldr	r1, [sp, #12]
 8004e50:	1a5b      	subs	r3, r3, r1
 8004e52:	42ab      	cmp	r3, r5
 8004e54:	dcf2      	bgt.n	8004e3c <_printf_i+0x210>
 8004e56:	e7eb      	b.n	8004e30 <_printf_i+0x204>
 8004e58:	2500      	movs	r5, #0
 8004e5a:	f104 0619 	add.w	r6, r4, #25
 8004e5e:	e7f5      	b.n	8004e4c <_printf_i+0x220>
 8004e60:	08008cd0 	.word	0x08008cd0
 8004e64:	08008ce1 	.word	0x08008ce1

08004e68 <_scanf_float>:
 8004e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e6c:	b087      	sub	sp, #28
 8004e6e:	9303      	str	r3, [sp, #12]
 8004e70:	688b      	ldr	r3, [r1, #8]
 8004e72:	4691      	mov	r9, r2
 8004e74:	1e5a      	subs	r2, r3, #1
 8004e76:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004e7a:	bf82      	ittt	hi
 8004e7c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004e80:	eb03 0b05 	addhi.w	fp, r3, r5
 8004e84:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004e88:	460a      	mov	r2, r1
 8004e8a:	f04f 0500 	mov.w	r5, #0
 8004e8e:	bf88      	it	hi
 8004e90:	608b      	strhi	r3, [r1, #8]
 8004e92:	680b      	ldr	r3, [r1, #0]
 8004e94:	4680      	mov	r8, r0
 8004e96:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004e9a:	f842 3b1c 	str.w	r3, [r2], #28
 8004e9e:	460c      	mov	r4, r1
 8004ea0:	bf98      	it	ls
 8004ea2:	f04f 0b00 	movls.w	fp, #0
 8004ea6:	4616      	mov	r6, r2
 8004ea8:	46aa      	mov	sl, r5
 8004eaa:	462f      	mov	r7, r5
 8004eac:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004eb0:	9201      	str	r2, [sp, #4]
 8004eb2:	9502      	str	r5, [sp, #8]
 8004eb4:	68a2      	ldr	r2, [r4, #8]
 8004eb6:	b15a      	cbz	r2, 8004ed0 <_scanf_float+0x68>
 8004eb8:	f8d9 3000 	ldr.w	r3, [r9]
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	2b4e      	cmp	r3, #78	@ 0x4e
 8004ec0:	d862      	bhi.n	8004f88 <_scanf_float+0x120>
 8004ec2:	2b40      	cmp	r3, #64	@ 0x40
 8004ec4:	d83a      	bhi.n	8004f3c <_scanf_float+0xd4>
 8004ec6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004eca:	b2c8      	uxtb	r0, r1
 8004ecc:	280e      	cmp	r0, #14
 8004ece:	d938      	bls.n	8004f42 <_scanf_float+0xda>
 8004ed0:	b11f      	cbz	r7, 8004eda <_scanf_float+0x72>
 8004ed2:	6823      	ldr	r3, [r4, #0]
 8004ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ed8:	6023      	str	r3, [r4, #0]
 8004eda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ede:	f1ba 0f01 	cmp.w	sl, #1
 8004ee2:	f200 8114 	bhi.w	800510e <_scanf_float+0x2a6>
 8004ee6:	9b01      	ldr	r3, [sp, #4]
 8004ee8:	429e      	cmp	r6, r3
 8004eea:	f200 8105 	bhi.w	80050f8 <_scanf_float+0x290>
 8004eee:	2001      	movs	r0, #1
 8004ef0:	b007      	add	sp, #28
 8004ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ef6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004efa:	2a0d      	cmp	r2, #13
 8004efc:	d8e8      	bhi.n	8004ed0 <_scanf_float+0x68>
 8004efe:	a101      	add	r1, pc, #4	@ (adr r1, 8004f04 <_scanf_float+0x9c>)
 8004f00:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004f04:	0800504d 	.word	0x0800504d
 8004f08:	08004ed1 	.word	0x08004ed1
 8004f0c:	08004ed1 	.word	0x08004ed1
 8004f10:	08004ed1 	.word	0x08004ed1
 8004f14:	080050a9 	.word	0x080050a9
 8004f18:	08005083 	.word	0x08005083
 8004f1c:	08004ed1 	.word	0x08004ed1
 8004f20:	08004ed1 	.word	0x08004ed1
 8004f24:	0800505b 	.word	0x0800505b
 8004f28:	08004ed1 	.word	0x08004ed1
 8004f2c:	08004ed1 	.word	0x08004ed1
 8004f30:	08004ed1 	.word	0x08004ed1
 8004f34:	08004ed1 	.word	0x08004ed1
 8004f38:	08005017 	.word	0x08005017
 8004f3c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004f40:	e7db      	b.n	8004efa <_scanf_float+0x92>
 8004f42:	290e      	cmp	r1, #14
 8004f44:	d8c4      	bhi.n	8004ed0 <_scanf_float+0x68>
 8004f46:	a001      	add	r0, pc, #4	@ (adr r0, 8004f4c <_scanf_float+0xe4>)
 8004f48:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004f4c:	08005007 	.word	0x08005007
 8004f50:	08004ed1 	.word	0x08004ed1
 8004f54:	08005007 	.word	0x08005007
 8004f58:	08005097 	.word	0x08005097
 8004f5c:	08004ed1 	.word	0x08004ed1
 8004f60:	08004fa9 	.word	0x08004fa9
 8004f64:	08004fed 	.word	0x08004fed
 8004f68:	08004fed 	.word	0x08004fed
 8004f6c:	08004fed 	.word	0x08004fed
 8004f70:	08004fed 	.word	0x08004fed
 8004f74:	08004fed 	.word	0x08004fed
 8004f78:	08004fed 	.word	0x08004fed
 8004f7c:	08004fed 	.word	0x08004fed
 8004f80:	08004fed 	.word	0x08004fed
 8004f84:	08004fed 	.word	0x08004fed
 8004f88:	2b6e      	cmp	r3, #110	@ 0x6e
 8004f8a:	d809      	bhi.n	8004fa0 <_scanf_float+0x138>
 8004f8c:	2b60      	cmp	r3, #96	@ 0x60
 8004f8e:	d8b2      	bhi.n	8004ef6 <_scanf_float+0x8e>
 8004f90:	2b54      	cmp	r3, #84	@ 0x54
 8004f92:	d07b      	beq.n	800508c <_scanf_float+0x224>
 8004f94:	2b59      	cmp	r3, #89	@ 0x59
 8004f96:	d19b      	bne.n	8004ed0 <_scanf_float+0x68>
 8004f98:	2d07      	cmp	r5, #7
 8004f9a:	d199      	bne.n	8004ed0 <_scanf_float+0x68>
 8004f9c:	2508      	movs	r5, #8
 8004f9e:	e02f      	b.n	8005000 <_scanf_float+0x198>
 8004fa0:	2b74      	cmp	r3, #116	@ 0x74
 8004fa2:	d073      	beq.n	800508c <_scanf_float+0x224>
 8004fa4:	2b79      	cmp	r3, #121	@ 0x79
 8004fa6:	e7f6      	b.n	8004f96 <_scanf_float+0x12e>
 8004fa8:	6821      	ldr	r1, [r4, #0]
 8004faa:	05c8      	lsls	r0, r1, #23
 8004fac:	d51e      	bpl.n	8004fec <_scanf_float+0x184>
 8004fae:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004fb2:	6021      	str	r1, [r4, #0]
 8004fb4:	3701      	adds	r7, #1
 8004fb6:	f1bb 0f00 	cmp.w	fp, #0
 8004fba:	d003      	beq.n	8004fc4 <_scanf_float+0x15c>
 8004fbc:	3201      	adds	r2, #1
 8004fbe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004fc2:	60a2      	str	r2, [r4, #8]
 8004fc4:	68a3      	ldr	r3, [r4, #8]
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	60a3      	str	r3, [r4, #8]
 8004fca:	6923      	ldr	r3, [r4, #16]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	6123      	str	r3, [r4, #16]
 8004fd0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f8c9 3004 	str.w	r3, [r9, #4]
 8004fdc:	f340 8083 	ble.w	80050e6 <_scanf_float+0x27e>
 8004fe0:	f8d9 3000 	ldr.w	r3, [r9]
 8004fe4:	3301      	adds	r3, #1
 8004fe6:	f8c9 3000 	str.w	r3, [r9]
 8004fea:	e763      	b.n	8004eb4 <_scanf_float+0x4c>
 8004fec:	eb1a 0105 	adds.w	r1, sl, r5
 8004ff0:	f47f af6e 	bne.w	8004ed0 <_scanf_float+0x68>
 8004ff4:	460d      	mov	r5, r1
 8004ff6:	468a      	mov	sl, r1
 8004ff8:	6822      	ldr	r2, [r4, #0]
 8004ffa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004ffe:	6022      	str	r2, [r4, #0]
 8005000:	f806 3b01 	strb.w	r3, [r6], #1
 8005004:	e7de      	b.n	8004fc4 <_scanf_float+0x15c>
 8005006:	6822      	ldr	r2, [r4, #0]
 8005008:	0610      	lsls	r0, r2, #24
 800500a:	f57f af61 	bpl.w	8004ed0 <_scanf_float+0x68>
 800500e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005012:	6022      	str	r2, [r4, #0]
 8005014:	e7f4      	b.n	8005000 <_scanf_float+0x198>
 8005016:	f1ba 0f00 	cmp.w	sl, #0
 800501a:	d10c      	bne.n	8005036 <_scanf_float+0x1ce>
 800501c:	b977      	cbnz	r7, 800503c <_scanf_float+0x1d4>
 800501e:	6822      	ldr	r2, [r4, #0]
 8005020:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005024:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005028:	d108      	bne.n	800503c <_scanf_float+0x1d4>
 800502a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800502e:	f04f 0a01 	mov.w	sl, #1
 8005032:	6022      	str	r2, [r4, #0]
 8005034:	e7e4      	b.n	8005000 <_scanf_float+0x198>
 8005036:	f1ba 0f02 	cmp.w	sl, #2
 800503a:	d051      	beq.n	80050e0 <_scanf_float+0x278>
 800503c:	2d01      	cmp	r5, #1
 800503e:	d002      	beq.n	8005046 <_scanf_float+0x1de>
 8005040:	2d04      	cmp	r5, #4
 8005042:	f47f af45 	bne.w	8004ed0 <_scanf_float+0x68>
 8005046:	3501      	adds	r5, #1
 8005048:	b2ed      	uxtb	r5, r5
 800504a:	e7d9      	b.n	8005000 <_scanf_float+0x198>
 800504c:	f1ba 0f01 	cmp.w	sl, #1
 8005050:	f47f af3e 	bne.w	8004ed0 <_scanf_float+0x68>
 8005054:	f04f 0a02 	mov.w	sl, #2
 8005058:	e7d2      	b.n	8005000 <_scanf_float+0x198>
 800505a:	b975      	cbnz	r5, 800507a <_scanf_float+0x212>
 800505c:	2f00      	cmp	r7, #0
 800505e:	f47f af38 	bne.w	8004ed2 <_scanf_float+0x6a>
 8005062:	6822      	ldr	r2, [r4, #0]
 8005064:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005068:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800506c:	f040 80ff 	bne.w	800526e <_scanf_float+0x406>
 8005070:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005074:	2501      	movs	r5, #1
 8005076:	6022      	str	r2, [r4, #0]
 8005078:	e7c2      	b.n	8005000 <_scanf_float+0x198>
 800507a:	2d03      	cmp	r5, #3
 800507c:	d0e3      	beq.n	8005046 <_scanf_float+0x1de>
 800507e:	2d05      	cmp	r5, #5
 8005080:	e7df      	b.n	8005042 <_scanf_float+0x1da>
 8005082:	2d02      	cmp	r5, #2
 8005084:	f47f af24 	bne.w	8004ed0 <_scanf_float+0x68>
 8005088:	2503      	movs	r5, #3
 800508a:	e7b9      	b.n	8005000 <_scanf_float+0x198>
 800508c:	2d06      	cmp	r5, #6
 800508e:	f47f af1f 	bne.w	8004ed0 <_scanf_float+0x68>
 8005092:	2507      	movs	r5, #7
 8005094:	e7b4      	b.n	8005000 <_scanf_float+0x198>
 8005096:	6822      	ldr	r2, [r4, #0]
 8005098:	0591      	lsls	r1, r2, #22
 800509a:	f57f af19 	bpl.w	8004ed0 <_scanf_float+0x68>
 800509e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80050a2:	6022      	str	r2, [r4, #0]
 80050a4:	9702      	str	r7, [sp, #8]
 80050a6:	e7ab      	b.n	8005000 <_scanf_float+0x198>
 80050a8:	6822      	ldr	r2, [r4, #0]
 80050aa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80050ae:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80050b2:	d005      	beq.n	80050c0 <_scanf_float+0x258>
 80050b4:	0550      	lsls	r0, r2, #21
 80050b6:	f57f af0b 	bpl.w	8004ed0 <_scanf_float+0x68>
 80050ba:	2f00      	cmp	r7, #0
 80050bc:	f000 80d7 	beq.w	800526e <_scanf_float+0x406>
 80050c0:	0591      	lsls	r1, r2, #22
 80050c2:	bf58      	it	pl
 80050c4:	9902      	ldrpl	r1, [sp, #8]
 80050c6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80050ca:	bf58      	it	pl
 80050cc:	1a79      	subpl	r1, r7, r1
 80050ce:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80050d2:	f04f 0700 	mov.w	r7, #0
 80050d6:	bf58      	it	pl
 80050d8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80050dc:	6022      	str	r2, [r4, #0]
 80050de:	e78f      	b.n	8005000 <_scanf_float+0x198>
 80050e0:	f04f 0a03 	mov.w	sl, #3
 80050e4:	e78c      	b.n	8005000 <_scanf_float+0x198>
 80050e6:	4649      	mov	r1, r9
 80050e8:	4640      	mov	r0, r8
 80050ea:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80050ee:	4798      	blx	r3
 80050f0:	2800      	cmp	r0, #0
 80050f2:	f43f aedf 	beq.w	8004eb4 <_scanf_float+0x4c>
 80050f6:	e6eb      	b.n	8004ed0 <_scanf_float+0x68>
 80050f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80050fc:	464a      	mov	r2, r9
 80050fe:	4640      	mov	r0, r8
 8005100:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005104:	4798      	blx	r3
 8005106:	6923      	ldr	r3, [r4, #16]
 8005108:	3b01      	subs	r3, #1
 800510a:	6123      	str	r3, [r4, #16]
 800510c:	e6eb      	b.n	8004ee6 <_scanf_float+0x7e>
 800510e:	1e6b      	subs	r3, r5, #1
 8005110:	2b06      	cmp	r3, #6
 8005112:	d824      	bhi.n	800515e <_scanf_float+0x2f6>
 8005114:	2d02      	cmp	r5, #2
 8005116:	d836      	bhi.n	8005186 <_scanf_float+0x31e>
 8005118:	9b01      	ldr	r3, [sp, #4]
 800511a:	429e      	cmp	r6, r3
 800511c:	f67f aee7 	bls.w	8004eee <_scanf_float+0x86>
 8005120:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005124:	464a      	mov	r2, r9
 8005126:	4640      	mov	r0, r8
 8005128:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800512c:	4798      	blx	r3
 800512e:	6923      	ldr	r3, [r4, #16]
 8005130:	3b01      	subs	r3, #1
 8005132:	6123      	str	r3, [r4, #16]
 8005134:	e7f0      	b.n	8005118 <_scanf_float+0x2b0>
 8005136:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800513a:	464a      	mov	r2, r9
 800513c:	4640      	mov	r0, r8
 800513e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005142:	4798      	blx	r3
 8005144:	6923      	ldr	r3, [r4, #16]
 8005146:	3b01      	subs	r3, #1
 8005148:	6123      	str	r3, [r4, #16]
 800514a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800514e:	fa5f fa8a 	uxtb.w	sl, sl
 8005152:	f1ba 0f02 	cmp.w	sl, #2
 8005156:	d1ee      	bne.n	8005136 <_scanf_float+0x2ce>
 8005158:	3d03      	subs	r5, #3
 800515a:	b2ed      	uxtb	r5, r5
 800515c:	1b76      	subs	r6, r6, r5
 800515e:	6823      	ldr	r3, [r4, #0]
 8005160:	05da      	lsls	r2, r3, #23
 8005162:	d530      	bpl.n	80051c6 <_scanf_float+0x35e>
 8005164:	055b      	lsls	r3, r3, #21
 8005166:	d511      	bpl.n	800518c <_scanf_float+0x324>
 8005168:	9b01      	ldr	r3, [sp, #4]
 800516a:	429e      	cmp	r6, r3
 800516c:	f67f aebf 	bls.w	8004eee <_scanf_float+0x86>
 8005170:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005174:	464a      	mov	r2, r9
 8005176:	4640      	mov	r0, r8
 8005178:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800517c:	4798      	blx	r3
 800517e:	6923      	ldr	r3, [r4, #16]
 8005180:	3b01      	subs	r3, #1
 8005182:	6123      	str	r3, [r4, #16]
 8005184:	e7f0      	b.n	8005168 <_scanf_float+0x300>
 8005186:	46aa      	mov	sl, r5
 8005188:	46b3      	mov	fp, r6
 800518a:	e7de      	b.n	800514a <_scanf_float+0x2e2>
 800518c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005190:	6923      	ldr	r3, [r4, #16]
 8005192:	2965      	cmp	r1, #101	@ 0x65
 8005194:	f103 33ff 	add.w	r3, r3, #4294967295
 8005198:	f106 35ff 	add.w	r5, r6, #4294967295
 800519c:	6123      	str	r3, [r4, #16]
 800519e:	d00c      	beq.n	80051ba <_scanf_float+0x352>
 80051a0:	2945      	cmp	r1, #69	@ 0x45
 80051a2:	d00a      	beq.n	80051ba <_scanf_float+0x352>
 80051a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80051a8:	464a      	mov	r2, r9
 80051aa:	4640      	mov	r0, r8
 80051ac:	4798      	blx	r3
 80051ae:	6923      	ldr	r3, [r4, #16]
 80051b0:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80051b4:	3b01      	subs	r3, #1
 80051b6:	1eb5      	subs	r5, r6, #2
 80051b8:	6123      	str	r3, [r4, #16]
 80051ba:	464a      	mov	r2, r9
 80051bc:	4640      	mov	r0, r8
 80051be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80051c2:	4798      	blx	r3
 80051c4:	462e      	mov	r6, r5
 80051c6:	6822      	ldr	r2, [r4, #0]
 80051c8:	f012 0210 	ands.w	r2, r2, #16
 80051cc:	d001      	beq.n	80051d2 <_scanf_float+0x36a>
 80051ce:	2000      	movs	r0, #0
 80051d0:	e68e      	b.n	8004ef0 <_scanf_float+0x88>
 80051d2:	7032      	strb	r2, [r6, #0]
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80051da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051de:	d125      	bne.n	800522c <_scanf_float+0x3c4>
 80051e0:	9b02      	ldr	r3, [sp, #8]
 80051e2:	429f      	cmp	r7, r3
 80051e4:	d00a      	beq.n	80051fc <_scanf_float+0x394>
 80051e6:	1bda      	subs	r2, r3, r7
 80051e8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80051ec:	429e      	cmp	r6, r3
 80051ee:	bf28      	it	cs
 80051f0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80051f4:	4630      	mov	r0, r6
 80051f6:	491f      	ldr	r1, [pc, #124]	@ (8005274 <_scanf_float+0x40c>)
 80051f8:	f000 f902 	bl	8005400 <siprintf>
 80051fc:	2200      	movs	r2, #0
 80051fe:	4640      	mov	r0, r8
 8005200:	9901      	ldr	r1, [sp, #4]
 8005202:	f002 fbf9 	bl	80079f8 <_strtod_r>
 8005206:	9b03      	ldr	r3, [sp, #12]
 8005208:	6825      	ldr	r5, [r4, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f015 0f02 	tst.w	r5, #2
 8005210:	4606      	mov	r6, r0
 8005212:	460f      	mov	r7, r1
 8005214:	f103 0204 	add.w	r2, r3, #4
 8005218:	d015      	beq.n	8005246 <_scanf_float+0x3de>
 800521a:	9903      	ldr	r1, [sp, #12]
 800521c:	600a      	str	r2, [r1, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	e9c3 6700 	strd	r6, r7, [r3]
 8005224:	68e3      	ldr	r3, [r4, #12]
 8005226:	3301      	adds	r3, #1
 8005228:	60e3      	str	r3, [r4, #12]
 800522a:	e7d0      	b.n	80051ce <_scanf_float+0x366>
 800522c:	9b04      	ldr	r3, [sp, #16]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d0e4      	beq.n	80051fc <_scanf_float+0x394>
 8005232:	9905      	ldr	r1, [sp, #20]
 8005234:	230a      	movs	r3, #10
 8005236:	4640      	mov	r0, r8
 8005238:	3101      	adds	r1, #1
 800523a:	f002 fc5d 	bl	8007af8 <_strtol_r>
 800523e:	9b04      	ldr	r3, [sp, #16]
 8005240:	9e05      	ldr	r6, [sp, #20]
 8005242:	1ac2      	subs	r2, r0, r3
 8005244:	e7d0      	b.n	80051e8 <_scanf_float+0x380>
 8005246:	076d      	lsls	r5, r5, #29
 8005248:	d4e7      	bmi.n	800521a <_scanf_float+0x3b2>
 800524a:	9d03      	ldr	r5, [sp, #12]
 800524c:	602a      	str	r2, [r5, #0]
 800524e:	681d      	ldr	r5, [r3, #0]
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	f7fb fbda 	bl	8000a0c <__aeabi_dcmpun>
 8005258:	b120      	cbz	r0, 8005264 <_scanf_float+0x3fc>
 800525a:	4807      	ldr	r0, [pc, #28]	@ (8005278 <_scanf_float+0x410>)
 800525c:	f000 f9d2 	bl	8005604 <nanf>
 8005260:	6028      	str	r0, [r5, #0]
 8005262:	e7df      	b.n	8005224 <_scanf_float+0x3bc>
 8005264:	4630      	mov	r0, r6
 8005266:	4639      	mov	r1, r7
 8005268:	f7fb fc2e 	bl	8000ac8 <__aeabi_d2f>
 800526c:	e7f8      	b.n	8005260 <_scanf_float+0x3f8>
 800526e:	2700      	movs	r7, #0
 8005270:	e633      	b.n	8004eda <_scanf_float+0x72>
 8005272:	bf00      	nop
 8005274:	08008cf2 	.word	0x08008cf2
 8005278:	08008e33 	.word	0x08008e33

0800527c <std>:
 800527c:	2300      	movs	r3, #0
 800527e:	b510      	push	{r4, lr}
 8005280:	4604      	mov	r4, r0
 8005282:	e9c0 3300 	strd	r3, r3, [r0]
 8005286:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800528a:	6083      	str	r3, [r0, #8]
 800528c:	8181      	strh	r1, [r0, #12]
 800528e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005290:	81c2      	strh	r2, [r0, #14]
 8005292:	6183      	str	r3, [r0, #24]
 8005294:	4619      	mov	r1, r3
 8005296:	2208      	movs	r2, #8
 8005298:	305c      	adds	r0, #92	@ 0x5c
 800529a:	f000 f916 	bl	80054ca <memset>
 800529e:	4b0d      	ldr	r3, [pc, #52]	@ (80052d4 <std+0x58>)
 80052a0:	6224      	str	r4, [r4, #32]
 80052a2:	6263      	str	r3, [r4, #36]	@ 0x24
 80052a4:	4b0c      	ldr	r3, [pc, #48]	@ (80052d8 <std+0x5c>)
 80052a6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80052a8:	4b0c      	ldr	r3, [pc, #48]	@ (80052dc <std+0x60>)
 80052aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80052ac:	4b0c      	ldr	r3, [pc, #48]	@ (80052e0 <std+0x64>)
 80052ae:	6323      	str	r3, [r4, #48]	@ 0x30
 80052b0:	4b0c      	ldr	r3, [pc, #48]	@ (80052e4 <std+0x68>)
 80052b2:	429c      	cmp	r4, r3
 80052b4:	d006      	beq.n	80052c4 <std+0x48>
 80052b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80052ba:	4294      	cmp	r4, r2
 80052bc:	d002      	beq.n	80052c4 <std+0x48>
 80052be:	33d0      	adds	r3, #208	@ 0xd0
 80052c0:	429c      	cmp	r4, r3
 80052c2:	d105      	bne.n	80052d0 <std+0x54>
 80052c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80052c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052cc:	f000 b97a 	b.w	80055c4 <__retarget_lock_init_recursive>
 80052d0:	bd10      	pop	{r4, pc}
 80052d2:	bf00      	nop
 80052d4:	08005445 	.word	0x08005445
 80052d8:	08005467 	.word	0x08005467
 80052dc:	0800549f 	.word	0x0800549f
 80052e0:	080054c3 	.word	0x080054c3
 80052e4:	200003b4 	.word	0x200003b4

080052e8 <stdio_exit_handler>:
 80052e8:	4a02      	ldr	r2, [pc, #8]	@ (80052f4 <stdio_exit_handler+0xc>)
 80052ea:	4903      	ldr	r1, [pc, #12]	@ (80052f8 <stdio_exit_handler+0x10>)
 80052ec:	4803      	ldr	r0, [pc, #12]	@ (80052fc <stdio_exit_handler+0x14>)
 80052ee:	f000 b869 	b.w	80053c4 <_fwalk_sglue>
 80052f2:	bf00      	nop
 80052f4:	2000001c 	.word	0x2000001c
 80052f8:	08007ead 	.word	0x08007ead
 80052fc:	2000002c 	.word	0x2000002c

08005300 <cleanup_stdio>:
 8005300:	6841      	ldr	r1, [r0, #4]
 8005302:	4b0c      	ldr	r3, [pc, #48]	@ (8005334 <cleanup_stdio+0x34>)
 8005304:	b510      	push	{r4, lr}
 8005306:	4299      	cmp	r1, r3
 8005308:	4604      	mov	r4, r0
 800530a:	d001      	beq.n	8005310 <cleanup_stdio+0x10>
 800530c:	f002 fdce 	bl	8007eac <_fflush_r>
 8005310:	68a1      	ldr	r1, [r4, #8]
 8005312:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <cleanup_stdio+0x38>)
 8005314:	4299      	cmp	r1, r3
 8005316:	d002      	beq.n	800531e <cleanup_stdio+0x1e>
 8005318:	4620      	mov	r0, r4
 800531a:	f002 fdc7 	bl	8007eac <_fflush_r>
 800531e:	68e1      	ldr	r1, [r4, #12]
 8005320:	4b06      	ldr	r3, [pc, #24]	@ (800533c <cleanup_stdio+0x3c>)
 8005322:	4299      	cmp	r1, r3
 8005324:	d004      	beq.n	8005330 <cleanup_stdio+0x30>
 8005326:	4620      	mov	r0, r4
 8005328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800532c:	f002 bdbe 	b.w	8007eac <_fflush_r>
 8005330:	bd10      	pop	{r4, pc}
 8005332:	bf00      	nop
 8005334:	200003b4 	.word	0x200003b4
 8005338:	2000041c 	.word	0x2000041c
 800533c:	20000484 	.word	0x20000484

08005340 <global_stdio_init.part.0>:
 8005340:	b510      	push	{r4, lr}
 8005342:	4b0b      	ldr	r3, [pc, #44]	@ (8005370 <global_stdio_init.part.0+0x30>)
 8005344:	4c0b      	ldr	r4, [pc, #44]	@ (8005374 <global_stdio_init.part.0+0x34>)
 8005346:	4a0c      	ldr	r2, [pc, #48]	@ (8005378 <global_stdio_init.part.0+0x38>)
 8005348:	4620      	mov	r0, r4
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	2104      	movs	r1, #4
 800534e:	2200      	movs	r2, #0
 8005350:	f7ff ff94 	bl	800527c <std>
 8005354:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005358:	2201      	movs	r2, #1
 800535a:	2109      	movs	r1, #9
 800535c:	f7ff ff8e 	bl	800527c <std>
 8005360:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005364:	2202      	movs	r2, #2
 8005366:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800536a:	2112      	movs	r1, #18
 800536c:	f7ff bf86 	b.w	800527c <std>
 8005370:	200004ec 	.word	0x200004ec
 8005374:	200003b4 	.word	0x200003b4
 8005378:	080052e9 	.word	0x080052e9

0800537c <__sfp_lock_acquire>:
 800537c:	4801      	ldr	r0, [pc, #4]	@ (8005384 <__sfp_lock_acquire+0x8>)
 800537e:	f000 b922 	b.w	80055c6 <__retarget_lock_acquire_recursive>
 8005382:	bf00      	nop
 8005384:	200004f5 	.word	0x200004f5

08005388 <__sfp_lock_release>:
 8005388:	4801      	ldr	r0, [pc, #4]	@ (8005390 <__sfp_lock_release+0x8>)
 800538a:	f000 b91d 	b.w	80055c8 <__retarget_lock_release_recursive>
 800538e:	bf00      	nop
 8005390:	200004f5 	.word	0x200004f5

08005394 <__sinit>:
 8005394:	b510      	push	{r4, lr}
 8005396:	4604      	mov	r4, r0
 8005398:	f7ff fff0 	bl	800537c <__sfp_lock_acquire>
 800539c:	6a23      	ldr	r3, [r4, #32]
 800539e:	b11b      	cbz	r3, 80053a8 <__sinit+0x14>
 80053a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053a4:	f7ff bff0 	b.w	8005388 <__sfp_lock_release>
 80053a8:	4b04      	ldr	r3, [pc, #16]	@ (80053bc <__sinit+0x28>)
 80053aa:	6223      	str	r3, [r4, #32]
 80053ac:	4b04      	ldr	r3, [pc, #16]	@ (80053c0 <__sinit+0x2c>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d1f5      	bne.n	80053a0 <__sinit+0xc>
 80053b4:	f7ff ffc4 	bl	8005340 <global_stdio_init.part.0>
 80053b8:	e7f2      	b.n	80053a0 <__sinit+0xc>
 80053ba:	bf00      	nop
 80053bc:	08005301 	.word	0x08005301
 80053c0:	200004ec 	.word	0x200004ec

080053c4 <_fwalk_sglue>:
 80053c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053c8:	4607      	mov	r7, r0
 80053ca:	4688      	mov	r8, r1
 80053cc:	4614      	mov	r4, r2
 80053ce:	2600      	movs	r6, #0
 80053d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053d4:	f1b9 0901 	subs.w	r9, r9, #1
 80053d8:	d505      	bpl.n	80053e6 <_fwalk_sglue+0x22>
 80053da:	6824      	ldr	r4, [r4, #0]
 80053dc:	2c00      	cmp	r4, #0
 80053de:	d1f7      	bne.n	80053d0 <_fwalk_sglue+0xc>
 80053e0:	4630      	mov	r0, r6
 80053e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053e6:	89ab      	ldrh	r3, [r5, #12]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d907      	bls.n	80053fc <_fwalk_sglue+0x38>
 80053ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053f0:	3301      	adds	r3, #1
 80053f2:	d003      	beq.n	80053fc <_fwalk_sglue+0x38>
 80053f4:	4629      	mov	r1, r5
 80053f6:	4638      	mov	r0, r7
 80053f8:	47c0      	blx	r8
 80053fa:	4306      	orrs	r6, r0
 80053fc:	3568      	adds	r5, #104	@ 0x68
 80053fe:	e7e9      	b.n	80053d4 <_fwalk_sglue+0x10>

08005400 <siprintf>:
 8005400:	b40e      	push	{r1, r2, r3}
 8005402:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005406:	b510      	push	{r4, lr}
 8005408:	2400      	movs	r4, #0
 800540a:	b09d      	sub	sp, #116	@ 0x74
 800540c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800540e:	9002      	str	r0, [sp, #8]
 8005410:	9006      	str	r0, [sp, #24]
 8005412:	9107      	str	r1, [sp, #28]
 8005414:	9104      	str	r1, [sp, #16]
 8005416:	4809      	ldr	r0, [pc, #36]	@ (800543c <siprintf+0x3c>)
 8005418:	4909      	ldr	r1, [pc, #36]	@ (8005440 <siprintf+0x40>)
 800541a:	f853 2b04 	ldr.w	r2, [r3], #4
 800541e:	9105      	str	r1, [sp, #20]
 8005420:	6800      	ldr	r0, [r0, #0]
 8005422:	a902      	add	r1, sp, #8
 8005424:	9301      	str	r3, [sp, #4]
 8005426:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005428:	f002 fbc4 	bl	8007bb4 <_svfiprintf_r>
 800542c:	9b02      	ldr	r3, [sp, #8]
 800542e:	701c      	strb	r4, [r3, #0]
 8005430:	b01d      	add	sp, #116	@ 0x74
 8005432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005436:	b003      	add	sp, #12
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	20000028 	.word	0x20000028
 8005440:	ffff0208 	.word	0xffff0208

08005444 <__sread>:
 8005444:	b510      	push	{r4, lr}
 8005446:	460c      	mov	r4, r1
 8005448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800544c:	f000 f86c 	bl	8005528 <_read_r>
 8005450:	2800      	cmp	r0, #0
 8005452:	bfab      	itete	ge
 8005454:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005456:	89a3      	ldrhlt	r3, [r4, #12]
 8005458:	181b      	addge	r3, r3, r0
 800545a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800545e:	bfac      	ite	ge
 8005460:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005462:	81a3      	strhlt	r3, [r4, #12]
 8005464:	bd10      	pop	{r4, pc}

08005466 <__swrite>:
 8005466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800546a:	461f      	mov	r7, r3
 800546c:	898b      	ldrh	r3, [r1, #12]
 800546e:	4605      	mov	r5, r0
 8005470:	05db      	lsls	r3, r3, #23
 8005472:	460c      	mov	r4, r1
 8005474:	4616      	mov	r6, r2
 8005476:	d505      	bpl.n	8005484 <__swrite+0x1e>
 8005478:	2302      	movs	r3, #2
 800547a:	2200      	movs	r2, #0
 800547c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005480:	f000 f840 	bl	8005504 <_lseek_r>
 8005484:	89a3      	ldrh	r3, [r4, #12]
 8005486:	4632      	mov	r2, r6
 8005488:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800548c:	81a3      	strh	r3, [r4, #12]
 800548e:	4628      	mov	r0, r5
 8005490:	463b      	mov	r3, r7
 8005492:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800549a:	f000 b857 	b.w	800554c <_write_r>

0800549e <__sseek>:
 800549e:	b510      	push	{r4, lr}
 80054a0:	460c      	mov	r4, r1
 80054a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054a6:	f000 f82d 	bl	8005504 <_lseek_r>
 80054aa:	1c43      	adds	r3, r0, #1
 80054ac:	89a3      	ldrh	r3, [r4, #12]
 80054ae:	bf15      	itete	ne
 80054b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80054b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80054b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80054ba:	81a3      	strheq	r3, [r4, #12]
 80054bc:	bf18      	it	ne
 80054be:	81a3      	strhne	r3, [r4, #12]
 80054c0:	bd10      	pop	{r4, pc}

080054c2 <__sclose>:
 80054c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054c6:	f000 b80d 	b.w	80054e4 <_close_r>

080054ca <memset>:
 80054ca:	4603      	mov	r3, r0
 80054cc:	4402      	add	r2, r0
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d100      	bne.n	80054d4 <memset+0xa>
 80054d2:	4770      	bx	lr
 80054d4:	f803 1b01 	strb.w	r1, [r3], #1
 80054d8:	e7f9      	b.n	80054ce <memset+0x4>
	...

080054dc <_localeconv_r>:
 80054dc:	4800      	ldr	r0, [pc, #0]	@ (80054e0 <_localeconv_r+0x4>)
 80054de:	4770      	bx	lr
 80054e0:	20000168 	.word	0x20000168

080054e4 <_close_r>:
 80054e4:	b538      	push	{r3, r4, r5, lr}
 80054e6:	2300      	movs	r3, #0
 80054e8:	4d05      	ldr	r5, [pc, #20]	@ (8005500 <_close_r+0x1c>)
 80054ea:	4604      	mov	r4, r0
 80054ec:	4608      	mov	r0, r1
 80054ee:	602b      	str	r3, [r5, #0]
 80054f0:	f7fb ffc5 	bl	800147e <_close>
 80054f4:	1c43      	adds	r3, r0, #1
 80054f6:	d102      	bne.n	80054fe <_close_r+0x1a>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	b103      	cbz	r3, 80054fe <_close_r+0x1a>
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	bd38      	pop	{r3, r4, r5, pc}
 8005500:	200004f0 	.word	0x200004f0

08005504 <_lseek_r>:
 8005504:	b538      	push	{r3, r4, r5, lr}
 8005506:	4604      	mov	r4, r0
 8005508:	4608      	mov	r0, r1
 800550a:	4611      	mov	r1, r2
 800550c:	2200      	movs	r2, #0
 800550e:	4d05      	ldr	r5, [pc, #20]	@ (8005524 <_lseek_r+0x20>)
 8005510:	602a      	str	r2, [r5, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	f7fb ffd7 	bl	80014c6 <_lseek>
 8005518:	1c43      	adds	r3, r0, #1
 800551a:	d102      	bne.n	8005522 <_lseek_r+0x1e>
 800551c:	682b      	ldr	r3, [r5, #0]
 800551e:	b103      	cbz	r3, 8005522 <_lseek_r+0x1e>
 8005520:	6023      	str	r3, [r4, #0]
 8005522:	bd38      	pop	{r3, r4, r5, pc}
 8005524:	200004f0 	.word	0x200004f0

08005528 <_read_r>:
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4604      	mov	r4, r0
 800552c:	4608      	mov	r0, r1
 800552e:	4611      	mov	r1, r2
 8005530:	2200      	movs	r2, #0
 8005532:	4d05      	ldr	r5, [pc, #20]	@ (8005548 <_read_r+0x20>)
 8005534:	602a      	str	r2, [r5, #0]
 8005536:	461a      	mov	r2, r3
 8005538:	f7fb ff68 	bl	800140c <_read>
 800553c:	1c43      	adds	r3, r0, #1
 800553e:	d102      	bne.n	8005546 <_read_r+0x1e>
 8005540:	682b      	ldr	r3, [r5, #0]
 8005542:	b103      	cbz	r3, 8005546 <_read_r+0x1e>
 8005544:	6023      	str	r3, [r4, #0]
 8005546:	bd38      	pop	{r3, r4, r5, pc}
 8005548:	200004f0 	.word	0x200004f0

0800554c <_write_r>:
 800554c:	b538      	push	{r3, r4, r5, lr}
 800554e:	4604      	mov	r4, r0
 8005550:	4608      	mov	r0, r1
 8005552:	4611      	mov	r1, r2
 8005554:	2200      	movs	r2, #0
 8005556:	4d05      	ldr	r5, [pc, #20]	@ (800556c <_write_r+0x20>)
 8005558:	602a      	str	r2, [r5, #0]
 800555a:	461a      	mov	r2, r3
 800555c:	f7fb ff73 	bl	8001446 <_write>
 8005560:	1c43      	adds	r3, r0, #1
 8005562:	d102      	bne.n	800556a <_write_r+0x1e>
 8005564:	682b      	ldr	r3, [r5, #0]
 8005566:	b103      	cbz	r3, 800556a <_write_r+0x1e>
 8005568:	6023      	str	r3, [r4, #0]
 800556a:	bd38      	pop	{r3, r4, r5, pc}
 800556c:	200004f0 	.word	0x200004f0

08005570 <__errno>:
 8005570:	4b01      	ldr	r3, [pc, #4]	@ (8005578 <__errno+0x8>)
 8005572:	6818      	ldr	r0, [r3, #0]
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	20000028 	.word	0x20000028

0800557c <__libc_init_array>:
 800557c:	b570      	push	{r4, r5, r6, lr}
 800557e:	2600      	movs	r6, #0
 8005580:	4d0c      	ldr	r5, [pc, #48]	@ (80055b4 <__libc_init_array+0x38>)
 8005582:	4c0d      	ldr	r4, [pc, #52]	@ (80055b8 <__libc_init_array+0x3c>)
 8005584:	1b64      	subs	r4, r4, r5
 8005586:	10a4      	asrs	r4, r4, #2
 8005588:	42a6      	cmp	r6, r4
 800558a:	d109      	bne.n	80055a0 <__libc_init_array+0x24>
 800558c:	f003 fb6c 	bl	8008c68 <_init>
 8005590:	2600      	movs	r6, #0
 8005592:	4d0a      	ldr	r5, [pc, #40]	@ (80055bc <__libc_init_array+0x40>)
 8005594:	4c0a      	ldr	r4, [pc, #40]	@ (80055c0 <__libc_init_array+0x44>)
 8005596:	1b64      	subs	r4, r4, r5
 8005598:	10a4      	asrs	r4, r4, #2
 800559a:	42a6      	cmp	r6, r4
 800559c:	d105      	bne.n	80055aa <__libc_init_array+0x2e>
 800559e:	bd70      	pop	{r4, r5, r6, pc}
 80055a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055a4:	4798      	blx	r3
 80055a6:	3601      	adds	r6, #1
 80055a8:	e7ee      	b.n	8005588 <__libc_init_array+0xc>
 80055aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80055ae:	4798      	blx	r3
 80055b0:	3601      	adds	r6, #1
 80055b2:	e7f2      	b.n	800559a <__libc_init_array+0x1e>
 80055b4:	080090ec 	.word	0x080090ec
 80055b8:	080090ec 	.word	0x080090ec
 80055bc:	080090ec 	.word	0x080090ec
 80055c0:	080090f0 	.word	0x080090f0

080055c4 <__retarget_lock_init_recursive>:
 80055c4:	4770      	bx	lr

080055c6 <__retarget_lock_acquire_recursive>:
 80055c6:	4770      	bx	lr

080055c8 <__retarget_lock_release_recursive>:
 80055c8:	4770      	bx	lr

080055ca <memchr>:
 80055ca:	4603      	mov	r3, r0
 80055cc:	b510      	push	{r4, lr}
 80055ce:	b2c9      	uxtb	r1, r1
 80055d0:	4402      	add	r2, r0
 80055d2:	4293      	cmp	r3, r2
 80055d4:	4618      	mov	r0, r3
 80055d6:	d101      	bne.n	80055dc <memchr+0x12>
 80055d8:	2000      	movs	r0, #0
 80055da:	e003      	b.n	80055e4 <memchr+0x1a>
 80055dc:	7804      	ldrb	r4, [r0, #0]
 80055de:	3301      	adds	r3, #1
 80055e0:	428c      	cmp	r4, r1
 80055e2:	d1f6      	bne.n	80055d2 <memchr+0x8>
 80055e4:	bd10      	pop	{r4, pc}

080055e6 <memcpy>:
 80055e6:	440a      	add	r2, r1
 80055e8:	4291      	cmp	r1, r2
 80055ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80055ee:	d100      	bne.n	80055f2 <memcpy+0xc>
 80055f0:	4770      	bx	lr
 80055f2:	b510      	push	{r4, lr}
 80055f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055f8:	4291      	cmp	r1, r2
 80055fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055fe:	d1f9      	bne.n	80055f4 <memcpy+0xe>
 8005600:	bd10      	pop	{r4, pc}
	...

08005604 <nanf>:
 8005604:	4800      	ldr	r0, [pc, #0]	@ (8005608 <nanf+0x4>)
 8005606:	4770      	bx	lr
 8005608:	7fc00000 	.word	0x7fc00000

0800560c <quorem>:
 800560c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005610:	6903      	ldr	r3, [r0, #16]
 8005612:	690c      	ldr	r4, [r1, #16]
 8005614:	4607      	mov	r7, r0
 8005616:	42a3      	cmp	r3, r4
 8005618:	db7e      	blt.n	8005718 <quorem+0x10c>
 800561a:	3c01      	subs	r4, #1
 800561c:	00a3      	lsls	r3, r4, #2
 800561e:	f100 0514 	add.w	r5, r0, #20
 8005622:	f101 0814 	add.w	r8, r1, #20
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800562c:	9301      	str	r3, [sp, #4]
 800562e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005632:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005636:	3301      	adds	r3, #1
 8005638:	429a      	cmp	r2, r3
 800563a:	fbb2 f6f3 	udiv	r6, r2, r3
 800563e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005642:	d32e      	bcc.n	80056a2 <quorem+0x96>
 8005644:	f04f 0a00 	mov.w	sl, #0
 8005648:	46c4      	mov	ip, r8
 800564a:	46ae      	mov	lr, r5
 800564c:	46d3      	mov	fp, sl
 800564e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005652:	b298      	uxth	r0, r3
 8005654:	fb06 a000 	mla	r0, r6, r0, sl
 8005658:	0c1b      	lsrs	r3, r3, #16
 800565a:	0c02      	lsrs	r2, r0, #16
 800565c:	fb06 2303 	mla	r3, r6, r3, r2
 8005660:	f8de 2000 	ldr.w	r2, [lr]
 8005664:	b280      	uxth	r0, r0
 8005666:	b292      	uxth	r2, r2
 8005668:	1a12      	subs	r2, r2, r0
 800566a:	445a      	add	r2, fp
 800566c:	f8de 0000 	ldr.w	r0, [lr]
 8005670:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005674:	b29b      	uxth	r3, r3
 8005676:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800567a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800567e:	b292      	uxth	r2, r2
 8005680:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005684:	45e1      	cmp	r9, ip
 8005686:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800568a:	f84e 2b04 	str.w	r2, [lr], #4
 800568e:	d2de      	bcs.n	800564e <quorem+0x42>
 8005690:	9b00      	ldr	r3, [sp, #0]
 8005692:	58eb      	ldr	r3, [r5, r3]
 8005694:	b92b      	cbnz	r3, 80056a2 <quorem+0x96>
 8005696:	9b01      	ldr	r3, [sp, #4]
 8005698:	3b04      	subs	r3, #4
 800569a:	429d      	cmp	r5, r3
 800569c:	461a      	mov	r2, r3
 800569e:	d32f      	bcc.n	8005700 <quorem+0xf4>
 80056a0:	613c      	str	r4, [r7, #16]
 80056a2:	4638      	mov	r0, r7
 80056a4:	f001 f9ca 	bl	8006a3c <__mcmp>
 80056a8:	2800      	cmp	r0, #0
 80056aa:	db25      	blt.n	80056f8 <quorem+0xec>
 80056ac:	4629      	mov	r1, r5
 80056ae:	2000      	movs	r0, #0
 80056b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80056b4:	f8d1 c000 	ldr.w	ip, [r1]
 80056b8:	fa1f fe82 	uxth.w	lr, r2
 80056bc:	fa1f f38c 	uxth.w	r3, ip
 80056c0:	eba3 030e 	sub.w	r3, r3, lr
 80056c4:	4403      	add	r3, r0
 80056c6:	0c12      	lsrs	r2, r2, #16
 80056c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80056cc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056d6:	45c1      	cmp	r9, r8
 80056d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80056dc:	f841 3b04 	str.w	r3, [r1], #4
 80056e0:	d2e6      	bcs.n	80056b0 <quorem+0xa4>
 80056e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056ea:	b922      	cbnz	r2, 80056f6 <quorem+0xea>
 80056ec:	3b04      	subs	r3, #4
 80056ee:	429d      	cmp	r5, r3
 80056f0:	461a      	mov	r2, r3
 80056f2:	d30b      	bcc.n	800570c <quorem+0x100>
 80056f4:	613c      	str	r4, [r7, #16]
 80056f6:	3601      	adds	r6, #1
 80056f8:	4630      	mov	r0, r6
 80056fa:	b003      	add	sp, #12
 80056fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005700:	6812      	ldr	r2, [r2, #0]
 8005702:	3b04      	subs	r3, #4
 8005704:	2a00      	cmp	r2, #0
 8005706:	d1cb      	bne.n	80056a0 <quorem+0x94>
 8005708:	3c01      	subs	r4, #1
 800570a:	e7c6      	b.n	800569a <quorem+0x8e>
 800570c:	6812      	ldr	r2, [r2, #0]
 800570e:	3b04      	subs	r3, #4
 8005710:	2a00      	cmp	r2, #0
 8005712:	d1ef      	bne.n	80056f4 <quorem+0xe8>
 8005714:	3c01      	subs	r4, #1
 8005716:	e7ea      	b.n	80056ee <quorem+0xe2>
 8005718:	2000      	movs	r0, #0
 800571a:	e7ee      	b.n	80056fa <quorem+0xee>
 800571c:	0000      	movs	r0, r0
	...

08005720 <_dtoa_r>:
 8005720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005724:	4614      	mov	r4, r2
 8005726:	461d      	mov	r5, r3
 8005728:	69c7      	ldr	r7, [r0, #28]
 800572a:	b097      	sub	sp, #92	@ 0x5c
 800572c:	4681      	mov	r9, r0
 800572e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005732:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005734:	b97f      	cbnz	r7, 8005756 <_dtoa_r+0x36>
 8005736:	2010      	movs	r0, #16
 8005738:	f000 fe0e 	bl	8006358 <malloc>
 800573c:	4602      	mov	r2, r0
 800573e:	f8c9 001c 	str.w	r0, [r9, #28]
 8005742:	b920      	cbnz	r0, 800574e <_dtoa_r+0x2e>
 8005744:	21ef      	movs	r1, #239	@ 0xef
 8005746:	4bac      	ldr	r3, [pc, #688]	@ (80059f8 <_dtoa_r+0x2d8>)
 8005748:	48ac      	ldr	r0, [pc, #688]	@ (80059fc <_dtoa_r+0x2dc>)
 800574a:	f002 fc19 	bl	8007f80 <__assert_func>
 800574e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005752:	6007      	str	r7, [r0, #0]
 8005754:	60c7      	str	r7, [r0, #12]
 8005756:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800575a:	6819      	ldr	r1, [r3, #0]
 800575c:	b159      	cbz	r1, 8005776 <_dtoa_r+0x56>
 800575e:	685a      	ldr	r2, [r3, #4]
 8005760:	2301      	movs	r3, #1
 8005762:	4093      	lsls	r3, r2
 8005764:	604a      	str	r2, [r1, #4]
 8005766:	608b      	str	r3, [r1, #8]
 8005768:	4648      	mov	r0, r9
 800576a:	f000 feeb 	bl	8006544 <_Bfree>
 800576e:	2200      	movs	r2, #0
 8005770:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005774:	601a      	str	r2, [r3, #0]
 8005776:	1e2b      	subs	r3, r5, #0
 8005778:	bfaf      	iteee	ge
 800577a:	2300      	movge	r3, #0
 800577c:	2201      	movlt	r2, #1
 800577e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005782:	9307      	strlt	r3, [sp, #28]
 8005784:	bfa8      	it	ge
 8005786:	6033      	strge	r3, [r6, #0]
 8005788:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800578c:	4b9c      	ldr	r3, [pc, #624]	@ (8005a00 <_dtoa_r+0x2e0>)
 800578e:	bfb8      	it	lt
 8005790:	6032      	strlt	r2, [r6, #0]
 8005792:	ea33 0308 	bics.w	r3, r3, r8
 8005796:	d112      	bne.n	80057be <_dtoa_r+0x9e>
 8005798:	f242 730f 	movw	r3, #9999	@ 0x270f
 800579c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800579e:	6013      	str	r3, [r2, #0]
 80057a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80057a4:	4323      	orrs	r3, r4
 80057a6:	f000 855e 	beq.w	8006266 <_dtoa_r+0xb46>
 80057aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005a04 <_dtoa_r+0x2e4>
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 8560 	beq.w	8006276 <_dtoa_r+0xb56>
 80057b6:	f10a 0303 	add.w	r3, sl, #3
 80057ba:	f000 bd5a 	b.w	8006272 <_dtoa_r+0xb52>
 80057be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057c2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80057c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057ca:	2200      	movs	r2, #0
 80057cc:	2300      	movs	r3, #0
 80057ce:	f7fb f8eb 	bl	80009a8 <__aeabi_dcmpeq>
 80057d2:	4607      	mov	r7, r0
 80057d4:	b158      	cbz	r0, 80057ee <_dtoa_r+0xce>
 80057d6:	2301      	movs	r3, #1
 80057d8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80057da:	6013      	str	r3, [r2, #0]
 80057dc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057de:	b113      	cbz	r3, 80057e6 <_dtoa_r+0xc6>
 80057e0:	4b89      	ldr	r3, [pc, #548]	@ (8005a08 <_dtoa_r+0x2e8>)
 80057e2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80057e4:	6013      	str	r3, [r2, #0]
 80057e6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005a0c <_dtoa_r+0x2ec>
 80057ea:	f000 bd44 	b.w	8006276 <_dtoa_r+0xb56>
 80057ee:	ab14      	add	r3, sp, #80	@ 0x50
 80057f0:	9301      	str	r3, [sp, #4]
 80057f2:	ab15      	add	r3, sp, #84	@ 0x54
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	4648      	mov	r0, r9
 80057f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80057fc:	f001 fa36 	bl	8006c6c <__d2b>
 8005800:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005804:	9003      	str	r0, [sp, #12]
 8005806:	2e00      	cmp	r6, #0
 8005808:	d078      	beq.n	80058fc <_dtoa_r+0x1dc>
 800580a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800580e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005810:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005818:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800581c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005820:	9712      	str	r7, [sp, #72]	@ 0x48
 8005822:	4619      	mov	r1, r3
 8005824:	2200      	movs	r2, #0
 8005826:	4b7a      	ldr	r3, [pc, #488]	@ (8005a10 <_dtoa_r+0x2f0>)
 8005828:	f7fa fc9e 	bl	8000168 <__aeabi_dsub>
 800582c:	a36c      	add	r3, pc, #432	@ (adr r3, 80059e0 <_dtoa_r+0x2c0>)
 800582e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005832:	f7fa fe51 	bl	80004d8 <__aeabi_dmul>
 8005836:	a36c      	add	r3, pc, #432	@ (adr r3, 80059e8 <_dtoa_r+0x2c8>)
 8005838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583c:	f7fa fc96 	bl	800016c <__adddf3>
 8005840:	4604      	mov	r4, r0
 8005842:	4630      	mov	r0, r6
 8005844:	460d      	mov	r5, r1
 8005846:	f7fa fddd 	bl	8000404 <__aeabi_i2d>
 800584a:	a369      	add	r3, pc, #420	@ (adr r3, 80059f0 <_dtoa_r+0x2d0>)
 800584c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005850:	f7fa fe42 	bl	80004d8 <__aeabi_dmul>
 8005854:	4602      	mov	r2, r0
 8005856:	460b      	mov	r3, r1
 8005858:	4620      	mov	r0, r4
 800585a:	4629      	mov	r1, r5
 800585c:	f7fa fc86 	bl	800016c <__adddf3>
 8005860:	4604      	mov	r4, r0
 8005862:	460d      	mov	r5, r1
 8005864:	f7fb f8e8 	bl	8000a38 <__aeabi_d2iz>
 8005868:	2200      	movs	r2, #0
 800586a:	4607      	mov	r7, r0
 800586c:	2300      	movs	r3, #0
 800586e:	4620      	mov	r0, r4
 8005870:	4629      	mov	r1, r5
 8005872:	f7fb f8a3 	bl	80009bc <__aeabi_dcmplt>
 8005876:	b140      	cbz	r0, 800588a <_dtoa_r+0x16a>
 8005878:	4638      	mov	r0, r7
 800587a:	f7fa fdc3 	bl	8000404 <__aeabi_i2d>
 800587e:	4622      	mov	r2, r4
 8005880:	462b      	mov	r3, r5
 8005882:	f7fb f891 	bl	80009a8 <__aeabi_dcmpeq>
 8005886:	b900      	cbnz	r0, 800588a <_dtoa_r+0x16a>
 8005888:	3f01      	subs	r7, #1
 800588a:	2f16      	cmp	r7, #22
 800588c:	d854      	bhi.n	8005938 <_dtoa_r+0x218>
 800588e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005892:	4b60      	ldr	r3, [pc, #384]	@ (8005a14 <_dtoa_r+0x2f4>)
 8005894:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589c:	f7fb f88e 	bl	80009bc <__aeabi_dcmplt>
 80058a0:	2800      	cmp	r0, #0
 80058a2:	d04b      	beq.n	800593c <_dtoa_r+0x21c>
 80058a4:	2300      	movs	r3, #0
 80058a6:	3f01      	subs	r7, #1
 80058a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80058aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058ac:	1b9b      	subs	r3, r3, r6
 80058ae:	1e5a      	subs	r2, r3, #1
 80058b0:	bf49      	itett	mi
 80058b2:	f1c3 0301 	rsbmi	r3, r3, #1
 80058b6:	2300      	movpl	r3, #0
 80058b8:	9304      	strmi	r3, [sp, #16]
 80058ba:	2300      	movmi	r3, #0
 80058bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80058be:	bf54      	ite	pl
 80058c0:	9304      	strpl	r3, [sp, #16]
 80058c2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80058c4:	2f00      	cmp	r7, #0
 80058c6:	db3b      	blt.n	8005940 <_dtoa_r+0x220>
 80058c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ca:	970e      	str	r7, [sp, #56]	@ 0x38
 80058cc:	443b      	add	r3, r7
 80058ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80058d0:	2300      	movs	r3, #0
 80058d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80058d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058d6:	2b09      	cmp	r3, #9
 80058d8:	d865      	bhi.n	80059a6 <_dtoa_r+0x286>
 80058da:	2b05      	cmp	r3, #5
 80058dc:	bfc4      	itt	gt
 80058de:	3b04      	subgt	r3, #4
 80058e0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80058e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058e4:	bfc8      	it	gt
 80058e6:	2400      	movgt	r4, #0
 80058e8:	f1a3 0302 	sub.w	r3, r3, #2
 80058ec:	bfd8      	it	le
 80058ee:	2401      	movle	r4, #1
 80058f0:	2b03      	cmp	r3, #3
 80058f2:	d864      	bhi.n	80059be <_dtoa_r+0x29e>
 80058f4:	e8df f003 	tbb	[pc, r3]
 80058f8:	2c385553 	.word	0x2c385553
 80058fc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005900:	441e      	add	r6, r3
 8005902:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005906:	2b20      	cmp	r3, #32
 8005908:	bfc1      	itttt	gt
 800590a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800590e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005912:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005916:	fa24 f303 	lsrgt.w	r3, r4, r3
 800591a:	bfd6      	itet	le
 800591c:	f1c3 0320 	rsble	r3, r3, #32
 8005920:	ea48 0003 	orrgt.w	r0, r8, r3
 8005924:	fa04 f003 	lslle.w	r0, r4, r3
 8005928:	f7fa fd5c 	bl	80003e4 <__aeabi_ui2d>
 800592c:	2201      	movs	r2, #1
 800592e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005932:	3e01      	subs	r6, #1
 8005934:	9212      	str	r2, [sp, #72]	@ 0x48
 8005936:	e774      	b.n	8005822 <_dtoa_r+0x102>
 8005938:	2301      	movs	r3, #1
 800593a:	e7b5      	b.n	80058a8 <_dtoa_r+0x188>
 800593c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800593e:	e7b4      	b.n	80058aa <_dtoa_r+0x18a>
 8005940:	9b04      	ldr	r3, [sp, #16]
 8005942:	1bdb      	subs	r3, r3, r7
 8005944:	9304      	str	r3, [sp, #16]
 8005946:	427b      	negs	r3, r7
 8005948:	930a      	str	r3, [sp, #40]	@ 0x28
 800594a:	2300      	movs	r3, #0
 800594c:	930e      	str	r3, [sp, #56]	@ 0x38
 800594e:	e7c1      	b.n	80058d4 <_dtoa_r+0x1b4>
 8005950:	2301      	movs	r3, #1
 8005952:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005954:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005956:	eb07 0b03 	add.w	fp, r7, r3
 800595a:	f10b 0301 	add.w	r3, fp, #1
 800595e:	2b01      	cmp	r3, #1
 8005960:	9308      	str	r3, [sp, #32]
 8005962:	bfb8      	it	lt
 8005964:	2301      	movlt	r3, #1
 8005966:	e006      	b.n	8005976 <_dtoa_r+0x256>
 8005968:	2301      	movs	r3, #1
 800596a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800596c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800596e:	2b00      	cmp	r3, #0
 8005970:	dd28      	ble.n	80059c4 <_dtoa_r+0x2a4>
 8005972:	469b      	mov	fp, r3
 8005974:	9308      	str	r3, [sp, #32]
 8005976:	2100      	movs	r1, #0
 8005978:	2204      	movs	r2, #4
 800597a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800597e:	f102 0514 	add.w	r5, r2, #20
 8005982:	429d      	cmp	r5, r3
 8005984:	d926      	bls.n	80059d4 <_dtoa_r+0x2b4>
 8005986:	6041      	str	r1, [r0, #4]
 8005988:	4648      	mov	r0, r9
 800598a:	f000 fd9b 	bl	80064c4 <_Balloc>
 800598e:	4682      	mov	sl, r0
 8005990:	2800      	cmp	r0, #0
 8005992:	d143      	bne.n	8005a1c <_dtoa_r+0x2fc>
 8005994:	4602      	mov	r2, r0
 8005996:	f240 11af 	movw	r1, #431	@ 0x1af
 800599a:	4b1f      	ldr	r3, [pc, #124]	@ (8005a18 <_dtoa_r+0x2f8>)
 800599c:	e6d4      	b.n	8005748 <_dtoa_r+0x28>
 800599e:	2300      	movs	r3, #0
 80059a0:	e7e3      	b.n	800596a <_dtoa_r+0x24a>
 80059a2:	2300      	movs	r3, #0
 80059a4:	e7d5      	b.n	8005952 <_dtoa_r+0x232>
 80059a6:	2401      	movs	r4, #1
 80059a8:	2300      	movs	r3, #0
 80059aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80059ac:	9320      	str	r3, [sp, #128]	@ 0x80
 80059ae:	f04f 3bff 	mov.w	fp, #4294967295
 80059b2:	2200      	movs	r2, #0
 80059b4:	2312      	movs	r3, #18
 80059b6:	f8cd b020 	str.w	fp, [sp, #32]
 80059ba:	9221      	str	r2, [sp, #132]	@ 0x84
 80059bc:	e7db      	b.n	8005976 <_dtoa_r+0x256>
 80059be:	2301      	movs	r3, #1
 80059c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059c2:	e7f4      	b.n	80059ae <_dtoa_r+0x28e>
 80059c4:	f04f 0b01 	mov.w	fp, #1
 80059c8:	465b      	mov	r3, fp
 80059ca:	f8cd b020 	str.w	fp, [sp, #32]
 80059ce:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80059d2:	e7d0      	b.n	8005976 <_dtoa_r+0x256>
 80059d4:	3101      	adds	r1, #1
 80059d6:	0052      	lsls	r2, r2, #1
 80059d8:	e7d1      	b.n	800597e <_dtoa_r+0x25e>
 80059da:	bf00      	nop
 80059dc:	f3af 8000 	nop.w
 80059e0:	636f4361 	.word	0x636f4361
 80059e4:	3fd287a7 	.word	0x3fd287a7
 80059e8:	8b60c8b3 	.word	0x8b60c8b3
 80059ec:	3fc68a28 	.word	0x3fc68a28
 80059f0:	509f79fb 	.word	0x509f79fb
 80059f4:	3fd34413 	.word	0x3fd34413
 80059f8:	08008d04 	.word	0x08008d04
 80059fc:	08008d1b 	.word	0x08008d1b
 8005a00:	7ff00000 	.word	0x7ff00000
 8005a04:	08008d00 	.word	0x08008d00
 8005a08:	08008ccf 	.word	0x08008ccf
 8005a0c:	08008cce 	.word	0x08008cce
 8005a10:	3ff80000 	.word	0x3ff80000
 8005a14:	08008ec8 	.word	0x08008ec8
 8005a18:	08008d73 	.word	0x08008d73
 8005a1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a20:	6018      	str	r0, [r3, #0]
 8005a22:	9b08      	ldr	r3, [sp, #32]
 8005a24:	2b0e      	cmp	r3, #14
 8005a26:	f200 80a1 	bhi.w	8005b6c <_dtoa_r+0x44c>
 8005a2a:	2c00      	cmp	r4, #0
 8005a2c:	f000 809e 	beq.w	8005b6c <_dtoa_r+0x44c>
 8005a30:	2f00      	cmp	r7, #0
 8005a32:	dd33      	ble.n	8005a9c <_dtoa_r+0x37c>
 8005a34:	4b9c      	ldr	r3, [pc, #624]	@ (8005ca8 <_dtoa_r+0x588>)
 8005a36:	f007 020f 	and.w	r2, r7, #15
 8005a3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a3e:	05f8      	lsls	r0, r7, #23
 8005a40:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a44:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005a48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a4c:	d516      	bpl.n	8005a7c <_dtoa_r+0x35c>
 8005a4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a52:	4b96      	ldr	r3, [pc, #600]	@ (8005cac <_dtoa_r+0x58c>)
 8005a54:	2603      	movs	r6, #3
 8005a56:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a5a:	f7fa fe67 	bl	800072c <__aeabi_ddiv>
 8005a5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a62:	f004 040f 	and.w	r4, r4, #15
 8005a66:	4d91      	ldr	r5, [pc, #580]	@ (8005cac <_dtoa_r+0x58c>)
 8005a68:	b954      	cbnz	r4, 8005a80 <_dtoa_r+0x360>
 8005a6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a72:	f7fa fe5b 	bl	800072c <__aeabi_ddiv>
 8005a76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a7a:	e028      	b.n	8005ace <_dtoa_r+0x3ae>
 8005a7c:	2602      	movs	r6, #2
 8005a7e:	e7f2      	b.n	8005a66 <_dtoa_r+0x346>
 8005a80:	07e1      	lsls	r1, r4, #31
 8005a82:	d508      	bpl.n	8005a96 <_dtoa_r+0x376>
 8005a84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a8c:	f7fa fd24 	bl	80004d8 <__aeabi_dmul>
 8005a90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a94:	3601      	adds	r6, #1
 8005a96:	1064      	asrs	r4, r4, #1
 8005a98:	3508      	adds	r5, #8
 8005a9a:	e7e5      	b.n	8005a68 <_dtoa_r+0x348>
 8005a9c:	f000 80af 	beq.w	8005bfe <_dtoa_r+0x4de>
 8005aa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005aa4:	427c      	negs	r4, r7
 8005aa6:	4b80      	ldr	r3, [pc, #512]	@ (8005ca8 <_dtoa_r+0x588>)
 8005aa8:	f004 020f 	and.w	r2, r4, #15
 8005aac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab4:	f7fa fd10 	bl	80004d8 <__aeabi_dmul>
 8005ab8:	2602      	movs	r6, #2
 8005aba:	2300      	movs	r3, #0
 8005abc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ac0:	4d7a      	ldr	r5, [pc, #488]	@ (8005cac <_dtoa_r+0x58c>)
 8005ac2:	1124      	asrs	r4, r4, #4
 8005ac4:	2c00      	cmp	r4, #0
 8005ac6:	f040 808f 	bne.w	8005be8 <_dtoa_r+0x4c8>
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1d3      	bne.n	8005a76 <_dtoa_r+0x356>
 8005ace:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005ad2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	f000 8094 	beq.w	8005c02 <_dtoa_r+0x4e2>
 8005ada:	2200      	movs	r2, #0
 8005adc:	4620      	mov	r0, r4
 8005ade:	4629      	mov	r1, r5
 8005ae0:	4b73      	ldr	r3, [pc, #460]	@ (8005cb0 <_dtoa_r+0x590>)
 8005ae2:	f7fa ff6b 	bl	80009bc <__aeabi_dcmplt>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	f000 808b 	beq.w	8005c02 <_dtoa_r+0x4e2>
 8005aec:	9b08      	ldr	r3, [sp, #32]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f000 8087 	beq.w	8005c02 <_dtoa_r+0x4e2>
 8005af4:	f1bb 0f00 	cmp.w	fp, #0
 8005af8:	dd34      	ble.n	8005b64 <_dtoa_r+0x444>
 8005afa:	4620      	mov	r0, r4
 8005afc:	2200      	movs	r2, #0
 8005afe:	4629      	mov	r1, r5
 8005b00:	4b6c      	ldr	r3, [pc, #432]	@ (8005cb4 <_dtoa_r+0x594>)
 8005b02:	f7fa fce9 	bl	80004d8 <__aeabi_dmul>
 8005b06:	465c      	mov	r4, fp
 8005b08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b0c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005b10:	3601      	adds	r6, #1
 8005b12:	4630      	mov	r0, r6
 8005b14:	f7fa fc76 	bl	8000404 <__aeabi_i2d>
 8005b18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b1c:	f7fa fcdc 	bl	80004d8 <__aeabi_dmul>
 8005b20:	2200      	movs	r2, #0
 8005b22:	4b65      	ldr	r3, [pc, #404]	@ (8005cb8 <_dtoa_r+0x598>)
 8005b24:	f7fa fb22 	bl	800016c <__adddf3>
 8005b28:	4605      	mov	r5, r0
 8005b2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005b2e:	2c00      	cmp	r4, #0
 8005b30:	d16a      	bne.n	8005c08 <_dtoa_r+0x4e8>
 8005b32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b36:	2200      	movs	r2, #0
 8005b38:	4b60      	ldr	r3, [pc, #384]	@ (8005cbc <_dtoa_r+0x59c>)
 8005b3a:	f7fa fb15 	bl	8000168 <__aeabi_dsub>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	460b      	mov	r3, r1
 8005b42:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b46:	462a      	mov	r2, r5
 8005b48:	4633      	mov	r3, r6
 8005b4a:	f7fa ff55 	bl	80009f8 <__aeabi_dcmpgt>
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	f040 8298 	bne.w	8006084 <_dtoa_r+0x964>
 8005b54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b58:	462a      	mov	r2, r5
 8005b5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b5e:	f7fa ff2d 	bl	80009bc <__aeabi_dcmplt>
 8005b62:	bb38      	cbnz	r0, 8005bb4 <_dtoa_r+0x494>
 8005b64:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005b68:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005b6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	f2c0 8157 	blt.w	8005e22 <_dtoa_r+0x702>
 8005b74:	2f0e      	cmp	r7, #14
 8005b76:	f300 8154 	bgt.w	8005e22 <_dtoa_r+0x702>
 8005b7a:	4b4b      	ldr	r3, [pc, #300]	@ (8005ca8 <_dtoa_r+0x588>)
 8005b7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b80:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005b84:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f280 80e5 	bge.w	8005d5a <_dtoa_r+0x63a>
 8005b90:	9b08      	ldr	r3, [sp, #32]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f300 80e1 	bgt.w	8005d5a <_dtoa_r+0x63a>
 8005b98:	d10c      	bne.n	8005bb4 <_dtoa_r+0x494>
 8005b9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	4b46      	ldr	r3, [pc, #280]	@ (8005cbc <_dtoa_r+0x59c>)
 8005ba2:	f7fa fc99 	bl	80004d8 <__aeabi_dmul>
 8005ba6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005baa:	f7fa ff1b 	bl	80009e4 <__aeabi_dcmpge>
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	f000 8266 	beq.w	8006080 <_dtoa_r+0x960>
 8005bb4:	2400      	movs	r4, #0
 8005bb6:	4625      	mov	r5, r4
 8005bb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005bba:	4656      	mov	r6, sl
 8005bbc:	ea6f 0803 	mvn.w	r8, r3
 8005bc0:	2700      	movs	r7, #0
 8005bc2:	4621      	mov	r1, r4
 8005bc4:	4648      	mov	r0, r9
 8005bc6:	f000 fcbd 	bl	8006544 <_Bfree>
 8005bca:	2d00      	cmp	r5, #0
 8005bcc:	f000 80bd 	beq.w	8005d4a <_dtoa_r+0x62a>
 8005bd0:	b12f      	cbz	r7, 8005bde <_dtoa_r+0x4be>
 8005bd2:	42af      	cmp	r7, r5
 8005bd4:	d003      	beq.n	8005bde <_dtoa_r+0x4be>
 8005bd6:	4639      	mov	r1, r7
 8005bd8:	4648      	mov	r0, r9
 8005bda:	f000 fcb3 	bl	8006544 <_Bfree>
 8005bde:	4629      	mov	r1, r5
 8005be0:	4648      	mov	r0, r9
 8005be2:	f000 fcaf 	bl	8006544 <_Bfree>
 8005be6:	e0b0      	b.n	8005d4a <_dtoa_r+0x62a>
 8005be8:	07e2      	lsls	r2, r4, #31
 8005bea:	d505      	bpl.n	8005bf8 <_dtoa_r+0x4d8>
 8005bec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005bf0:	f7fa fc72 	bl	80004d8 <__aeabi_dmul>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	3601      	adds	r6, #1
 8005bf8:	1064      	asrs	r4, r4, #1
 8005bfa:	3508      	adds	r5, #8
 8005bfc:	e762      	b.n	8005ac4 <_dtoa_r+0x3a4>
 8005bfe:	2602      	movs	r6, #2
 8005c00:	e765      	b.n	8005ace <_dtoa_r+0x3ae>
 8005c02:	46b8      	mov	r8, r7
 8005c04:	9c08      	ldr	r4, [sp, #32]
 8005c06:	e784      	b.n	8005b12 <_dtoa_r+0x3f2>
 8005c08:	4b27      	ldr	r3, [pc, #156]	@ (8005ca8 <_dtoa_r+0x588>)
 8005c0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c14:	4454      	add	r4, sl
 8005c16:	2900      	cmp	r1, #0
 8005c18:	d054      	beq.n	8005cc4 <_dtoa_r+0x5a4>
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	4928      	ldr	r1, [pc, #160]	@ (8005cc0 <_dtoa_r+0x5a0>)
 8005c1e:	f7fa fd85 	bl	800072c <__aeabi_ddiv>
 8005c22:	4633      	mov	r3, r6
 8005c24:	462a      	mov	r2, r5
 8005c26:	f7fa fa9f 	bl	8000168 <__aeabi_dsub>
 8005c2a:	4656      	mov	r6, sl
 8005c2c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c34:	f7fa ff00 	bl	8000a38 <__aeabi_d2iz>
 8005c38:	4605      	mov	r5, r0
 8005c3a:	f7fa fbe3 	bl	8000404 <__aeabi_i2d>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	460b      	mov	r3, r1
 8005c42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c46:	f7fa fa8f 	bl	8000168 <__aeabi_dsub>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	3530      	adds	r5, #48	@ 0x30
 8005c50:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c58:	f806 5b01 	strb.w	r5, [r6], #1
 8005c5c:	f7fa feae 	bl	80009bc <__aeabi_dcmplt>
 8005c60:	2800      	cmp	r0, #0
 8005c62:	d172      	bne.n	8005d4a <_dtoa_r+0x62a>
 8005c64:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c68:	2000      	movs	r0, #0
 8005c6a:	4911      	ldr	r1, [pc, #68]	@ (8005cb0 <_dtoa_r+0x590>)
 8005c6c:	f7fa fa7c 	bl	8000168 <__aeabi_dsub>
 8005c70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c74:	f7fa fea2 	bl	80009bc <__aeabi_dcmplt>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	f040 80b4 	bne.w	8005de6 <_dtoa_r+0x6c6>
 8005c7e:	42a6      	cmp	r6, r4
 8005c80:	f43f af70 	beq.w	8005b64 <_dtoa_r+0x444>
 8005c84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c88:	2200      	movs	r2, #0
 8005c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb4 <_dtoa_r+0x594>)
 8005c8c:	f7fa fc24 	bl	80004d8 <__aeabi_dmul>
 8005c90:	2200      	movs	r2, #0
 8005c92:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c9a:	4b06      	ldr	r3, [pc, #24]	@ (8005cb4 <_dtoa_r+0x594>)
 8005c9c:	f7fa fc1c 	bl	80004d8 <__aeabi_dmul>
 8005ca0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ca4:	e7c4      	b.n	8005c30 <_dtoa_r+0x510>
 8005ca6:	bf00      	nop
 8005ca8:	08008ec8 	.word	0x08008ec8
 8005cac:	08008ea0 	.word	0x08008ea0
 8005cb0:	3ff00000 	.word	0x3ff00000
 8005cb4:	40240000 	.word	0x40240000
 8005cb8:	401c0000 	.word	0x401c0000
 8005cbc:	40140000 	.word	0x40140000
 8005cc0:	3fe00000 	.word	0x3fe00000
 8005cc4:	4631      	mov	r1, r6
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	f7fa fc06 	bl	80004d8 <__aeabi_dmul>
 8005ccc:	4656      	mov	r6, sl
 8005cce:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005cd2:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005cd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cd8:	f7fa feae 	bl	8000a38 <__aeabi_d2iz>
 8005cdc:	4605      	mov	r5, r0
 8005cde:	f7fa fb91 	bl	8000404 <__aeabi_i2d>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cea:	f7fa fa3d 	bl	8000168 <__aeabi_dsub>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	3530      	adds	r5, #48	@ 0x30
 8005cf4:	f806 5b01 	strb.w	r5, [r6], #1
 8005cf8:	42a6      	cmp	r6, r4
 8005cfa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cfe:	f04f 0200 	mov.w	r2, #0
 8005d02:	d124      	bne.n	8005d4e <_dtoa_r+0x62e>
 8005d04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005d08:	4bae      	ldr	r3, [pc, #696]	@ (8005fc4 <_dtoa_r+0x8a4>)
 8005d0a:	f7fa fa2f 	bl	800016c <__adddf3>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	460b      	mov	r3, r1
 8005d12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d16:	f7fa fe6f 	bl	80009f8 <__aeabi_dcmpgt>
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	d163      	bne.n	8005de6 <_dtoa_r+0x6c6>
 8005d1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d22:	2000      	movs	r0, #0
 8005d24:	49a7      	ldr	r1, [pc, #668]	@ (8005fc4 <_dtoa_r+0x8a4>)
 8005d26:	f7fa fa1f 	bl	8000168 <__aeabi_dsub>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d32:	f7fa fe43 	bl	80009bc <__aeabi_dcmplt>
 8005d36:	2800      	cmp	r0, #0
 8005d38:	f43f af14 	beq.w	8005b64 <_dtoa_r+0x444>
 8005d3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005d3e:	1e73      	subs	r3, r6, #1
 8005d40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d46:	2b30      	cmp	r3, #48	@ 0x30
 8005d48:	d0f8      	beq.n	8005d3c <_dtoa_r+0x61c>
 8005d4a:	4647      	mov	r7, r8
 8005d4c:	e03b      	b.n	8005dc6 <_dtoa_r+0x6a6>
 8005d4e:	4b9e      	ldr	r3, [pc, #632]	@ (8005fc8 <_dtoa_r+0x8a8>)
 8005d50:	f7fa fbc2 	bl	80004d8 <__aeabi_dmul>
 8005d54:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d58:	e7bc      	b.n	8005cd4 <_dtoa_r+0x5b4>
 8005d5a:	4656      	mov	r6, sl
 8005d5c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005d60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d64:	4620      	mov	r0, r4
 8005d66:	4629      	mov	r1, r5
 8005d68:	f7fa fce0 	bl	800072c <__aeabi_ddiv>
 8005d6c:	f7fa fe64 	bl	8000a38 <__aeabi_d2iz>
 8005d70:	4680      	mov	r8, r0
 8005d72:	f7fa fb47 	bl	8000404 <__aeabi_i2d>
 8005d76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d7a:	f7fa fbad 	bl	80004d8 <__aeabi_dmul>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	4620      	mov	r0, r4
 8005d84:	4629      	mov	r1, r5
 8005d86:	f7fa f9ef 	bl	8000168 <__aeabi_dsub>
 8005d8a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005d8e:	9d08      	ldr	r5, [sp, #32]
 8005d90:	f806 4b01 	strb.w	r4, [r6], #1
 8005d94:	eba6 040a 	sub.w	r4, r6, sl
 8005d98:	42a5      	cmp	r5, r4
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	d133      	bne.n	8005e08 <_dtoa_r+0x6e8>
 8005da0:	f7fa f9e4 	bl	800016c <__adddf3>
 8005da4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005da8:	4604      	mov	r4, r0
 8005daa:	460d      	mov	r5, r1
 8005dac:	f7fa fe24 	bl	80009f8 <__aeabi_dcmpgt>
 8005db0:	b9c0      	cbnz	r0, 8005de4 <_dtoa_r+0x6c4>
 8005db2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005db6:	4620      	mov	r0, r4
 8005db8:	4629      	mov	r1, r5
 8005dba:	f7fa fdf5 	bl	80009a8 <__aeabi_dcmpeq>
 8005dbe:	b110      	cbz	r0, 8005dc6 <_dtoa_r+0x6a6>
 8005dc0:	f018 0f01 	tst.w	r8, #1
 8005dc4:	d10e      	bne.n	8005de4 <_dtoa_r+0x6c4>
 8005dc6:	4648      	mov	r0, r9
 8005dc8:	9903      	ldr	r1, [sp, #12]
 8005dca:	f000 fbbb 	bl	8006544 <_Bfree>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	7033      	strb	r3, [r6, #0]
 8005dd2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005dd4:	3701      	adds	r7, #1
 8005dd6:	601f      	str	r7, [r3, #0]
 8005dd8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 824b 	beq.w	8006276 <_dtoa_r+0xb56>
 8005de0:	601e      	str	r6, [r3, #0]
 8005de2:	e248      	b.n	8006276 <_dtoa_r+0xb56>
 8005de4:	46b8      	mov	r8, r7
 8005de6:	4633      	mov	r3, r6
 8005de8:	461e      	mov	r6, r3
 8005dea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005dee:	2a39      	cmp	r2, #57	@ 0x39
 8005df0:	d106      	bne.n	8005e00 <_dtoa_r+0x6e0>
 8005df2:	459a      	cmp	sl, r3
 8005df4:	d1f8      	bne.n	8005de8 <_dtoa_r+0x6c8>
 8005df6:	2230      	movs	r2, #48	@ 0x30
 8005df8:	f108 0801 	add.w	r8, r8, #1
 8005dfc:	f88a 2000 	strb.w	r2, [sl]
 8005e00:	781a      	ldrb	r2, [r3, #0]
 8005e02:	3201      	adds	r2, #1
 8005e04:	701a      	strb	r2, [r3, #0]
 8005e06:	e7a0      	b.n	8005d4a <_dtoa_r+0x62a>
 8005e08:	2200      	movs	r2, #0
 8005e0a:	4b6f      	ldr	r3, [pc, #444]	@ (8005fc8 <_dtoa_r+0x8a8>)
 8005e0c:	f7fa fb64 	bl	80004d8 <__aeabi_dmul>
 8005e10:	2200      	movs	r2, #0
 8005e12:	2300      	movs	r3, #0
 8005e14:	4604      	mov	r4, r0
 8005e16:	460d      	mov	r5, r1
 8005e18:	f7fa fdc6 	bl	80009a8 <__aeabi_dcmpeq>
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	d09f      	beq.n	8005d60 <_dtoa_r+0x640>
 8005e20:	e7d1      	b.n	8005dc6 <_dtoa_r+0x6a6>
 8005e22:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005e24:	2a00      	cmp	r2, #0
 8005e26:	f000 80ea 	beq.w	8005ffe <_dtoa_r+0x8de>
 8005e2a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005e2c:	2a01      	cmp	r2, #1
 8005e2e:	f300 80cd 	bgt.w	8005fcc <_dtoa_r+0x8ac>
 8005e32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005e34:	2a00      	cmp	r2, #0
 8005e36:	f000 80c1 	beq.w	8005fbc <_dtoa_r+0x89c>
 8005e3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005e3e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e40:	9e04      	ldr	r6, [sp, #16]
 8005e42:	9a04      	ldr	r2, [sp, #16]
 8005e44:	2101      	movs	r1, #1
 8005e46:	441a      	add	r2, r3
 8005e48:	9204      	str	r2, [sp, #16]
 8005e4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e4c:	4648      	mov	r0, r9
 8005e4e:	441a      	add	r2, r3
 8005e50:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e52:	f000 fc75 	bl	8006740 <__i2b>
 8005e56:	4605      	mov	r5, r0
 8005e58:	b166      	cbz	r6, 8005e74 <_dtoa_r+0x754>
 8005e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	dd09      	ble.n	8005e74 <_dtoa_r+0x754>
 8005e60:	42b3      	cmp	r3, r6
 8005e62:	bfa8      	it	ge
 8005e64:	4633      	movge	r3, r6
 8005e66:	9a04      	ldr	r2, [sp, #16]
 8005e68:	1af6      	subs	r6, r6, r3
 8005e6a:	1ad2      	subs	r2, r2, r3
 8005e6c:	9204      	str	r2, [sp, #16]
 8005e6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e70:	1ad3      	subs	r3, r2, r3
 8005e72:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e76:	b30b      	cbz	r3, 8005ebc <_dtoa_r+0x79c>
 8005e78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f000 80c6 	beq.w	800600c <_dtoa_r+0x8ec>
 8005e80:	2c00      	cmp	r4, #0
 8005e82:	f000 80c0 	beq.w	8006006 <_dtoa_r+0x8e6>
 8005e86:	4629      	mov	r1, r5
 8005e88:	4622      	mov	r2, r4
 8005e8a:	4648      	mov	r0, r9
 8005e8c:	f000 fd10 	bl	80068b0 <__pow5mult>
 8005e90:	9a03      	ldr	r2, [sp, #12]
 8005e92:	4601      	mov	r1, r0
 8005e94:	4605      	mov	r5, r0
 8005e96:	4648      	mov	r0, r9
 8005e98:	f000 fc68 	bl	800676c <__multiply>
 8005e9c:	9903      	ldr	r1, [sp, #12]
 8005e9e:	4680      	mov	r8, r0
 8005ea0:	4648      	mov	r0, r9
 8005ea2:	f000 fb4f 	bl	8006544 <_Bfree>
 8005ea6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ea8:	1b1b      	subs	r3, r3, r4
 8005eaa:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eac:	f000 80b1 	beq.w	8006012 <_dtoa_r+0x8f2>
 8005eb0:	4641      	mov	r1, r8
 8005eb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005eb4:	4648      	mov	r0, r9
 8005eb6:	f000 fcfb 	bl	80068b0 <__pow5mult>
 8005eba:	9003      	str	r0, [sp, #12]
 8005ebc:	2101      	movs	r1, #1
 8005ebe:	4648      	mov	r0, r9
 8005ec0:	f000 fc3e 	bl	8006740 <__i2b>
 8005ec4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ec6:	4604      	mov	r4, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 81d8 	beq.w	800627e <_dtoa_r+0xb5e>
 8005ece:	461a      	mov	r2, r3
 8005ed0:	4601      	mov	r1, r0
 8005ed2:	4648      	mov	r0, r9
 8005ed4:	f000 fcec 	bl	80068b0 <__pow5mult>
 8005ed8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005eda:	4604      	mov	r4, r0
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	f300 809f 	bgt.w	8006020 <_dtoa_r+0x900>
 8005ee2:	9b06      	ldr	r3, [sp, #24]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f040 8097 	bne.w	8006018 <_dtoa_r+0x8f8>
 8005eea:	9b07      	ldr	r3, [sp, #28]
 8005eec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f040 8093 	bne.w	800601c <_dtoa_r+0x8fc>
 8005ef6:	9b07      	ldr	r3, [sp, #28]
 8005ef8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005efc:	0d1b      	lsrs	r3, r3, #20
 8005efe:	051b      	lsls	r3, r3, #20
 8005f00:	b133      	cbz	r3, 8005f10 <_dtoa_r+0x7f0>
 8005f02:	9b04      	ldr	r3, [sp, #16]
 8005f04:	3301      	adds	r3, #1
 8005f06:	9304      	str	r3, [sp, #16]
 8005f08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f0e:	2301      	movs	r3, #1
 8005f10:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 81b8 	beq.w	800628a <_dtoa_r+0xb6a>
 8005f1a:	6923      	ldr	r3, [r4, #16]
 8005f1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f20:	6918      	ldr	r0, [r3, #16]
 8005f22:	f000 fbc1 	bl	80066a8 <__hi0bits>
 8005f26:	f1c0 0020 	rsb	r0, r0, #32
 8005f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f2c:	4418      	add	r0, r3
 8005f2e:	f010 001f 	ands.w	r0, r0, #31
 8005f32:	f000 8082 	beq.w	800603a <_dtoa_r+0x91a>
 8005f36:	f1c0 0320 	rsb	r3, r0, #32
 8005f3a:	2b04      	cmp	r3, #4
 8005f3c:	dd73      	ble.n	8006026 <_dtoa_r+0x906>
 8005f3e:	9b04      	ldr	r3, [sp, #16]
 8005f40:	f1c0 001c 	rsb	r0, r0, #28
 8005f44:	4403      	add	r3, r0
 8005f46:	9304      	str	r3, [sp, #16]
 8005f48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f4a:	4406      	add	r6, r0
 8005f4c:	4403      	add	r3, r0
 8005f4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f50:	9b04      	ldr	r3, [sp, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	dd05      	ble.n	8005f62 <_dtoa_r+0x842>
 8005f56:	461a      	mov	r2, r3
 8005f58:	4648      	mov	r0, r9
 8005f5a:	9903      	ldr	r1, [sp, #12]
 8005f5c:	f000 fd02 	bl	8006964 <__lshift>
 8005f60:	9003      	str	r0, [sp, #12]
 8005f62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	dd05      	ble.n	8005f74 <_dtoa_r+0x854>
 8005f68:	4621      	mov	r1, r4
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	4648      	mov	r0, r9
 8005f6e:	f000 fcf9 	bl	8006964 <__lshift>
 8005f72:	4604      	mov	r4, r0
 8005f74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d061      	beq.n	800603e <_dtoa_r+0x91e>
 8005f7a:	4621      	mov	r1, r4
 8005f7c:	9803      	ldr	r0, [sp, #12]
 8005f7e:	f000 fd5d 	bl	8006a3c <__mcmp>
 8005f82:	2800      	cmp	r0, #0
 8005f84:	da5b      	bge.n	800603e <_dtoa_r+0x91e>
 8005f86:	2300      	movs	r3, #0
 8005f88:	220a      	movs	r2, #10
 8005f8a:	4648      	mov	r0, r9
 8005f8c:	9903      	ldr	r1, [sp, #12]
 8005f8e:	f000 fafb 	bl	8006588 <__multadd>
 8005f92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f94:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f98:	9003      	str	r0, [sp, #12]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	f000 8177 	beq.w	800628e <_dtoa_r+0xb6e>
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	220a      	movs	r2, #10
 8005fa6:	4648      	mov	r0, r9
 8005fa8:	f000 faee 	bl	8006588 <__multadd>
 8005fac:	f1bb 0f00 	cmp.w	fp, #0
 8005fb0:	4605      	mov	r5, r0
 8005fb2:	dc6f      	bgt.n	8006094 <_dtoa_r+0x974>
 8005fb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	dc49      	bgt.n	800604e <_dtoa_r+0x92e>
 8005fba:	e06b      	b.n	8006094 <_dtoa_r+0x974>
 8005fbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005fc2:	e73c      	b.n	8005e3e <_dtoa_r+0x71e>
 8005fc4:	3fe00000 	.word	0x3fe00000
 8005fc8:	40240000 	.word	0x40240000
 8005fcc:	9b08      	ldr	r3, [sp, #32]
 8005fce:	1e5c      	subs	r4, r3, #1
 8005fd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fd2:	42a3      	cmp	r3, r4
 8005fd4:	db09      	blt.n	8005fea <_dtoa_r+0x8ca>
 8005fd6:	1b1c      	subs	r4, r3, r4
 8005fd8:	9b08      	ldr	r3, [sp, #32]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	f6bf af30 	bge.w	8005e40 <_dtoa_r+0x720>
 8005fe0:	9b04      	ldr	r3, [sp, #16]
 8005fe2:	9a08      	ldr	r2, [sp, #32]
 8005fe4:	1a9e      	subs	r6, r3, r2
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	e72b      	b.n	8005e42 <_dtoa_r+0x722>
 8005fea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fee:	1ae3      	subs	r3, r4, r3
 8005ff0:	441a      	add	r2, r3
 8005ff2:	940a      	str	r4, [sp, #40]	@ 0x28
 8005ff4:	9e04      	ldr	r6, [sp, #16]
 8005ff6:	2400      	movs	r4, #0
 8005ff8:	9b08      	ldr	r3, [sp, #32]
 8005ffa:	920e      	str	r2, [sp, #56]	@ 0x38
 8005ffc:	e721      	b.n	8005e42 <_dtoa_r+0x722>
 8005ffe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006000:	9e04      	ldr	r6, [sp, #16]
 8006002:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006004:	e728      	b.n	8005e58 <_dtoa_r+0x738>
 8006006:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800600a:	e751      	b.n	8005eb0 <_dtoa_r+0x790>
 800600c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800600e:	9903      	ldr	r1, [sp, #12]
 8006010:	e750      	b.n	8005eb4 <_dtoa_r+0x794>
 8006012:	f8cd 800c 	str.w	r8, [sp, #12]
 8006016:	e751      	b.n	8005ebc <_dtoa_r+0x79c>
 8006018:	2300      	movs	r3, #0
 800601a:	e779      	b.n	8005f10 <_dtoa_r+0x7f0>
 800601c:	9b06      	ldr	r3, [sp, #24]
 800601e:	e777      	b.n	8005f10 <_dtoa_r+0x7f0>
 8006020:	2300      	movs	r3, #0
 8006022:	930a      	str	r3, [sp, #40]	@ 0x28
 8006024:	e779      	b.n	8005f1a <_dtoa_r+0x7fa>
 8006026:	d093      	beq.n	8005f50 <_dtoa_r+0x830>
 8006028:	9a04      	ldr	r2, [sp, #16]
 800602a:	331c      	adds	r3, #28
 800602c:	441a      	add	r2, r3
 800602e:	9204      	str	r2, [sp, #16]
 8006030:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006032:	441e      	add	r6, r3
 8006034:	441a      	add	r2, r3
 8006036:	9209      	str	r2, [sp, #36]	@ 0x24
 8006038:	e78a      	b.n	8005f50 <_dtoa_r+0x830>
 800603a:	4603      	mov	r3, r0
 800603c:	e7f4      	b.n	8006028 <_dtoa_r+0x908>
 800603e:	9b08      	ldr	r3, [sp, #32]
 8006040:	46b8      	mov	r8, r7
 8006042:	2b00      	cmp	r3, #0
 8006044:	dc20      	bgt.n	8006088 <_dtoa_r+0x968>
 8006046:	469b      	mov	fp, r3
 8006048:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800604a:	2b02      	cmp	r3, #2
 800604c:	dd1e      	ble.n	800608c <_dtoa_r+0x96c>
 800604e:	f1bb 0f00 	cmp.w	fp, #0
 8006052:	f47f adb1 	bne.w	8005bb8 <_dtoa_r+0x498>
 8006056:	4621      	mov	r1, r4
 8006058:	465b      	mov	r3, fp
 800605a:	2205      	movs	r2, #5
 800605c:	4648      	mov	r0, r9
 800605e:	f000 fa93 	bl	8006588 <__multadd>
 8006062:	4601      	mov	r1, r0
 8006064:	4604      	mov	r4, r0
 8006066:	9803      	ldr	r0, [sp, #12]
 8006068:	f000 fce8 	bl	8006a3c <__mcmp>
 800606c:	2800      	cmp	r0, #0
 800606e:	f77f ada3 	ble.w	8005bb8 <_dtoa_r+0x498>
 8006072:	4656      	mov	r6, sl
 8006074:	2331      	movs	r3, #49	@ 0x31
 8006076:	f108 0801 	add.w	r8, r8, #1
 800607a:	f806 3b01 	strb.w	r3, [r6], #1
 800607e:	e59f      	b.n	8005bc0 <_dtoa_r+0x4a0>
 8006080:	46b8      	mov	r8, r7
 8006082:	9c08      	ldr	r4, [sp, #32]
 8006084:	4625      	mov	r5, r4
 8006086:	e7f4      	b.n	8006072 <_dtoa_r+0x952>
 8006088:	f8dd b020 	ldr.w	fp, [sp, #32]
 800608c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800608e:	2b00      	cmp	r3, #0
 8006090:	f000 8101 	beq.w	8006296 <_dtoa_r+0xb76>
 8006094:	2e00      	cmp	r6, #0
 8006096:	dd05      	ble.n	80060a4 <_dtoa_r+0x984>
 8006098:	4629      	mov	r1, r5
 800609a:	4632      	mov	r2, r6
 800609c:	4648      	mov	r0, r9
 800609e:	f000 fc61 	bl	8006964 <__lshift>
 80060a2:	4605      	mov	r5, r0
 80060a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d05c      	beq.n	8006164 <_dtoa_r+0xa44>
 80060aa:	4648      	mov	r0, r9
 80060ac:	6869      	ldr	r1, [r5, #4]
 80060ae:	f000 fa09 	bl	80064c4 <_Balloc>
 80060b2:	4606      	mov	r6, r0
 80060b4:	b928      	cbnz	r0, 80060c2 <_dtoa_r+0x9a2>
 80060b6:	4602      	mov	r2, r0
 80060b8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80060bc:	4b80      	ldr	r3, [pc, #512]	@ (80062c0 <_dtoa_r+0xba0>)
 80060be:	f7ff bb43 	b.w	8005748 <_dtoa_r+0x28>
 80060c2:	692a      	ldr	r2, [r5, #16]
 80060c4:	f105 010c 	add.w	r1, r5, #12
 80060c8:	3202      	adds	r2, #2
 80060ca:	0092      	lsls	r2, r2, #2
 80060cc:	300c      	adds	r0, #12
 80060ce:	f7ff fa8a 	bl	80055e6 <memcpy>
 80060d2:	2201      	movs	r2, #1
 80060d4:	4631      	mov	r1, r6
 80060d6:	4648      	mov	r0, r9
 80060d8:	f000 fc44 	bl	8006964 <__lshift>
 80060dc:	462f      	mov	r7, r5
 80060de:	4605      	mov	r5, r0
 80060e0:	f10a 0301 	add.w	r3, sl, #1
 80060e4:	9304      	str	r3, [sp, #16]
 80060e6:	eb0a 030b 	add.w	r3, sl, fp
 80060ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80060ec:	9b06      	ldr	r3, [sp, #24]
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80060f4:	9b04      	ldr	r3, [sp, #16]
 80060f6:	4621      	mov	r1, r4
 80060f8:	9803      	ldr	r0, [sp, #12]
 80060fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80060fe:	f7ff fa85 	bl	800560c <quorem>
 8006102:	4603      	mov	r3, r0
 8006104:	4639      	mov	r1, r7
 8006106:	3330      	adds	r3, #48	@ 0x30
 8006108:	9006      	str	r0, [sp, #24]
 800610a:	9803      	ldr	r0, [sp, #12]
 800610c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800610e:	f000 fc95 	bl	8006a3c <__mcmp>
 8006112:	462a      	mov	r2, r5
 8006114:	9008      	str	r0, [sp, #32]
 8006116:	4621      	mov	r1, r4
 8006118:	4648      	mov	r0, r9
 800611a:	f000 fcab 	bl	8006a74 <__mdiff>
 800611e:	68c2      	ldr	r2, [r0, #12]
 8006120:	4606      	mov	r6, r0
 8006122:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006124:	bb02      	cbnz	r2, 8006168 <_dtoa_r+0xa48>
 8006126:	4601      	mov	r1, r0
 8006128:	9803      	ldr	r0, [sp, #12]
 800612a:	f000 fc87 	bl	8006a3c <__mcmp>
 800612e:	4602      	mov	r2, r0
 8006130:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006132:	4631      	mov	r1, r6
 8006134:	4648      	mov	r0, r9
 8006136:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800613a:	f000 fa03 	bl	8006544 <_Bfree>
 800613e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006140:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006142:	9e04      	ldr	r6, [sp, #16]
 8006144:	ea42 0103 	orr.w	r1, r2, r3
 8006148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800614a:	4319      	orrs	r1, r3
 800614c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800614e:	d10d      	bne.n	800616c <_dtoa_r+0xa4c>
 8006150:	2b39      	cmp	r3, #57	@ 0x39
 8006152:	d027      	beq.n	80061a4 <_dtoa_r+0xa84>
 8006154:	9a08      	ldr	r2, [sp, #32]
 8006156:	2a00      	cmp	r2, #0
 8006158:	dd01      	ble.n	800615e <_dtoa_r+0xa3e>
 800615a:	9b06      	ldr	r3, [sp, #24]
 800615c:	3331      	adds	r3, #49	@ 0x31
 800615e:	f88b 3000 	strb.w	r3, [fp]
 8006162:	e52e      	b.n	8005bc2 <_dtoa_r+0x4a2>
 8006164:	4628      	mov	r0, r5
 8006166:	e7b9      	b.n	80060dc <_dtoa_r+0x9bc>
 8006168:	2201      	movs	r2, #1
 800616a:	e7e2      	b.n	8006132 <_dtoa_r+0xa12>
 800616c:	9908      	ldr	r1, [sp, #32]
 800616e:	2900      	cmp	r1, #0
 8006170:	db04      	blt.n	800617c <_dtoa_r+0xa5c>
 8006172:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006174:	4301      	orrs	r1, r0
 8006176:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006178:	4301      	orrs	r1, r0
 800617a:	d120      	bne.n	80061be <_dtoa_r+0xa9e>
 800617c:	2a00      	cmp	r2, #0
 800617e:	ddee      	ble.n	800615e <_dtoa_r+0xa3e>
 8006180:	2201      	movs	r2, #1
 8006182:	9903      	ldr	r1, [sp, #12]
 8006184:	4648      	mov	r0, r9
 8006186:	9304      	str	r3, [sp, #16]
 8006188:	f000 fbec 	bl	8006964 <__lshift>
 800618c:	4621      	mov	r1, r4
 800618e:	9003      	str	r0, [sp, #12]
 8006190:	f000 fc54 	bl	8006a3c <__mcmp>
 8006194:	2800      	cmp	r0, #0
 8006196:	9b04      	ldr	r3, [sp, #16]
 8006198:	dc02      	bgt.n	80061a0 <_dtoa_r+0xa80>
 800619a:	d1e0      	bne.n	800615e <_dtoa_r+0xa3e>
 800619c:	07da      	lsls	r2, r3, #31
 800619e:	d5de      	bpl.n	800615e <_dtoa_r+0xa3e>
 80061a0:	2b39      	cmp	r3, #57	@ 0x39
 80061a2:	d1da      	bne.n	800615a <_dtoa_r+0xa3a>
 80061a4:	2339      	movs	r3, #57	@ 0x39
 80061a6:	f88b 3000 	strb.w	r3, [fp]
 80061aa:	4633      	mov	r3, r6
 80061ac:	461e      	mov	r6, r3
 80061ae:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80061b2:	3b01      	subs	r3, #1
 80061b4:	2a39      	cmp	r2, #57	@ 0x39
 80061b6:	d04e      	beq.n	8006256 <_dtoa_r+0xb36>
 80061b8:	3201      	adds	r2, #1
 80061ba:	701a      	strb	r2, [r3, #0]
 80061bc:	e501      	b.n	8005bc2 <_dtoa_r+0x4a2>
 80061be:	2a00      	cmp	r2, #0
 80061c0:	dd03      	ble.n	80061ca <_dtoa_r+0xaaa>
 80061c2:	2b39      	cmp	r3, #57	@ 0x39
 80061c4:	d0ee      	beq.n	80061a4 <_dtoa_r+0xa84>
 80061c6:	3301      	adds	r3, #1
 80061c8:	e7c9      	b.n	800615e <_dtoa_r+0xa3e>
 80061ca:	9a04      	ldr	r2, [sp, #16]
 80061cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80061ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80061d2:	428a      	cmp	r2, r1
 80061d4:	d028      	beq.n	8006228 <_dtoa_r+0xb08>
 80061d6:	2300      	movs	r3, #0
 80061d8:	220a      	movs	r2, #10
 80061da:	9903      	ldr	r1, [sp, #12]
 80061dc:	4648      	mov	r0, r9
 80061de:	f000 f9d3 	bl	8006588 <__multadd>
 80061e2:	42af      	cmp	r7, r5
 80061e4:	9003      	str	r0, [sp, #12]
 80061e6:	f04f 0300 	mov.w	r3, #0
 80061ea:	f04f 020a 	mov.w	r2, #10
 80061ee:	4639      	mov	r1, r7
 80061f0:	4648      	mov	r0, r9
 80061f2:	d107      	bne.n	8006204 <_dtoa_r+0xae4>
 80061f4:	f000 f9c8 	bl	8006588 <__multadd>
 80061f8:	4607      	mov	r7, r0
 80061fa:	4605      	mov	r5, r0
 80061fc:	9b04      	ldr	r3, [sp, #16]
 80061fe:	3301      	adds	r3, #1
 8006200:	9304      	str	r3, [sp, #16]
 8006202:	e777      	b.n	80060f4 <_dtoa_r+0x9d4>
 8006204:	f000 f9c0 	bl	8006588 <__multadd>
 8006208:	4629      	mov	r1, r5
 800620a:	4607      	mov	r7, r0
 800620c:	2300      	movs	r3, #0
 800620e:	220a      	movs	r2, #10
 8006210:	4648      	mov	r0, r9
 8006212:	f000 f9b9 	bl	8006588 <__multadd>
 8006216:	4605      	mov	r5, r0
 8006218:	e7f0      	b.n	80061fc <_dtoa_r+0xadc>
 800621a:	f1bb 0f00 	cmp.w	fp, #0
 800621e:	bfcc      	ite	gt
 8006220:	465e      	movgt	r6, fp
 8006222:	2601      	movle	r6, #1
 8006224:	2700      	movs	r7, #0
 8006226:	4456      	add	r6, sl
 8006228:	2201      	movs	r2, #1
 800622a:	9903      	ldr	r1, [sp, #12]
 800622c:	4648      	mov	r0, r9
 800622e:	9304      	str	r3, [sp, #16]
 8006230:	f000 fb98 	bl	8006964 <__lshift>
 8006234:	4621      	mov	r1, r4
 8006236:	9003      	str	r0, [sp, #12]
 8006238:	f000 fc00 	bl	8006a3c <__mcmp>
 800623c:	2800      	cmp	r0, #0
 800623e:	dcb4      	bgt.n	80061aa <_dtoa_r+0xa8a>
 8006240:	d102      	bne.n	8006248 <_dtoa_r+0xb28>
 8006242:	9b04      	ldr	r3, [sp, #16]
 8006244:	07db      	lsls	r3, r3, #31
 8006246:	d4b0      	bmi.n	80061aa <_dtoa_r+0xa8a>
 8006248:	4633      	mov	r3, r6
 800624a:	461e      	mov	r6, r3
 800624c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006250:	2a30      	cmp	r2, #48	@ 0x30
 8006252:	d0fa      	beq.n	800624a <_dtoa_r+0xb2a>
 8006254:	e4b5      	b.n	8005bc2 <_dtoa_r+0x4a2>
 8006256:	459a      	cmp	sl, r3
 8006258:	d1a8      	bne.n	80061ac <_dtoa_r+0xa8c>
 800625a:	2331      	movs	r3, #49	@ 0x31
 800625c:	f108 0801 	add.w	r8, r8, #1
 8006260:	f88a 3000 	strb.w	r3, [sl]
 8006264:	e4ad      	b.n	8005bc2 <_dtoa_r+0x4a2>
 8006266:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006268:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80062c4 <_dtoa_r+0xba4>
 800626c:	b11b      	cbz	r3, 8006276 <_dtoa_r+0xb56>
 800626e:	f10a 0308 	add.w	r3, sl, #8
 8006272:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006274:	6013      	str	r3, [r2, #0]
 8006276:	4650      	mov	r0, sl
 8006278:	b017      	add	sp, #92	@ 0x5c
 800627a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006280:	2b01      	cmp	r3, #1
 8006282:	f77f ae2e 	ble.w	8005ee2 <_dtoa_r+0x7c2>
 8006286:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006288:	930a      	str	r3, [sp, #40]	@ 0x28
 800628a:	2001      	movs	r0, #1
 800628c:	e64d      	b.n	8005f2a <_dtoa_r+0x80a>
 800628e:	f1bb 0f00 	cmp.w	fp, #0
 8006292:	f77f aed9 	ble.w	8006048 <_dtoa_r+0x928>
 8006296:	4656      	mov	r6, sl
 8006298:	4621      	mov	r1, r4
 800629a:	9803      	ldr	r0, [sp, #12]
 800629c:	f7ff f9b6 	bl	800560c <quorem>
 80062a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80062a4:	f806 3b01 	strb.w	r3, [r6], #1
 80062a8:	eba6 020a 	sub.w	r2, r6, sl
 80062ac:	4593      	cmp	fp, r2
 80062ae:	ddb4      	ble.n	800621a <_dtoa_r+0xafa>
 80062b0:	2300      	movs	r3, #0
 80062b2:	220a      	movs	r2, #10
 80062b4:	4648      	mov	r0, r9
 80062b6:	9903      	ldr	r1, [sp, #12]
 80062b8:	f000 f966 	bl	8006588 <__multadd>
 80062bc:	9003      	str	r0, [sp, #12]
 80062be:	e7eb      	b.n	8006298 <_dtoa_r+0xb78>
 80062c0:	08008d73 	.word	0x08008d73
 80062c4:	08008cf7 	.word	0x08008cf7

080062c8 <_free_r>:
 80062c8:	b538      	push	{r3, r4, r5, lr}
 80062ca:	4605      	mov	r5, r0
 80062cc:	2900      	cmp	r1, #0
 80062ce:	d040      	beq.n	8006352 <_free_r+0x8a>
 80062d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062d4:	1f0c      	subs	r4, r1, #4
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	bfb8      	it	lt
 80062da:	18e4      	addlt	r4, r4, r3
 80062dc:	f000 f8e6 	bl	80064ac <__malloc_lock>
 80062e0:	4a1c      	ldr	r2, [pc, #112]	@ (8006354 <_free_r+0x8c>)
 80062e2:	6813      	ldr	r3, [r2, #0]
 80062e4:	b933      	cbnz	r3, 80062f4 <_free_r+0x2c>
 80062e6:	6063      	str	r3, [r4, #4]
 80062e8:	6014      	str	r4, [r2, #0]
 80062ea:	4628      	mov	r0, r5
 80062ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062f0:	f000 b8e2 	b.w	80064b8 <__malloc_unlock>
 80062f4:	42a3      	cmp	r3, r4
 80062f6:	d908      	bls.n	800630a <_free_r+0x42>
 80062f8:	6820      	ldr	r0, [r4, #0]
 80062fa:	1821      	adds	r1, r4, r0
 80062fc:	428b      	cmp	r3, r1
 80062fe:	bf01      	itttt	eq
 8006300:	6819      	ldreq	r1, [r3, #0]
 8006302:	685b      	ldreq	r3, [r3, #4]
 8006304:	1809      	addeq	r1, r1, r0
 8006306:	6021      	streq	r1, [r4, #0]
 8006308:	e7ed      	b.n	80062e6 <_free_r+0x1e>
 800630a:	461a      	mov	r2, r3
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	b10b      	cbz	r3, 8006314 <_free_r+0x4c>
 8006310:	42a3      	cmp	r3, r4
 8006312:	d9fa      	bls.n	800630a <_free_r+0x42>
 8006314:	6811      	ldr	r1, [r2, #0]
 8006316:	1850      	adds	r0, r2, r1
 8006318:	42a0      	cmp	r0, r4
 800631a:	d10b      	bne.n	8006334 <_free_r+0x6c>
 800631c:	6820      	ldr	r0, [r4, #0]
 800631e:	4401      	add	r1, r0
 8006320:	1850      	adds	r0, r2, r1
 8006322:	4283      	cmp	r3, r0
 8006324:	6011      	str	r1, [r2, #0]
 8006326:	d1e0      	bne.n	80062ea <_free_r+0x22>
 8006328:	6818      	ldr	r0, [r3, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	4408      	add	r0, r1
 800632e:	6010      	str	r0, [r2, #0]
 8006330:	6053      	str	r3, [r2, #4]
 8006332:	e7da      	b.n	80062ea <_free_r+0x22>
 8006334:	d902      	bls.n	800633c <_free_r+0x74>
 8006336:	230c      	movs	r3, #12
 8006338:	602b      	str	r3, [r5, #0]
 800633a:	e7d6      	b.n	80062ea <_free_r+0x22>
 800633c:	6820      	ldr	r0, [r4, #0]
 800633e:	1821      	adds	r1, r4, r0
 8006340:	428b      	cmp	r3, r1
 8006342:	bf01      	itttt	eq
 8006344:	6819      	ldreq	r1, [r3, #0]
 8006346:	685b      	ldreq	r3, [r3, #4]
 8006348:	1809      	addeq	r1, r1, r0
 800634a:	6021      	streq	r1, [r4, #0]
 800634c:	6063      	str	r3, [r4, #4]
 800634e:	6054      	str	r4, [r2, #4]
 8006350:	e7cb      	b.n	80062ea <_free_r+0x22>
 8006352:	bd38      	pop	{r3, r4, r5, pc}
 8006354:	200004fc 	.word	0x200004fc

08006358 <malloc>:
 8006358:	4b02      	ldr	r3, [pc, #8]	@ (8006364 <malloc+0xc>)
 800635a:	4601      	mov	r1, r0
 800635c:	6818      	ldr	r0, [r3, #0]
 800635e:	f000 b825 	b.w	80063ac <_malloc_r>
 8006362:	bf00      	nop
 8006364:	20000028 	.word	0x20000028

08006368 <sbrk_aligned>:
 8006368:	b570      	push	{r4, r5, r6, lr}
 800636a:	4e0f      	ldr	r6, [pc, #60]	@ (80063a8 <sbrk_aligned+0x40>)
 800636c:	460c      	mov	r4, r1
 800636e:	6831      	ldr	r1, [r6, #0]
 8006370:	4605      	mov	r5, r0
 8006372:	b911      	cbnz	r1, 800637a <sbrk_aligned+0x12>
 8006374:	f001 fdee 	bl	8007f54 <_sbrk_r>
 8006378:	6030      	str	r0, [r6, #0]
 800637a:	4621      	mov	r1, r4
 800637c:	4628      	mov	r0, r5
 800637e:	f001 fde9 	bl	8007f54 <_sbrk_r>
 8006382:	1c43      	adds	r3, r0, #1
 8006384:	d103      	bne.n	800638e <sbrk_aligned+0x26>
 8006386:	f04f 34ff 	mov.w	r4, #4294967295
 800638a:	4620      	mov	r0, r4
 800638c:	bd70      	pop	{r4, r5, r6, pc}
 800638e:	1cc4      	adds	r4, r0, #3
 8006390:	f024 0403 	bic.w	r4, r4, #3
 8006394:	42a0      	cmp	r0, r4
 8006396:	d0f8      	beq.n	800638a <sbrk_aligned+0x22>
 8006398:	1a21      	subs	r1, r4, r0
 800639a:	4628      	mov	r0, r5
 800639c:	f001 fdda 	bl	8007f54 <_sbrk_r>
 80063a0:	3001      	adds	r0, #1
 80063a2:	d1f2      	bne.n	800638a <sbrk_aligned+0x22>
 80063a4:	e7ef      	b.n	8006386 <sbrk_aligned+0x1e>
 80063a6:	bf00      	nop
 80063a8:	200004f8 	.word	0x200004f8

080063ac <_malloc_r>:
 80063ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b0:	1ccd      	adds	r5, r1, #3
 80063b2:	f025 0503 	bic.w	r5, r5, #3
 80063b6:	3508      	adds	r5, #8
 80063b8:	2d0c      	cmp	r5, #12
 80063ba:	bf38      	it	cc
 80063bc:	250c      	movcc	r5, #12
 80063be:	2d00      	cmp	r5, #0
 80063c0:	4606      	mov	r6, r0
 80063c2:	db01      	blt.n	80063c8 <_malloc_r+0x1c>
 80063c4:	42a9      	cmp	r1, r5
 80063c6:	d904      	bls.n	80063d2 <_malloc_r+0x26>
 80063c8:	230c      	movs	r3, #12
 80063ca:	6033      	str	r3, [r6, #0]
 80063cc:	2000      	movs	r0, #0
 80063ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064a8 <_malloc_r+0xfc>
 80063d6:	f000 f869 	bl	80064ac <__malloc_lock>
 80063da:	f8d8 3000 	ldr.w	r3, [r8]
 80063de:	461c      	mov	r4, r3
 80063e0:	bb44      	cbnz	r4, 8006434 <_malloc_r+0x88>
 80063e2:	4629      	mov	r1, r5
 80063e4:	4630      	mov	r0, r6
 80063e6:	f7ff ffbf 	bl	8006368 <sbrk_aligned>
 80063ea:	1c43      	adds	r3, r0, #1
 80063ec:	4604      	mov	r4, r0
 80063ee:	d158      	bne.n	80064a2 <_malloc_r+0xf6>
 80063f0:	f8d8 4000 	ldr.w	r4, [r8]
 80063f4:	4627      	mov	r7, r4
 80063f6:	2f00      	cmp	r7, #0
 80063f8:	d143      	bne.n	8006482 <_malloc_r+0xd6>
 80063fa:	2c00      	cmp	r4, #0
 80063fc:	d04b      	beq.n	8006496 <_malloc_r+0xea>
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	4639      	mov	r1, r7
 8006402:	4630      	mov	r0, r6
 8006404:	eb04 0903 	add.w	r9, r4, r3
 8006408:	f001 fda4 	bl	8007f54 <_sbrk_r>
 800640c:	4581      	cmp	r9, r0
 800640e:	d142      	bne.n	8006496 <_malloc_r+0xea>
 8006410:	6821      	ldr	r1, [r4, #0]
 8006412:	4630      	mov	r0, r6
 8006414:	1a6d      	subs	r5, r5, r1
 8006416:	4629      	mov	r1, r5
 8006418:	f7ff ffa6 	bl	8006368 <sbrk_aligned>
 800641c:	3001      	adds	r0, #1
 800641e:	d03a      	beq.n	8006496 <_malloc_r+0xea>
 8006420:	6823      	ldr	r3, [r4, #0]
 8006422:	442b      	add	r3, r5
 8006424:	6023      	str	r3, [r4, #0]
 8006426:	f8d8 3000 	ldr.w	r3, [r8]
 800642a:	685a      	ldr	r2, [r3, #4]
 800642c:	bb62      	cbnz	r2, 8006488 <_malloc_r+0xdc>
 800642e:	f8c8 7000 	str.w	r7, [r8]
 8006432:	e00f      	b.n	8006454 <_malloc_r+0xa8>
 8006434:	6822      	ldr	r2, [r4, #0]
 8006436:	1b52      	subs	r2, r2, r5
 8006438:	d420      	bmi.n	800647c <_malloc_r+0xd0>
 800643a:	2a0b      	cmp	r2, #11
 800643c:	d917      	bls.n	800646e <_malloc_r+0xc2>
 800643e:	1961      	adds	r1, r4, r5
 8006440:	42a3      	cmp	r3, r4
 8006442:	6025      	str	r5, [r4, #0]
 8006444:	bf18      	it	ne
 8006446:	6059      	strne	r1, [r3, #4]
 8006448:	6863      	ldr	r3, [r4, #4]
 800644a:	bf08      	it	eq
 800644c:	f8c8 1000 	streq.w	r1, [r8]
 8006450:	5162      	str	r2, [r4, r5]
 8006452:	604b      	str	r3, [r1, #4]
 8006454:	4630      	mov	r0, r6
 8006456:	f000 f82f 	bl	80064b8 <__malloc_unlock>
 800645a:	f104 000b 	add.w	r0, r4, #11
 800645e:	1d23      	adds	r3, r4, #4
 8006460:	f020 0007 	bic.w	r0, r0, #7
 8006464:	1ac2      	subs	r2, r0, r3
 8006466:	bf1c      	itt	ne
 8006468:	1a1b      	subne	r3, r3, r0
 800646a:	50a3      	strne	r3, [r4, r2]
 800646c:	e7af      	b.n	80063ce <_malloc_r+0x22>
 800646e:	6862      	ldr	r2, [r4, #4]
 8006470:	42a3      	cmp	r3, r4
 8006472:	bf0c      	ite	eq
 8006474:	f8c8 2000 	streq.w	r2, [r8]
 8006478:	605a      	strne	r2, [r3, #4]
 800647a:	e7eb      	b.n	8006454 <_malloc_r+0xa8>
 800647c:	4623      	mov	r3, r4
 800647e:	6864      	ldr	r4, [r4, #4]
 8006480:	e7ae      	b.n	80063e0 <_malloc_r+0x34>
 8006482:	463c      	mov	r4, r7
 8006484:	687f      	ldr	r7, [r7, #4]
 8006486:	e7b6      	b.n	80063f6 <_malloc_r+0x4a>
 8006488:	461a      	mov	r2, r3
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	42a3      	cmp	r3, r4
 800648e:	d1fb      	bne.n	8006488 <_malloc_r+0xdc>
 8006490:	2300      	movs	r3, #0
 8006492:	6053      	str	r3, [r2, #4]
 8006494:	e7de      	b.n	8006454 <_malloc_r+0xa8>
 8006496:	230c      	movs	r3, #12
 8006498:	4630      	mov	r0, r6
 800649a:	6033      	str	r3, [r6, #0]
 800649c:	f000 f80c 	bl	80064b8 <__malloc_unlock>
 80064a0:	e794      	b.n	80063cc <_malloc_r+0x20>
 80064a2:	6005      	str	r5, [r0, #0]
 80064a4:	e7d6      	b.n	8006454 <_malloc_r+0xa8>
 80064a6:	bf00      	nop
 80064a8:	200004fc 	.word	0x200004fc

080064ac <__malloc_lock>:
 80064ac:	4801      	ldr	r0, [pc, #4]	@ (80064b4 <__malloc_lock+0x8>)
 80064ae:	f7ff b88a 	b.w	80055c6 <__retarget_lock_acquire_recursive>
 80064b2:	bf00      	nop
 80064b4:	200004f4 	.word	0x200004f4

080064b8 <__malloc_unlock>:
 80064b8:	4801      	ldr	r0, [pc, #4]	@ (80064c0 <__malloc_unlock+0x8>)
 80064ba:	f7ff b885 	b.w	80055c8 <__retarget_lock_release_recursive>
 80064be:	bf00      	nop
 80064c0:	200004f4 	.word	0x200004f4

080064c4 <_Balloc>:
 80064c4:	b570      	push	{r4, r5, r6, lr}
 80064c6:	69c6      	ldr	r6, [r0, #28]
 80064c8:	4604      	mov	r4, r0
 80064ca:	460d      	mov	r5, r1
 80064cc:	b976      	cbnz	r6, 80064ec <_Balloc+0x28>
 80064ce:	2010      	movs	r0, #16
 80064d0:	f7ff ff42 	bl	8006358 <malloc>
 80064d4:	4602      	mov	r2, r0
 80064d6:	61e0      	str	r0, [r4, #28]
 80064d8:	b920      	cbnz	r0, 80064e4 <_Balloc+0x20>
 80064da:	216b      	movs	r1, #107	@ 0x6b
 80064dc:	4b17      	ldr	r3, [pc, #92]	@ (800653c <_Balloc+0x78>)
 80064de:	4818      	ldr	r0, [pc, #96]	@ (8006540 <_Balloc+0x7c>)
 80064e0:	f001 fd4e 	bl	8007f80 <__assert_func>
 80064e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064e8:	6006      	str	r6, [r0, #0]
 80064ea:	60c6      	str	r6, [r0, #12]
 80064ec:	69e6      	ldr	r6, [r4, #28]
 80064ee:	68f3      	ldr	r3, [r6, #12]
 80064f0:	b183      	cbz	r3, 8006514 <_Balloc+0x50>
 80064f2:	69e3      	ldr	r3, [r4, #28]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80064fa:	b9b8      	cbnz	r0, 800652c <_Balloc+0x68>
 80064fc:	2101      	movs	r1, #1
 80064fe:	fa01 f605 	lsl.w	r6, r1, r5
 8006502:	1d72      	adds	r2, r6, #5
 8006504:	4620      	mov	r0, r4
 8006506:	0092      	lsls	r2, r2, #2
 8006508:	f001 fd58 	bl	8007fbc <_calloc_r>
 800650c:	b160      	cbz	r0, 8006528 <_Balloc+0x64>
 800650e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006512:	e00e      	b.n	8006532 <_Balloc+0x6e>
 8006514:	2221      	movs	r2, #33	@ 0x21
 8006516:	2104      	movs	r1, #4
 8006518:	4620      	mov	r0, r4
 800651a:	f001 fd4f 	bl	8007fbc <_calloc_r>
 800651e:	69e3      	ldr	r3, [r4, #28]
 8006520:	60f0      	str	r0, [r6, #12]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1e4      	bne.n	80064f2 <_Balloc+0x2e>
 8006528:	2000      	movs	r0, #0
 800652a:	bd70      	pop	{r4, r5, r6, pc}
 800652c:	6802      	ldr	r2, [r0, #0]
 800652e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006532:	2300      	movs	r3, #0
 8006534:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006538:	e7f7      	b.n	800652a <_Balloc+0x66>
 800653a:	bf00      	nop
 800653c:	08008d04 	.word	0x08008d04
 8006540:	08008d84 	.word	0x08008d84

08006544 <_Bfree>:
 8006544:	b570      	push	{r4, r5, r6, lr}
 8006546:	69c6      	ldr	r6, [r0, #28]
 8006548:	4605      	mov	r5, r0
 800654a:	460c      	mov	r4, r1
 800654c:	b976      	cbnz	r6, 800656c <_Bfree+0x28>
 800654e:	2010      	movs	r0, #16
 8006550:	f7ff ff02 	bl	8006358 <malloc>
 8006554:	4602      	mov	r2, r0
 8006556:	61e8      	str	r0, [r5, #28]
 8006558:	b920      	cbnz	r0, 8006564 <_Bfree+0x20>
 800655a:	218f      	movs	r1, #143	@ 0x8f
 800655c:	4b08      	ldr	r3, [pc, #32]	@ (8006580 <_Bfree+0x3c>)
 800655e:	4809      	ldr	r0, [pc, #36]	@ (8006584 <_Bfree+0x40>)
 8006560:	f001 fd0e 	bl	8007f80 <__assert_func>
 8006564:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006568:	6006      	str	r6, [r0, #0]
 800656a:	60c6      	str	r6, [r0, #12]
 800656c:	b13c      	cbz	r4, 800657e <_Bfree+0x3a>
 800656e:	69eb      	ldr	r3, [r5, #28]
 8006570:	6862      	ldr	r2, [r4, #4]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006578:	6021      	str	r1, [r4, #0]
 800657a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800657e:	bd70      	pop	{r4, r5, r6, pc}
 8006580:	08008d04 	.word	0x08008d04
 8006584:	08008d84 	.word	0x08008d84

08006588 <__multadd>:
 8006588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800658c:	4607      	mov	r7, r0
 800658e:	460c      	mov	r4, r1
 8006590:	461e      	mov	r6, r3
 8006592:	2000      	movs	r0, #0
 8006594:	690d      	ldr	r5, [r1, #16]
 8006596:	f101 0c14 	add.w	ip, r1, #20
 800659a:	f8dc 3000 	ldr.w	r3, [ip]
 800659e:	3001      	adds	r0, #1
 80065a0:	b299      	uxth	r1, r3
 80065a2:	fb02 6101 	mla	r1, r2, r1, r6
 80065a6:	0c1e      	lsrs	r6, r3, #16
 80065a8:	0c0b      	lsrs	r3, r1, #16
 80065aa:	fb02 3306 	mla	r3, r2, r6, r3
 80065ae:	b289      	uxth	r1, r1
 80065b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80065b4:	4285      	cmp	r5, r0
 80065b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80065ba:	f84c 1b04 	str.w	r1, [ip], #4
 80065be:	dcec      	bgt.n	800659a <__multadd+0x12>
 80065c0:	b30e      	cbz	r6, 8006606 <__multadd+0x7e>
 80065c2:	68a3      	ldr	r3, [r4, #8]
 80065c4:	42ab      	cmp	r3, r5
 80065c6:	dc19      	bgt.n	80065fc <__multadd+0x74>
 80065c8:	6861      	ldr	r1, [r4, #4]
 80065ca:	4638      	mov	r0, r7
 80065cc:	3101      	adds	r1, #1
 80065ce:	f7ff ff79 	bl	80064c4 <_Balloc>
 80065d2:	4680      	mov	r8, r0
 80065d4:	b928      	cbnz	r0, 80065e2 <__multadd+0x5a>
 80065d6:	4602      	mov	r2, r0
 80065d8:	21ba      	movs	r1, #186	@ 0xba
 80065da:	4b0c      	ldr	r3, [pc, #48]	@ (800660c <__multadd+0x84>)
 80065dc:	480c      	ldr	r0, [pc, #48]	@ (8006610 <__multadd+0x88>)
 80065de:	f001 fccf 	bl	8007f80 <__assert_func>
 80065e2:	6922      	ldr	r2, [r4, #16]
 80065e4:	f104 010c 	add.w	r1, r4, #12
 80065e8:	3202      	adds	r2, #2
 80065ea:	0092      	lsls	r2, r2, #2
 80065ec:	300c      	adds	r0, #12
 80065ee:	f7fe fffa 	bl	80055e6 <memcpy>
 80065f2:	4621      	mov	r1, r4
 80065f4:	4638      	mov	r0, r7
 80065f6:	f7ff ffa5 	bl	8006544 <_Bfree>
 80065fa:	4644      	mov	r4, r8
 80065fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006600:	3501      	adds	r5, #1
 8006602:	615e      	str	r6, [r3, #20]
 8006604:	6125      	str	r5, [r4, #16]
 8006606:	4620      	mov	r0, r4
 8006608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800660c:	08008d73 	.word	0x08008d73
 8006610:	08008d84 	.word	0x08008d84

08006614 <__s2b>:
 8006614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006618:	4615      	mov	r5, r2
 800661a:	2209      	movs	r2, #9
 800661c:	461f      	mov	r7, r3
 800661e:	3308      	adds	r3, #8
 8006620:	460c      	mov	r4, r1
 8006622:	fb93 f3f2 	sdiv	r3, r3, r2
 8006626:	4606      	mov	r6, r0
 8006628:	2201      	movs	r2, #1
 800662a:	2100      	movs	r1, #0
 800662c:	429a      	cmp	r2, r3
 800662e:	db09      	blt.n	8006644 <__s2b+0x30>
 8006630:	4630      	mov	r0, r6
 8006632:	f7ff ff47 	bl	80064c4 <_Balloc>
 8006636:	b940      	cbnz	r0, 800664a <__s2b+0x36>
 8006638:	4602      	mov	r2, r0
 800663a:	21d3      	movs	r1, #211	@ 0xd3
 800663c:	4b18      	ldr	r3, [pc, #96]	@ (80066a0 <__s2b+0x8c>)
 800663e:	4819      	ldr	r0, [pc, #100]	@ (80066a4 <__s2b+0x90>)
 8006640:	f001 fc9e 	bl	8007f80 <__assert_func>
 8006644:	0052      	lsls	r2, r2, #1
 8006646:	3101      	adds	r1, #1
 8006648:	e7f0      	b.n	800662c <__s2b+0x18>
 800664a:	9b08      	ldr	r3, [sp, #32]
 800664c:	2d09      	cmp	r5, #9
 800664e:	6143      	str	r3, [r0, #20]
 8006650:	f04f 0301 	mov.w	r3, #1
 8006654:	6103      	str	r3, [r0, #16]
 8006656:	dd16      	ble.n	8006686 <__s2b+0x72>
 8006658:	f104 0909 	add.w	r9, r4, #9
 800665c:	46c8      	mov	r8, r9
 800665e:	442c      	add	r4, r5
 8006660:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006664:	4601      	mov	r1, r0
 8006666:	220a      	movs	r2, #10
 8006668:	4630      	mov	r0, r6
 800666a:	3b30      	subs	r3, #48	@ 0x30
 800666c:	f7ff ff8c 	bl	8006588 <__multadd>
 8006670:	45a0      	cmp	r8, r4
 8006672:	d1f5      	bne.n	8006660 <__s2b+0x4c>
 8006674:	f1a5 0408 	sub.w	r4, r5, #8
 8006678:	444c      	add	r4, r9
 800667a:	1b2d      	subs	r5, r5, r4
 800667c:	1963      	adds	r3, r4, r5
 800667e:	42bb      	cmp	r3, r7
 8006680:	db04      	blt.n	800668c <__s2b+0x78>
 8006682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006686:	2509      	movs	r5, #9
 8006688:	340a      	adds	r4, #10
 800668a:	e7f6      	b.n	800667a <__s2b+0x66>
 800668c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006690:	4601      	mov	r1, r0
 8006692:	220a      	movs	r2, #10
 8006694:	4630      	mov	r0, r6
 8006696:	3b30      	subs	r3, #48	@ 0x30
 8006698:	f7ff ff76 	bl	8006588 <__multadd>
 800669c:	e7ee      	b.n	800667c <__s2b+0x68>
 800669e:	bf00      	nop
 80066a0:	08008d73 	.word	0x08008d73
 80066a4:	08008d84 	.word	0x08008d84

080066a8 <__hi0bits>:
 80066a8:	4603      	mov	r3, r0
 80066aa:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80066ae:	bf3a      	itte	cc
 80066b0:	0403      	lslcc	r3, r0, #16
 80066b2:	2010      	movcc	r0, #16
 80066b4:	2000      	movcs	r0, #0
 80066b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066ba:	bf3c      	itt	cc
 80066bc:	021b      	lslcc	r3, r3, #8
 80066be:	3008      	addcc	r0, #8
 80066c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066c4:	bf3c      	itt	cc
 80066c6:	011b      	lslcc	r3, r3, #4
 80066c8:	3004      	addcc	r0, #4
 80066ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ce:	bf3c      	itt	cc
 80066d0:	009b      	lslcc	r3, r3, #2
 80066d2:	3002      	addcc	r0, #2
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	db05      	blt.n	80066e4 <__hi0bits+0x3c>
 80066d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80066dc:	f100 0001 	add.w	r0, r0, #1
 80066e0:	bf08      	it	eq
 80066e2:	2020      	moveq	r0, #32
 80066e4:	4770      	bx	lr

080066e6 <__lo0bits>:
 80066e6:	6803      	ldr	r3, [r0, #0]
 80066e8:	4602      	mov	r2, r0
 80066ea:	f013 0007 	ands.w	r0, r3, #7
 80066ee:	d00b      	beq.n	8006708 <__lo0bits+0x22>
 80066f0:	07d9      	lsls	r1, r3, #31
 80066f2:	d421      	bmi.n	8006738 <__lo0bits+0x52>
 80066f4:	0798      	lsls	r0, r3, #30
 80066f6:	bf49      	itett	mi
 80066f8:	085b      	lsrmi	r3, r3, #1
 80066fa:	089b      	lsrpl	r3, r3, #2
 80066fc:	2001      	movmi	r0, #1
 80066fe:	6013      	strmi	r3, [r2, #0]
 8006700:	bf5c      	itt	pl
 8006702:	2002      	movpl	r0, #2
 8006704:	6013      	strpl	r3, [r2, #0]
 8006706:	4770      	bx	lr
 8006708:	b299      	uxth	r1, r3
 800670a:	b909      	cbnz	r1, 8006710 <__lo0bits+0x2a>
 800670c:	2010      	movs	r0, #16
 800670e:	0c1b      	lsrs	r3, r3, #16
 8006710:	b2d9      	uxtb	r1, r3
 8006712:	b909      	cbnz	r1, 8006718 <__lo0bits+0x32>
 8006714:	3008      	adds	r0, #8
 8006716:	0a1b      	lsrs	r3, r3, #8
 8006718:	0719      	lsls	r1, r3, #28
 800671a:	bf04      	itt	eq
 800671c:	091b      	lsreq	r3, r3, #4
 800671e:	3004      	addeq	r0, #4
 8006720:	0799      	lsls	r1, r3, #30
 8006722:	bf04      	itt	eq
 8006724:	089b      	lsreq	r3, r3, #2
 8006726:	3002      	addeq	r0, #2
 8006728:	07d9      	lsls	r1, r3, #31
 800672a:	d403      	bmi.n	8006734 <__lo0bits+0x4e>
 800672c:	085b      	lsrs	r3, r3, #1
 800672e:	f100 0001 	add.w	r0, r0, #1
 8006732:	d003      	beq.n	800673c <__lo0bits+0x56>
 8006734:	6013      	str	r3, [r2, #0]
 8006736:	4770      	bx	lr
 8006738:	2000      	movs	r0, #0
 800673a:	4770      	bx	lr
 800673c:	2020      	movs	r0, #32
 800673e:	4770      	bx	lr

08006740 <__i2b>:
 8006740:	b510      	push	{r4, lr}
 8006742:	460c      	mov	r4, r1
 8006744:	2101      	movs	r1, #1
 8006746:	f7ff febd 	bl	80064c4 <_Balloc>
 800674a:	4602      	mov	r2, r0
 800674c:	b928      	cbnz	r0, 800675a <__i2b+0x1a>
 800674e:	f240 1145 	movw	r1, #325	@ 0x145
 8006752:	4b04      	ldr	r3, [pc, #16]	@ (8006764 <__i2b+0x24>)
 8006754:	4804      	ldr	r0, [pc, #16]	@ (8006768 <__i2b+0x28>)
 8006756:	f001 fc13 	bl	8007f80 <__assert_func>
 800675a:	2301      	movs	r3, #1
 800675c:	6144      	str	r4, [r0, #20]
 800675e:	6103      	str	r3, [r0, #16]
 8006760:	bd10      	pop	{r4, pc}
 8006762:	bf00      	nop
 8006764:	08008d73 	.word	0x08008d73
 8006768:	08008d84 	.word	0x08008d84

0800676c <__multiply>:
 800676c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006770:	4617      	mov	r7, r2
 8006772:	690a      	ldr	r2, [r1, #16]
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	4689      	mov	r9, r1
 8006778:	429a      	cmp	r2, r3
 800677a:	bfa2      	ittt	ge
 800677c:	463b      	movge	r3, r7
 800677e:	460f      	movge	r7, r1
 8006780:	4699      	movge	r9, r3
 8006782:	693d      	ldr	r5, [r7, #16]
 8006784:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	6879      	ldr	r1, [r7, #4]
 800678c:	eb05 060a 	add.w	r6, r5, sl
 8006790:	42b3      	cmp	r3, r6
 8006792:	b085      	sub	sp, #20
 8006794:	bfb8      	it	lt
 8006796:	3101      	addlt	r1, #1
 8006798:	f7ff fe94 	bl	80064c4 <_Balloc>
 800679c:	b930      	cbnz	r0, 80067ac <__multiply+0x40>
 800679e:	4602      	mov	r2, r0
 80067a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80067a4:	4b40      	ldr	r3, [pc, #256]	@ (80068a8 <__multiply+0x13c>)
 80067a6:	4841      	ldr	r0, [pc, #260]	@ (80068ac <__multiply+0x140>)
 80067a8:	f001 fbea 	bl	8007f80 <__assert_func>
 80067ac:	f100 0414 	add.w	r4, r0, #20
 80067b0:	4623      	mov	r3, r4
 80067b2:	2200      	movs	r2, #0
 80067b4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80067b8:	4573      	cmp	r3, lr
 80067ba:	d320      	bcc.n	80067fe <__multiply+0x92>
 80067bc:	f107 0814 	add.w	r8, r7, #20
 80067c0:	f109 0114 	add.w	r1, r9, #20
 80067c4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80067c8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80067cc:	9302      	str	r3, [sp, #8]
 80067ce:	1beb      	subs	r3, r5, r7
 80067d0:	3b15      	subs	r3, #21
 80067d2:	f023 0303 	bic.w	r3, r3, #3
 80067d6:	3304      	adds	r3, #4
 80067d8:	3715      	adds	r7, #21
 80067da:	42bd      	cmp	r5, r7
 80067dc:	bf38      	it	cc
 80067de:	2304      	movcc	r3, #4
 80067e0:	9301      	str	r3, [sp, #4]
 80067e2:	9b02      	ldr	r3, [sp, #8]
 80067e4:	9103      	str	r1, [sp, #12]
 80067e6:	428b      	cmp	r3, r1
 80067e8:	d80c      	bhi.n	8006804 <__multiply+0x98>
 80067ea:	2e00      	cmp	r6, #0
 80067ec:	dd03      	ble.n	80067f6 <__multiply+0x8a>
 80067ee:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d055      	beq.n	80068a2 <__multiply+0x136>
 80067f6:	6106      	str	r6, [r0, #16]
 80067f8:	b005      	add	sp, #20
 80067fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067fe:	f843 2b04 	str.w	r2, [r3], #4
 8006802:	e7d9      	b.n	80067b8 <__multiply+0x4c>
 8006804:	f8b1 a000 	ldrh.w	sl, [r1]
 8006808:	f1ba 0f00 	cmp.w	sl, #0
 800680c:	d01f      	beq.n	800684e <__multiply+0xe2>
 800680e:	46c4      	mov	ip, r8
 8006810:	46a1      	mov	r9, r4
 8006812:	2700      	movs	r7, #0
 8006814:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006818:	f8d9 3000 	ldr.w	r3, [r9]
 800681c:	fa1f fb82 	uxth.w	fp, r2
 8006820:	b29b      	uxth	r3, r3
 8006822:	fb0a 330b 	mla	r3, sl, fp, r3
 8006826:	443b      	add	r3, r7
 8006828:	f8d9 7000 	ldr.w	r7, [r9]
 800682c:	0c12      	lsrs	r2, r2, #16
 800682e:	0c3f      	lsrs	r7, r7, #16
 8006830:	fb0a 7202 	mla	r2, sl, r2, r7
 8006834:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006838:	b29b      	uxth	r3, r3
 800683a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800683e:	4565      	cmp	r5, ip
 8006840:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006844:	f849 3b04 	str.w	r3, [r9], #4
 8006848:	d8e4      	bhi.n	8006814 <__multiply+0xa8>
 800684a:	9b01      	ldr	r3, [sp, #4]
 800684c:	50e7      	str	r7, [r4, r3]
 800684e:	9b03      	ldr	r3, [sp, #12]
 8006850:	3104      	adds	r1, #4
 8006852:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006856:	f1b9 0f00 	cmp.w	r9, #0
 800685a:	d020      	beq.n	800689e <__multiply+0x132>
 800685c:	4647      	mov	r7, r8
 800685e:	46a4      	mov	ip, r4
 8006860:	f04f 0a00 	mov.w	sl, #0
 8006864:	6823      	ldr	r3, [r4, #0]
 8006866:	f8b7 b000 	ldrh.w	fp, [r7]
 800686a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800686e:	b29b      	uxth	r3, r3
 8006870:	fb09 220b 	mla	r2, r9, fp, r2
 8006874:	4452      	add	r2, sl
 8006876:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800687a:	f84c 3b04 	str.w	r3, [ip], #4
 800687e:	f857 3b04 	ldr.w	r3, [r7], #4
 8006882:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006886:	f8bc 3000 	ldrh.w	r3, [ip]
 800688a:	42bd      	cmp	r5, r7
 800688c:	fb09 330a 	mla	r3, r9, sl, r3
 8006890:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006894:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006898:	d8e5      	bhi.n	8006866 <__multiply+0xfa>
 800689a:	9a01      	ldr	r2, [sp, #4]
 800689c:	50a3      	str	r3, [r4, r2]
 800689e:	3404      	adds	r4, #4
 80068a0:	e79f      	b.n	80067e2 <__multiply+0x76>
 80068a2:	3e01      	subs	r6, #1
 80068a4:	e7a1      	b.n	80067ea <__multiply+0x7e>
 80068a6:	bf00      	nop
 80068a8:	08008d73 	.word	0x08008d73
 80068ac:	08008d84 	.word	0x08008d84

080068b0 <__pow5mult>:
 80068b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068b4:	4615      	mov	r5, r2
 80068b6:	f012 0203 	ands.w	r2, r2, #3
 80068ba:	4607      	mov	r7, r0
 80068bc:	460e      	mov	r6, r1
 80068be:	d007      	beq.n	80068d0 <__pow5mult+0x20>
 80068c0:	4c25      	ldr	r4, [pc, #148]	@ (8006958 <__pow5mult+0xa8>)
 80068c2:	3a01      	subs	r2, #1
 80068c4:	2300      	movs	r3, #0
 80068c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80068ca:	f7ff fe5d 	bl	8006588 <__multadd>
 80068ce:	4606      	mov	r6, r0
 80068d0:	10ad      	asrs	r5, r5, #2
 80068d2:	d03d      	beq.n	8006950 <__pow5mult+0xa0>
 80068d4:	69fc      	ldr	r4, [r7, #28]
 80068d6:	b97c      	cbnz	r4, 80068f8 <__pow5mult+0x48>
 80068d8:	2010      	movs	r0, #16
 80068da:	f7ff fd3d 	bl	8006358 <malloc>
 80068de:	4602      	mov	r2, r0
 80068e0:	61f8      	str	r0, [r7, #28]
 80068e2:	b928      	cbnz	r0, 80068f0 <__pow5mult+0x40>
 80068e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80068e8:	4b1c      	ldr	r3, [pc, #112]	@ (800695c <__pow5mult+0xac>)
 80068ea:	481d      	ldr	r0, [pc, #116]	@ (8006960 <__pow5mult+0xb0>)
 80068ec:	f001 fb48 	bl	8007f80 <__assert_func>
 80068f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068f4:	6004      	str	r4, [r0, #0]
 80068f6:	60c4      	str	r4, [r0, #12]
 80068f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80068fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006900:	b94c      	cbnz	r4, 8006916 <__pow5mult+0x66>
 8006902:	f240 2171 	movw	r1, #625	@ 0x271
 8006906:	4638      	mov	r0, r7
 8006908:	f7ff ff1a 	bl	8006740 <__i2b>
 800690c:	2300      	movs	r3, #0
 800690e:	4604      	mov	r4, r0
 8006910:	f8c8 0008 	str.w	r0, [r8, #8]
 8006914:	6003      	str	r3, [r0, #0]
 8006916:	f04f 0900 	mov.w	r9, #0
 800691a:	07eb      	lsls	r3, r5, #31
 800691c:	d50a      	bpl.n	8006934 <__pow5mult+0x84>
 800691e:	4631      	mov	r1, r6
 8006920:	4622      	mov	r2, r4
 8006922:	4638      	mov	r0, r7
 8006924:	f7ff ff22 	bl	800676c <__multiply>
 8006928:	4680      	mov	r8, r0
 800692a:	4631      	mov	r1, r6
 800692c:	4638      	mov	r0, r7
 800692e:	f7ff fe09 	bl	8006544 <_Bfree>
 8006932:	4646      	mov	r6, r8
 8006934:	106d      	asrs	r5, r5, #1
 8006936:	d00b      	beq.n	8006950 <__pow5mult+0xa0>
 8006938:	6820      	ldr	r0, [r4, #0]
 800693a:	b938      	cbnz	r0, 800694c <__pow5mult+0x9c>
 800693c:	4622      	mov	r2, r4
 800693e:	4621      	mov	r1, r4
 8006940:	4638      	mov	r0, r7
 8006942:	f7ff ff13 	bl	800676c <__multiply>
 8006946:	6020      	str	r0, [r4, #0]
 8006948:	f8c0 9000 	str.w	r9, [r0]
 800694c:	4604      	mov	r4, r0
 800694e:	e7e4      	b.n	800691a <__pow5mult+0x6a>
 8006950:	4630      	mov	r0, r6
 8006952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006956:	bf00      	nop
 8006958:	08008e94 	.word	0x08008e94
 800695c:	08008d04 	.word	0x08008d04
 8006960:	08008d84 	.word	0x08008d84

08006964 <__lshift>:
 8006964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006968:	460c      	mov	r4, r1
 800696a:	4607      	mov	r7, r0
 800696c:	4691      	mov	r9, r2
 800696e:	6923      	ldr	r3, [r4, #16]
 8006970:	6849      	ldr	r1, [r1, #4]
 8006972:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006976:	68a3      	ldr	r3, [r4, #8]
 8006978:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800697c:	f108 0601 	add.w	r6, r8, #1
 8006980:	42b3      	cmp	r3, r6
 8006982:	db0b      	blt.n	800699c <__lshift+0x38>
 8006984:	4638      	mov	r0, r7
 8006986:	f7ff fd9d 	bl	80064c4 <_Balloc>
 800698a:	4605      	mov	r5, r0
 800698c:	b948      	cbnz	r0, 80069a2 <__lshift+0x3e>
 800698e:	4602      	mov	r2, r0
 8006990:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006994:	4b27      	ldr	r3, [pc, #156]	@ (8006a34 <__lshift+0xd0>)
 8006996:	4828      	ldr	r0, [pc, #160]	@ (8006a38 <__lshift+0xd4>)
 8006998:	f001 faf2 	bl	8007f80 <__assert_func>
 800699c:	3101      	adds	r1, #1
 800699e:	005b      	lsls	r3, r3, #1
 80069a0:	e7ee      	b.n	8006980 <__lshift+0x1c>
 80069a2:	2300      	movs	r3, #0
 80069a4:	f100 0114 	add.w	r1, r0, #20
 80069a8:	f100 0210 	add.w	r2, r0, #16
 80069ac:	4618      	mov	r0, r3
 80069ae:	4553      	cmp	r3, sl
 80069b0:	db33      	blt.n	8006a1a <__lshift+0xb6>
 80069b2:	6920      	ldr	r0, [r4, #16]
 80069b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069b8:	f104 0314 	add.w	r3, r4, #20
 80069bc:	f019 091f 	ands.w	r9, r9, #31
 80069c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80069c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80069c8:	d02b      	beq.n	8006a22 <__lshift+0xbe>
 80069ca:	468a      	mov	sl, r1
 80069cc:	2200      	movs	r2, #0
 80069ce:	f1c9 0e20 	rsb	lr, r9, #32
 80069d2:	6818      	ldr	r0, [r3, #0]
 80069d4:	fa00 f009 	lsl.w	r0, r0, r9
 80069d8:	4310      	orrs	r0, r2
 80069da:	f84a 0b04 	str.w	r0, [sl], #4
 80069de:	f853 2b04 	ldr.w	r2, [r3], #4
 80069e2:	459c      	cmp	ip, r3
 80069e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80069e8:	d8f3      	bhi.n	80069d2 <__lshift+0x6e>
 80069ea:	ebac 0304 	sub.w	r3, ip, r4
 80069ee:	3b15      	subs	r3, #21
 80069f0:	f023 0303 	bic.w	r3, r3, #3
 80069f4:	3304      	adds	r3, #4
 80069f6:	f104 0015 	add.w	r0, r4, #21
 80069fa:	4560      	cmp	r0, ip
 80069fc:	bf88      	it	hi
 80069fe:	2304      	movhi	r3, #4
 8006a00:	50ca      	str	r2, [r1, r3]
 8006a02:	b10a      	cbz	r2, 8006a08 <__lshift+0xa4>
 8006a04:	f108 0602 	add.w	r6, r8, #2
 8006a08:	3e01      	subs	r6, #1
 8006a0a:	4638      	mov	r0, r7
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	612e      	str	r6, [r5, #16]
 8006a10:	f7ff fd98 	bl	8006544 <_Bfree>
 8006a14:	4628      	mov	r0, r5
 8006a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a1e:	3301      	adds	r3, #1
 8006a20:	e7c5      	b.n	80069ae <__lshift+0x4a>
 8006a22:	3904      	subs	r1, #4
 8006a24:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a28:	459c      	cmp	ip, r3
 8006a2a:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a2e:	d8f9      	bhi.n	8006a24 <__lshift+0xc0>
 8006a30:	e7ea      	b.n	8006a08 <__lshift+0xa4>
 8006a32:	bf00      	nop
 8006a34:	08008d73 	.word	0x08008d73
 8006a38:	08008d84 	.word	0x08008d84

08006a3c <__mcmp>:
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	690a      	ldr	r2, [r1, #16]
 8006a40:	6900      	ldr	r0, [r0, #16]
 8006a42:	b530      	push	{r4, r5, lr}
 8006a44:	1a80      	subs	r0, r0, r2
 8006a46:	d10e      	bne.n	8006a66 <__mcmp+0x2a>
 8006a48:	3314      	adds	r3, #20
 8006a4a:	3114      	adds	r1, #20
 8006a4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006a50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006a54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006a58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006a5c:	4295      	cmp	r5, r2
 8006a5e:	d003      	beq.n	8006a68 <__mcmp+0x2c>
 8006a60:	d205      	bcs.n	8006a6e <__mcmp+0x32>
 8006a62:	f04f 30ff 	mov.w	r0, #4294967295
 8006a66:	bd30      	pop	{r4, r5, pc}
 8006a68:	42a3      	cmp	r3, r4
 8006a6a:	d3f3      	bcc.n	8006a54 <__mcmp+0x18>
 8006a6c:	e7fb      	b.n	8006a66 <__mcmp+0x2a>
 8006a6e:	2001      	movs	r0, #1
 8006a70:	e7f9      	b.n	8006a66 <__mcmp+0x2a>
	...

08006a74 <__mdiff>:
 8006a74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a78:	4689      	mov	r9, r1
 8006a7a:	4606      	mov	r6, r0
 8006a7c:	4611      	mov	r1, r2
 8006a7e:	4648      	mov	r0, r9
 8006a80:	4614      	mov	r4, r2
 8006a82:	f7ff ffdb 	bl	8006a3c <__mcmp>
 8006a86:	1e05      	subs	r5, r0, #0
 8006a88:	d112      	bne.n	8006ab0 <__mdiff+0x3c>
 8006a8a:	4629      	mov	r1, r5
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	f7ff fd19 	bl	80064c4 <_Balloc>
 8006a92:	4602      	mov	r2, r0
 8006a94:	b928      	cbnz	r0, 8006aa2 <__mdiff+0x2e>
 8006a96:	f240 2137 	movw	r1, #567	@ 0x237
 8006a9a:	4b3e      	ldr	r3, [pc, #248]	@ (8006b94 <__mdiff+0x120>)
 8006a9c:	483e      	ldr	r0, [pc, #248]	@ (8006b98 <__mdiff+0x124>)
 8006a9e:	f001 fa6f 	bl	8007f80 <__assert_func>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006aa8:	4610      	mov	r0, r2
 8006aaa:	b003      	add	sp, #12
 8006aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab0:	bfbc      	itt	lt
 8006ab2:	464b      	movlt	r3, r9
 8006ab4:	46a1      	movlt	r9, r4
 8006ab6:	4630      	mov	r0, r6
 8006ab8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006abc:	bfba      	itte	lt
 8006abe:	461c      	movlt	r4, r3
 8006ac0:	2501      	movlt	r5, #1
 8006ac2:	2500      	movge	r5, #0
 8006ac4:	f7ff fcfe 	bl	80064c4 <_Balloc>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	b918      	cbnz	r0, 8006ad4 <__mdiff+0x60>
 8006acc:	f240 2145 	movw	r1, #581	@ 0x245
 8006ad0:	4b30      	ldr	r3, [pc, #192]	@ (8006b94 <__mdiff+0x120>)
 8006ad2:	e7e3      	b.n	8006a9c <__mdiff+0x28>
 8006ad4:	f100 0b14 	add.w	fp, r0, #20
 8006ad8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006adc:	f109 0310 	add.w	r3, r9, #16
 8006ae0:	60c5      	str	r5, [r0, #12]
 8006ae2:	f04f 0c00 	mov.w	ip, #0
 8006ae6:	f109 0514 	add.w	r5, r9, #20
 8006aea:	46d9      	mov	r9, fp
 8006aec:	6926      	ldr	r6, [r4, #16]
 8006aee:	f104 0e14 	add.w	lr, r4, #20
 8006af2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006af6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006afa:	9301      	str	r3, [sp, #4]
 8006afc:	9b01      	ldr	r3, [sp, #4]
 8006afe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b06:	b281      	uxth	r1, r0
 8006b08:	9301      	str	r3, [sp, #4]
 8006b0a:	fa1f f38a 	uxth.w	r3, sl
 8006b0e:	1a5b      	subs	r3, r3, r1
 8006b10:	0c00      	lsrs	r0, r0, #16
 8006b12:	4463      	add	r3, ip
 8006b14:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b18:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b22:	4576      	cmp	r6, lr
 8006b24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b28:	f849 3b04 	str.w	r3, [r9], #4
 8006b2c:	d8e6      	bhi.n	8006afc <__mdiff+0x88>
 8006b2e:	1b33      	subs	r3, r6, r4
 8006b30:	3b15      	subs	r3, #21
 8006b32:	f023 0303 	bic.w	r3, r3, #3
 8006b36:	3415      	adds	r4, #21
 8006b38:	3304      	adds	r3, #4
 8006b3a:	42a6      	cmp	r6, r4
 8006b3c:	bf38      	it	cc
 8006b3e:	2304      	movcc	r3, #4
 8006b40:	441d      	add	r5, r3
 8006b42:	445b      	add	r3, fp
 8006b44:	461e      	mov	r6, r3
 8006b46:	462c      	mov	r4, r5
 8006b48:	4544      	cmp	r4, r8
 8006b4a:	d30e      	bcc.n	8006b6a <__mdiff+0xf6>
 8006b4c:	f108 0103 	add.w	r1, r8, #3
 8006b50:	1b49      	subs	r1, r1, r5
 8006b52:	f021 0103 	bic.w	r1, r1, #3
 8006b56:	3d03      	subs	r5, #3
 8006b58:	45a8      	cmp	r8, r5
 8006b5a:	bf38      	it	cc
 8006b5c:	2100      	movcc	r1, #0
 8006b5e:	440b      	add	r3, r1
 8006b60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b64:	b199      	cbz	r1, 8006b8e <__mdiff+0x11a>
 8006b66:	6117      	str	r7, [r2, #16]
 8006b68:	e79e      	b.n	8006aa8 <__mdiff+0x34>
 8006b6a:	46e6      	mov	lr, ip
 8006b6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006b70:	fa1f fc81 	uxth.w	ip, r1
 8006b74:	44f4      	add	ip, lr
 8006b76:	0c08      	lsrs	r0, r1, #16
 8006b78:	4471      	add	r1, lr
 8006b7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006b7e:	b289      	uxth	r1, r1
 8006b80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006b84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b88:	f846 1b04 	str.w	r1, [r6], #4
 8006b8c:	e7dc      	b.n	8006b48 <__mdiff+0xd4>
 8006b8e:	3f01      	subs	r7, #1
 8006b90:	e7e6      	b.n	8006b60 <__mdiff+0xec>
 8006b92:	bf00      	nop
 8006b94:	08008d73 	.word	0x08008d73
 8006b98:	08008d84 	.word	0x08008d84

08006b9c <__ulp>:
 8006b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8006bd8 <__ulp+0x3c>)
 8006b9e:	400b      	ands	r3, r1
 8006ba0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	dc08      	bgt.n	8006bba <__ulp+0x1e>
 8006ba8:	425b      	negs	r3, r3
 8006baa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006bae:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006bb2:	da04      	bge.n	8006bbe <__ulp+0x22>
 8006bb4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006bb8:	4113      	asrs	r3, r2
 8006bba:	2200      	movs	r2, #0
 8006bbc:	e008      	b.n	8006bd0 <__ulp+0x34>
 8006bbe:	f1a2 0314 	sub.w	r3, r2, #20
 8006bc2:	2b1e      	cmp	r3, #30
 8006bc4:	bfd6      	itet	le
 8006bc6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006bca:	2201      	movgt	r2, #1
 8006bcc:	40da      	lsrle	r2, r3
 8006bce:	2300      	movs	r3, #0
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	4610      	mov	r0, r2
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	7ff00000 	.word	0x7ff00000

08006bdc <__b2d>:
 8006bdc:	6902      	ldr	r2, [r0, #16]
 8006bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be0:	f100 0614 	add.w	r6, r0, #20
 8006be4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006be8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006bec:	4f1e      	ldr	r7, [pc, #120]	@ (8006c68 <__b2d+0x8c>)
 8006bee:	4620      	mov	r0, r4
 8006bf0:	f7ff fd5a 	bl	80066a8 <__hi0bits>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	f1c0 0020 	rsb	r0, r0, #32
 8006bfa:	2b0a      	cmp	r3, #10
 8006bfc:	f1a2 0504 	sub.w	r5, r2, #4
 8006c00:	6008      	str	r0, [r1, #0]
 8006c02:	dc12      	bgt.n	8006c2a <__b2d+0x4e>
 8006c04:	42ae      	cmp	r6, r5
 8006c06:	bf2c      	ite	cs
 8006c08:	2200      	movcs	r2, #0
 8006c0a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006c0e:	f1c3 0c0b 	rsb	ip, r3, #11
 8006c12:	3315      	adds	r3, #21
 8006c14:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006c18:	fa04 f303 	lsl.w	r3, r4, r3
 8006c1c:	fa22 f20c 	lsr.w	r2, r2, ip
 8006c20:	ea4e 0107 	orr.w	r1, lr, r7
 8006c24:	431a      	orrs	r2, r3
 8006c26:	4610      	mov	r0, r2
 8006c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c2a:	42ae      	cmp	r6, r5
 8006c2c:	bf36      	itet	cc
 8006c2e:	f1a2 0508 	subcc.w	r5, r2, #8
 8006c32:	2200      	movcs	r2, #0
 8006c34:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006c38:	3b0b      	subs	r3, #11
 8006c3a:	d012      	beq.n	8006c62 <__b2d+0x86>
 8006c3c:	f1c3 0720 	rsb	r7, r3, #32
 8006c40:	fa22 f107 	lsr.w	r1, r2, r7
 8006c44:	409c      	lsls	r4, r3
 8006c46:	430c      	orrs	r4, r1
 8006c48:	42b5      	cmp	r5, r6
 8006c4a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006c4e:	bf94      	ite	ls
 8006c50:	2400      	movls	r4, #0
 8006c52:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006c56:	409a      	lsls	r2, r3
 8006c58:	40fc      	lsrs	r4, r7
 8006c5a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006c5e:	4322      	orrs	r2, r4
 8006c60:	e7e1      	b.n	8006c26 <__b2d+0x4a>
 8006c62:	ea44 0107 	orr.w	r1, r4, r7
 8006c66:	e7de      	b.n	8006c26 <__b2d+0x4a>
 8006c68:	3ff00000 	.word	0x3ff00000

08006c6c <__d2b>:
 8006c6c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006c70:	2101      	movs	r1, #1
 8006c72:	4690      	mov	r8, r2
 8006c74:	4699      	mov	r9, r3
 8006c76:	9e08      	ldr	r6, [sp, #32]
 8006c78:	f7ff fc24 	bl	80064c4 <_Balloc>
 8006c7c:	4604      	mov	r4, r0
 8006c7e:	b930      	cbnz	r0, 8006c8e <__d2b+0x22>
 8006c80:	4602      	mov	r2, r0
 8006c82:	f240 310f 	movw	r1, #783	@ 0x30f
 8006c86:	4b23      	ldr	r3, [pc, #140]	@ (8006d14 <__d2b+0xa8>)
 8006c88:	4823      	ldr	r0, [pc, #140]	@ (8006d18 <__d2b+0xac>)
 8006c8a:	f001 f979 	bl	8007f80 <__assert_func>
 8006c8e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c92:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c96:	b10d      	cbz	r5, 8006c9c <__d2b+0x30>
 8006c98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c9c:	9301      	str	r3, [sp, #4]
 8006c9e:	f1b8 0300 	subs.w	r3, r8, #0
 8006ca2:	d024      	beq.n	8006cee <__d2b+0x82>
 8006ca4:	4668      	mov	r0, sp
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	f7ff fd1d 	bl	80066e6 <__lo0bits>
 8006cac:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006cb0:	b1d8      	cbz	r0, 8006cea <__d2b+0x7e>
 8006cb2:	f1c0 0320 	rsb	r3, r0, #32
 8006cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cba:	430b      	orrs	r3, r1
 8006cbc:	40c2      	lsrs	r2, r0
 8006cbe:	6163      	str	r3, [r4, #20]
 8006cc0:	9201      	str	r2, [sp, #4]
 8006cc2:	9b01      	ldr	r3, [sp, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	bf0c      	ite	eq
 8006cc8:	2201      	moveq	r2, #1
 8006cca:	2202      	movne	r2, #2
 8006ccc:	61a3      	str	r3, [r4, #24]
 8006cce:	6122      	str	r2, [r4, #16]
 8006cd0:	b1ad      	cbz	r5, 8006cfe <__d2b+0x92>
 8006cd2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006cd6:	4405      	add	r5, r0
 8006cd8:	6035      	str	r5, [r6, #0]
 8006cda:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ce0:	6018      	str	r0, [r3, #0]
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	b002      	add	sp, #8
 8006ce6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006cea:	6161      	str	r1, [r4, #20]
 8006cec:	e7e9      	b.n	8006cc2 <__d2b+0x56>
 8006cee:	a801      	add	r0, sp, #4
 8006cf0:	f7ff fcf9 	bl	80066e6 <__lo0bits>
 8006cf4:	9b01      	ldr	r3, [sp, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	6163      	str	r3, [r4, #20]
 8006cfa:	3020      	adds	r0, #32
 8006cfc:	e7e7      	b.n	8006cce <__d2b+0x62>
 8006cfe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006d02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d06:	6030      	str	r0, [r6, #0]
 8006d08:	6918      	ldr	r0, [r3, #16]
 8006d0a:	f7ff fccd 	bl	80066a8 <__hi0bits>
 8006d0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d12:	e7e4      	b.n	8006cde <__d2b+0x72>
 8006d14:	08008d73 	.word	0x08008d73
 8006d18:	08008d84 	.word	0x08008d84

08006d1c <__ratio>:
 8006d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d20:	b085      	sub	sp, #20
 8006d22:	e9cd 1000 	strd	r1, r0, [sp]
 8006d26:	a902      	add	r1, sp, #8
 8006d28:	f7ff ff58 	bl	8006bdc <__b2d>
 8006d2c:	468b      	mov	fp, r1
 8006d2e:	4606      	mov	r6, r0
 8006d30:	460f      	mov	r7, r1
 8006d32:	9800      	ldr	r0, [sp, #0]
 8006d34:	a903      	add	r1, sp, #12
 8006d36:	f7ff ff51 	bl	8006bdc <__b2d>
 8006d3a:	460d      	mov	r5, r1
 8006d3c:	9b01      	ldr	r3, [sp, #4]
 8006d3e:	4689      	mov	r9, r1
 8006d40:	6919      	ldr	r1, [r3, #16]
 8006d42:	9b00      	ldr	r3, [sp, #0]
 8006d44:	4604      	mov	r4, r0
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	4630      	mov	r0, r6
 8006d4a:	1ac9      	subs	r1, r1, r3
 8006d4c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006d50:	1a9b      	subs	r3, r3, r2
 8006d52:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	bfcd      	iteet	gt
 8006d5a:	463a      	movgt	r2, r7
 8006d5c:	462a      	movle	r2, r5
 8006d5e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006d62:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006d66:	bfd8      	it	le
 8006d68:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006d6c:	464b      	mov	r3, r9
 8006d6e:	4622      	mov	r2, r4
 8006d70:	4659      	mov	r1, fp
 8006d72:	f7f9 fcdb 	bl	800072c <__aeabi_ddiv>
 8006d76:	b005      	add	sp, #20
 8006d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d7c <__copybits>:
 8006d7c:	3901      	subs	r1, #1
 8006d7e:	b570      	push	{r4, r5, r6, lr}
 8006d80:	1149      	asrs	r1, r1, #5
 8006d82:	6914      	ldr	r4, [r2, #16]
 8006d84:	3101      	adds	r1, #1
 8006d86:	f102 0314 	add.w	r3, r2, #20
 8006d8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006d8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006d92:	1f05      	subs	r5, r0, #4
 8006d94:	42a3      	cmp	r3, r4
 8006d96:	d30c      	bcc.n	8006db2 <__copybits+0x36>
 8006d98:	1aa3      	subs	r3, r4, r2
 8006d9a:	3b11      	subs	r3, #17
 8006d9c:	f023 0303 	bic.w	r3, r3, #3
 8006da0:	3211      	adds	r2, #17
 8006da2:	42a2      	cmp	r2, r4
 8006da4:	bf88      	it	hi
 8006da6:	2300      	movhi	r3, #0
 8006da8:	4418      	add	r0, r3
 8006daa:	2300      	movs	r3, #0
 8006dac:	4288      	cmp	r0, r1
 8006dae:	d305      	bcc.n	8006dbc <__copybits+0x40>
 8006db0:	bd70      	pop	{r4, r5, r6, pc}
 8006db2:	f853 6b04 	ldr.w	r6, [r3], #4
 8006db6:	f845 6f04 	str.w	r6, [r5, #4]!
 8006dba:	e7eb      	b.n	8006d94 <__copybits+0x18>
 8006dbc:	f840 3b04 	str.w	r3, [r0], #4
 8006dc0:	e7f4      	b.n	8006dac <__copybits+0x30>

08006dc2 <__any_on>:
 8006dc2:	f100 0214 	add.w	r2, r0, #20
 8006dc6:	6900      	ldr	r0, [r0, #16]
 8006dc8:	114b      	asrs	r3, r1, #5
 8006dca:	4298      	cmp	r0, r3
 8006dcc:	b510      	push	{r4, lr}
 8006dce:	db11      	blt.n	8006df4 <__any_on+0x32>
 8006dd0:	dd0a      	ble.n	8006de8 <__any_on+0x26>
 8006dd2:	f011 011f 	ands.w	r1, r1, #31
 8006dd6:	d007      	beq.n	8006de8 <__any_on+0x26>
 8006dd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006ddc:	fa24 f001 	lsr.w	r0, r4, r1
 8006de0:	fa00 f101 	lsl.w	r1, r0, r1
 8006de4:	428c      	cmp	r4, r1
 8006de6:	d10b      	bne.n	8006e00 <__any_on+0x3e>
 8006de8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d803      	bhi.n	8006df8 <__any_on+0x36>
 8006df0:	2000      	movs	r0, #0
 8006df2:	bd10      	pop	{r4, pc}
 8006df4:	4603      	mov	r3, r0
 8006df6:	e7f7      	b.n	8006de8 <__any_on+0x26>
 8006df8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006dfc:	2900      	cmp	r1, #0
 8006dfe:	d0f5      	beq.n	8006dec <__any_on+0x2a>
 8006e00:	2001      	movs	r0, #1
 8006e02:	e7f6      	b.n	8006df2 <__any_on+0x30>

08006e04 <sulp>:
 8006e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e08:	460f      	mov	r7, r1
 8006e0a:	4690      	mov	r8, r2
 8006e0c:	f7ff fec6 	bl	8006b9c <__ulp>
 8006e10:	4604      	mov	r4, r0
 8006e12:	460d      	mov	r5, r1
 8006e14:	f1b8 0f00 	cmp.w	r8, #0
 8006e18:	d011      	beq.n	8006e3e <sulp+0x3a>
 8006e1a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006e1e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	dd0b      	ble.n	8006e3e <sulp+0x3a>
 8006e26:	2400      	movs	r4, #0
 8006e28:	051b      	lsls	r3, r3, #20
 8006e2a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006e2e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006e32:	4622      	mov	r2, r4
 8006e34:	462b      	mov	r3, r5
 8006e36:	f7f9 fb4f 	bl	80004d8 <__aeabi_dmul>
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	460d      	mov	r5, r1
 8006e3e:	4620      	mov	r0, r4
 8006e40:	4629      	mov	r1, r5
 8006e42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006e48 <_strtod_l>:
 8006e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e4c:	b09f      	sub	sp, #124	@ 0x7c
 8006e4e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006e50:	2200      	movs	r2, #0
 8006e52:	460c      	mov	r4, r1
 8006e54:	921a      	str	r2, [sp, #104]	@ 0x68
 8006e56:	f04f 0a00 	mov.w	sl, #0
 8006e5a:	f04f 0b00 	mov.w	fp, #0
 8006e5e:	460a      	mov	r2, r1
 8006e60:	9005      	str	r0, [sp, #20]
 8006e62:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e64:	7811      	ldrb	r1, [r2, #0]
 8006e66:	292b      	cmp	r1, #43	@ 0x2b
 8006e68:	d048      	beq.n	8006efc <_strtod_l+0xb4>
 8006e6a:	d836      	bhi.n	8006eda <_strtod_l+0x92>
 8006e6c:	290d      	cmp	r1, #13
 8006e6e:	d830      	bhi.n	8006ed2 <_strtod_l+0x8a>
 8006e70:	2908      	cmp	r1, #8
 8006e72:	d830      	bhi.n	8006ed6 <_strtod_l+0x8e>
 8006e74:	2900      	cmp	r1, #0
 8006e76:	d039      	beq.n	8006eec <_strtod_l+0xa4>
 8006e78:	2200      	movs	r2, #0
 8006e7a:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e7c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006e7e:	782a      	ldrb	r2, [r5, #0]
 8006e80:	2a30      	cmp	r2, #48	@ 0x30
 8006e82:	f040 80b0 	bne.w	8006fe6 <_strtod_l+0x19e>
 8006e86:	786a      	ldrb	r2, [r5, #1]
 8006e88:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006e8c:	2a58      	cmp	r2, #88	@ 0x58
 8006e8e:	d16c      	bne.n	8006f6a <_strtod_l+0x122>
 8006e90:	9302      	str	r3, [sp, #8]
 8006e92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e94:	4a8f      	ldr	r2, [pc, #572]	@ (80070d4 <_strtod_l+0x28c>)
 8006e96:	9301      	str	r3, [sp, #4]
 8006e98:	ab1a      	add	r3, sp, #104	@ 0x68
 8006e9a:	9300      	str	r3, [sp, #0]
 8006e9c:	9805      	ldr	r0, [sp, #20]
 8006e9e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006ea0:	a919      	add	r1, sp, #100	@ 0x64
 8006ea2:	f001 f907 	bl	80080b4 <__gethex>
 8006ea6:	f010 060f 	ands.w	r6, r0, #15
 8006eaa:	4604      	mov	r4, r0
 8006eac:	d005      	beq.n	8006eba <_strtod_l+0x72>
 8006eae:	2e06      	cmp	r6, #6
 8006eb0:	d126      	bne.n	8006f00 <_strtod_l+0xb8>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	3501      	adds	r5, #1
 8006eb6:	9519      	str	r5, [sp, #100]	@ 0x64
 8006eb8:	930e      	str	r3, [sp, #56]	@ 0x38
 8006eba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f040 8582 	bne.w	80079c6 <_strtod_l+0xb7e>
 8006ec2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ec4:	b1bb      	cbz	r3, 8006ef6 <_strtod_l+0xae>
 8006ec6:	4650      	mov	r0, sl
 8006ec8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006ecc:	b01f      	add	sp, #124	@ 0x7c
 8006ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ed2:	2920      	cmp	r1, #32
 8006ed4:	d1d0      	bne.n	8006e78 <_strtod_l+0x30>
 8006ed6:	3201      	adds	r2, #1
 8006ed8:	e7c3      	b.n	8006e62 <_strtod_l+0x1a>
 8006eda:	292d      	cmp	r1, #45	@ 0x2d
 8006edc:	d1cc      	bne.n	8006e78 <_strtod_l+0x30>
 8006ede:	2101      	movs	r1, #1
 8006ee0:	910e      	str	r1, [sp, #56]	@ 0x38
 8006ee2:	1c51      	adds	r1, r2, #1
 8006ee4:	9119      	str	r1, [sp, #100]	@ 0x64
 8006ee6:	7852      	ldrb	r2, [r2, #1]
 8006ee8:	2a00      	cmp	r2, #0
 8006eea:	d1c7      	bne.n	8006e7c <_strtod_l+0x34>
 8006eec:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006eee:	9419      	str	r4, [sp, #100]	@ 0x64
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f040 8566 	bne.w	80079c2 <_strtod_l+0xb7a>
 8006ef6:	4650      	mov	r0, sl
 8006ef8:	4659      	mov	r1, fp
 8006efa:	e7e7      	b.n	8006ecc <_strtod_l+0x84>
 8006efc:	2100      	movs	r1, #0
 8006efe:	e7ef      	b.n	8006ee0 <_strtod_l+0x98>
 8006f00:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006f02:	b13a      	cbz	r2, 8006f14 <_strtod_l+0xcc>
 8006f04:	2135      	movs	r1, #53	@ 0x35
 8006f06:	a81c      	add	r0, sp, #112	@ 0x70
 8006f08:	f7ff ff38 	bl	8006d7c <__copybits>
 8006f0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f0e:	9805      	ldr	r0, [sp, #20]
 8006f10:	f7ff fb18 	bl	8006544 <_Bfree>
 8006f14:	3e01      	subs	r6, #1
 8006f16:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006f18:	2e04      	cmp	r6, #4
 8006f1a:	d806      	bhi.n	8006f2a <_strtod_l+0xe2>
 8006f1c:	e8df f006 	tbb	[pc, r6]
 8006f20:	201d0314 	.word	0x201d0314
 8006f24:	14          	.byte	0x14
 8006f25:	00          	.byte	0x00
 8006f26:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006f2a:	05e1      	lsls	r1, r4, #23
 8006f2c:	bf48      	it	mi
 8006f2e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006f32:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006f36:	0d1b      	lsrs	r3, r3, #20
 8006f38:	051b      	lsls	r3, r3, #20
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1bd      	bne.n	8006eba <_strtod_l+0x72>
 8006f3e:	f7fe fb17 	bl	8005570 <__errno>
 8006f42:	2322      	movs	r3, #34	@ 0x22
 8006f44:	6003      	str	r3, [r0, #0]
 8006f46:	e7b8      	b.n	8006eba <_strtod_l+0x72>
 8006f48:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006f4c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006f50:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006f54:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006f58:	e7e7      	b.n	8006f2a <_strtod_l+0xe2>
 8006f5a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80070d8 <_strtod_l+0x290>
 8006f5e:	e7e4      	b.n	8006f2a <_strtod_l+0xe2>
 8006f60:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006f64:	f04f 3aff 	mov.w	sl, #4294967295
 8006f68:	e7df      	b.n	8006f2a <_strtod_l+0xe2>
 8006f6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f6c:	1c5a      	adds	r2, r3, #1
 8006f6e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006f70:	785b      	ldrb	r3, [r3, #1]
 8006f72:	2b30      	cmp	r3, #48	@ 0x30
 8006f74:	d0f9      	beq.n	8006f6a <_strtod_l+0x122>
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d09f      	beq.n	8006eba <_strtod_l+0x72>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	2700      	movs	r7, #0
 8006f7e:	220a      	movs	r2, #10
 8006f80:	46b9      	mov	r9, r7
 8006f82:	9308      	str	r3, [sp, #32]
 8006f84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f86:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006f88:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f8a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006f8c:	7805      	ldrb	r5, [r0, #0]
 8006f8e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006f92:	b2d9      	uxtb	r1, r3
 8006f94:	2909      	cmp	r1, #9
 8006f96:	d928      	bls.n	8006fea <_strtod_l+0x1a2>
 8006f98:	2201      	movs	r2, #1
 8006f9a:	4950      	ldr	r1, [pc, #320]	@ (80070dc <_strtod_l+0x294>)
 8006f9c:	f000 ffc8 	bl	8007f30 <strncmp>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d032      	beq.n	800700a <_strtod_l+0x1c2>
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	462a      	mov	r2, r5
 8006fa8:	4603      	mov	r3, r0
 8006faa:	464d      	mov	r5, r9
 8006fac:	900a      	str	r0, [sp, #40]	@ 0x28
 8006fae:	2a65      	cmp	r2, #101	@ 0x65
 8006fb0:	d001      	beq.n	8006fb6 <_strtod_l+0x16e>
 8006fb2:	2a45      	cmp	r2, #69	@ 0x45
 8006fb4:	d114      	bne.n	8006fe0 <_strtod_l+0x198>
 8006fb6:	b91d      	cbnz	r5, 8006fc0 <_strtod_l+0x178>
 8006fb8:	9a08      	ldr	r2, [sp, #32]
 8006fba:	4302      	orrs	r2, r0
 8006fbc:	d096      	beq.n	8006eec <_strtod_l+0xa4>
 8006fbe:	2500      	movs	r5, #0
 8006fc0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006fc2:	1c62      	adds	r2, r4, #1
 8006fc4:	9219      	str	r2, [sp, #100]	@ 0x64
 8006fc6:	7862      	ldrb	r2, [r4, #1]
 8006fc8:	2a2b      	cmp	r2, #43	@ 0x2b
 8006fca:	d07a      	beq.n	80070c2 <_strtod_l+0x27a>
 8006fcc:	2a2d      	cmp	r2, #45	@ 0x2d
 8006fce:	d07e      	beq.n	80070ce <_strtod_l+0x286>
 8006fd0:	f04f 0c00 	mov.w	ip, #0
 8006fd4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006fd8:	2909      	cmp	r1, #9
 8006fda:	f240 8085 	bls.w	80070e8 <_strtod_l+0x2a0>
 8006fde:	9419      	str	r4, [sp, #100]	@ 0x64
 8006fe0:	f04f 0800 	mov.w	r8, #0
 8006fe4:	e0a5      	b.n	8007132 <_strtod_l+0x2ea>
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	e7c8      	b.n	8006f7c <_strtod_l+0x134>
 8006fea:	f1b9 0f08 	cmp.w	r9, #8
 8006fee:	bfd8      	it	le
 8006ff0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006ff2:	f100 0001 	add.w	r0, r0, #1
 8006ff6:	bfd6      	itet	le
 8006ff8:	fb02 3301 	mlale	r3, r2, r1, r3
 8006ffc:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007000:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007002:	f109 0901 	add.w	r9, r9, #1
 8007006:	9019      	str	r0, [sp, #100]	@ 0x64
 8007008:	e7bf      	b.n	8006f8a <_strtod_l+0x142>
 800700a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800700c:	1c5a      	adds	r2, r3, #1
 800700e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007010:	785a      	ldrb	r2, [r3, #1]
 8007012:	f1b9 0f00 	cmp.w	r9, #0
 8007016:	d03b      	beq.n	8007090 <_strtod_l+0x248>
 8007018:	464d      	mov	r5, r9
 800701a:	900a      	str	r0, [sp, #40]	@ 0x28
 800701c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007020:	2b09      	cmp	r3, #9
 8007022:	d912      	bls.n	800704a <_strtod_l+0x202>
 8007024:	2301      	movs	r3, #1
 8007026:	e7c2      	b.n	8006fae <_strtod_l+0x166>
 8007028:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800702a:	3001      	adds	r0, #1
 800702c:	1c5a      	adds	r2, r3, #1
 800702e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007030:	785a      	ldrb	r2, [r3, #1]
 8007032:	2a30      	cmp	r2, #48	@ 0x30
 8007034:	d0f8      	beq.n	8007028 <_strtod_l+0x1e0>
 8007036:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800703a:	2b08      	cmp	r3, #8
 800703c:	f200 84c8 	bhi.w	80079d0 <_strtod_l+0xb88>
 8007040:	900a      	str	r0, [sp, #40]	@ 0x28
 8007042:	2000      	movs	r0, #0
 8007044:	4605      	mov	r5, r0
 8007046:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007048:	930c      	str	r3, [sp, #48]	@ 0x30
 800704a:	3a30      	subs	r2, #48	@ 0x30
 800704c:	f100 0301 	add.w	r3, r0, #1
 8007050:	d018      	beq.n	8007084 <_strtod_l+0x23c>
 8007052:	462e      	mov	r6, r5
 8007054:	f04f 0e0a 	mov.w	lr, #10
 8007058:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800705a:	4419      	add	r1, r3
 800705c:	910a      	str	r1, [sp, #40]	@ 0x28
 800705e:	1c71      	adds	r1, r6, #1
 8007060:	eba1 0c05 	sub.w	ip, r1, r5
 8007064:	4563      	cmp	r3, ip
 8007066:	dc15      	bgt.n	8007094 <_strtod_l+0x24c>
 8007068:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800706c:	182b      	adds	r3, r5, r0
 800706e:	2b08      	cmp	r3, #8
 8007070:	f105 0501 	add.w	r5, r5, #1
 8007074:	4405      	add	r5, r0
 8007076:	dc1a      	bgt.n	80070ae <_strtod_l+0x266>
 8007078:	230a      	movs	r3, #10
 800707a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800707c:	fb03 2301 	mla	r3, r3, r1, r2
 8007080:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007082:	2300      	movs	r3, #0
 8007084:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007086:	4618      	mov	r0, r3
 8007088:	1c51      	adds	r1, r2, #1
 800708a:	9119      	str	r1, [sp, #100]	@ 0x64
 800708c:	7852      	ldrb	r2, [r2, #1]
 800708e:	e7c5      	b.n	800701c <_strtod_l+0x1d4>
 8007090:	4648      	mov	r0, r9
 8007092:	e7ce      	b.n	8007032 <_strtod_l+0x1ea>
 8007094:	2e08      	cmp	r6, #8
 8007096:	dc05      	bgt.n	80070a4 <_strtod_l+0x25c>
 8007098:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800709a:	fb0e f606 	mul.w	r6, lr, r6
 800709e:	960b      	str	r6, [sp, #44]	@ 0x2c
 80070a0:	460e      	mov	r6, r1
 80070a2:	e7dc      	b.n	800705e <_strtod_l+0x216>
 80070a4:	2910      	cmp	r1, #16
 80070a6:	bfd8      	it	le
 80070a8:	fb0e f707 	mulle.w	r7, lr, r7
 80070ac:	e7f8      	b.n	80070a0 <_strtod_l+0x258>
 80070ae:	2b0f      	cmp	r3, #15
 80070b0:	bfdc      	itt	le
 80070b2:	230a      	movle	r3, #10
 80070b4:	fb03 2707 	mlale	r7, r3, r7, r2
 80070b8:	e7e3      	b.n	8007082 <_strtod_l+0x23a>
 80070ba:	2300      	movs	r3, #0
 80070bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80070be:	2301      	movs	r3, #1
 80070c0:	e77a      	b.n	8006fb8 <_strtod_l+0x170>
 80070c2:	f04f 0c00 	mov.w	ip, #0
 80070c6:	1ca2      	adds	r2, r4, #2
 80070c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80070ca:	78a2      	ldrb	r2, [r4, #2]
 80070cc:	e782      	b.n	8006fd4 <_strtod_l+0x18c>
 80070ce:	f04f 0c01 	mov.w	ip, #1
 80070d2:	e7f8      	b.n	80070c6 <_strtod_l+0x27e>
 80070d4:	08008fa4 	.word	0x08008fa4
 80070d8:	7ff00000 	.word	0x7ff00000
 80070dc:	08008ddd 	.word	0x08008ddd
 80070e0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80070e2:	1c51      	adds	r1, r2, #1
 80070e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80070e6:	7852      	ldrb	r2, [r2, #1]
 80070e8:	2a30      	cmp	r2, #48	@ 0x30
 80070ea:	d0f9      	beq.n	80070e0 <_strtod_l+0x298>
 80070ec:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80070f0:	2908      	cmp	r1, #8
 80070f2:	f63f af75 	bhi.w	8006fe0 <_strtod_l+0x198>
 80070f6:	f04f 080a 	mov.w	r8, #10
 80070fa:	3a30      	subs	r2, #48	@ 0x30
 80070fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80070fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007100:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007102:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007104:	1c56      	adds	r6, r2, #1
 8007106:	9619      	str	r6, [sp, #100]	@ 0x64
 8007108:	7852      	ldrb	r2, [r2, #1]
 800710a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800710e:	f1be 0f09 	cmp.w	lr, #9
 8007112:	d939      	bls.n	8007188 <_strtod_l+0x340>
 8007114:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007116:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800711a:	1a76      	subs	r6, r6, r1
 800711c:	2e08      	cmp	r6, #8
 800711e:	dc03      	bgt.n	8007128 <_strtod_l+0x2e0>
 8007120:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007122:	4588      	cmp	r8, r1
 8007124:	bfa8      	it	ge
 8007126:	4688      	movge	r8, r1
 8007128:	f1bc 0f00 	cmp.w	ip, #0
 800712c:	d001      	beq.n	8007132 <_strtod_l+0x2ea>
 800712e:	f1c8 0800 	rsb	r8, r8, #0
 8007132:	2d00      	cmp	r5, #0
 8007134:	d14e      	bne.n	80071d4 <_strtod_l+0x38c>
 8007136:	9908      	ldr	r1, [sp, #32]
 8007138:	4308      	orrs	r0, r1
 800713a:	f47f aebe 	bne.w	8006eba <_strtod_l+0x72>
 800713e:	2b00      	cmp	r3, #0
 8007140:	f47f aed4 	bne.w	8006eec <_strtod_l+0xa4>
 8007144:	2a69      	cmp	r2, #105	@ 0x69
 8007146:	d028      	beq.n	800719a <_strtod_l+0x352>
 8007148:	dc25      	bgt.n	8007196 <_strtod_l+0x34e>
 800714a:	2a49      	cmp	r2, #73	@ 0x49
 800714c:	d025      	beq.n	800719a <_strtod_l+0x352>
 800714e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007150:	f47f aecc 	bne.w	8006eec <_strtod_l+0xa4>
 8007154:	4999      	ldr	r1, [pc, #612]	@ (80073bc <_strtod_l+0x574>)
 8007156:	a819      	add	r0, sp, #100	@ 0x64
 8007158:	f001 f9ce 	bl	80084f8 <__match>
 800715c:	2800      	cmp	r0, #0
 800715e:	f43f aec5 	beq.w	8006eec <_strtod_l+0xa4>
 8007162:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	2b28      	cmp	r3, #40	@ 0x28
 8007168:	d12e      	bne.n	80071c8 <_strtod_l+0x380>
 800716a:	4995      	ldr	r1, [pc, #596]	@ (80073c0 <_strtod_l+0x578>)
 800716c:	aa1c      	add	r2, sp, #112	@ 0x70
 800716e:	a819      	add	r0, sp, #100	@ 0x64
 8007170:	f001 f9d6 	bl	8008520 <__hexnan>
 8007174:	2805      	cmp	r0, #5
 8007176:	d127      	bne.n	80071c8 <_strtod_l+0x380>
 8007178:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800717a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800717e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007182:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007186:	e698      	b.n	8006eba <_strtod_l+0x72>
 8007188:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800718a:	fb08 2101 	mla	r1, r8, r1, r2
 800718e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007192:	9209      	str	r2, [sp, #36]	@ 0x24
 8007194:	e7b5      	b.n	8007102 <_strtod_l+0x2ba>
 8007196:	2a6e      	cmp	r2, #110	@ 0x6e
 8007198:	e7da      	b.n	8007150 <_strtod_l+0x308>
 800719a:	498a      	ldr	r1, [pc, #552]	@ (80073c4 <_strtod_l+0x57c>)
 800719c:	a819      	add	r0, sp, #100	@ 0x64
 800719e:	f001 f9ab 	bl	80084f8 <__match>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	f43f aea2 	beq.w	8006eec <_strtod_l+0xa4>
 80071a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071aa:	4987      	ldr	r1, [pc, #540]	@ (80073c8 <_strtod_l+0x580>)
 80071ac:	3b01      	subs	r3, #1
 80071ae:	a819      	add	r0, sp, #100	@ 0x64
 80071b0:	9319      	str	r3, [sp, #100]	@ 0x64
 80071b2:	f001 f9a1 	bl	80084f8 <__match>
 80071b6:	b910      	cbnz	r0, 80071be <_strtod_l+0x376>
 80071b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071ba:	3301      	adds	r3, #1
 80071bc:	9319      	str	r3, [sp, #100]	@ 0x64
 80071be:	f04f 0a00 	mov.w	sl, #0
 80071c2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 80073cc <_strtod_l+0x584>
 80071c6:	e678      	b.n	8006eba <_strtod_l+0x72>
 80071c8:	4881      	ldr	r0, [pc, #516]	@ (80073d0 <_strtod_l+0x588>)
 80071ca:	f000 fed3 	bl	8007f74 <nan>
 80071ce:	4682      	mov	sl, r0
 80071d0:	468b      	mov	fp, r1
 80071d2:	e672      	b.n	8006eba <_strtod_l+0x72>
 80071d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071d6:	f1b9 0f00 	cmp.w	r9, #0
 80071da:	bf08      	it	eq
 80071dc:	46a9      	moveq	r9, r5
 80071de:	eba8 0303 	sub.w	r3, r8, r3
 80071e2:	2d10      	cmp	r5, #16
 80071e4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80071e6:	462c      	mov	r4, r5
 80071e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80071ea:	bfa8      	it	ge
 80071ec:	2410      	movge	r4, #16
 80071ee:	f7f9 f8f9 	bl	80003e4 <__aeabi_ui2d>
 80071f2:	2d09      	cmp	r5, #9
 80071f4:	4682      	mov	sl, r0
 80071f6:	468b      	mov	fp, r1
 80071f8:	dc11      	bgt.n	800721e <_strtod_l+0x3d6>
 80071fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	f43f ae5c 	beq.w	8006eba <_strtod_l+0x72>
 8007202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007204:	dd76      	ble.n	80072f4 <_strtod_l+0x4ac>
 8007206:	2b16      	cmp	r3, #22
 8007208:	dc5d      	bgt.n	80072c6 <_strtod_l+0x47e>
 800720a:	4972      	ldr	r1, [pc, #456]	@ (80073d4 <_strtod_l+0x58c>)
 800720c:	4652      	mov	r2, sl
 800720e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007212:	465b      	mov	r3, fp
 8007214:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007218:	f7f9 f95e 	bl	80004d8 <__aeabi_dmul>
 800721c:	e7d7      	b.n	80071ce <_strtod_l+0x386>
 800721e:	4b6d      	ldr	r3, [pc, #436]	@ (80073d4 <_strtod_l+0x58c>)
 8007220:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007224:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007228:	f7f9 f956 	bl	80004d8 <__aeabi_dmul>
 800722c:	4682      	mov	sl, r0
 800722e:	4638      	mov	r0, r7
 8007230:	468b      	mov	fp, r1
 8007232:	f7f9 f8d7 	bl	80003e4 <__aeabi_ui2d>
 8007236:	4602      	mov	r2, r0
 8007238:	460b      	mov	r3, r1
 800723a:	4650      	mov	r0, sl
 800723c:	4659      	mov	r1, fp
 800723e:	f7f8 ff95 	bl	800016c <__adddf3>
 8007242:	2d0f      	cmp	r5, #15
 8007244:	4682      	mov	sl, r0
 8007246:	468b      	mov	fp, r1
 8007248:	ddd7      	ble.n	80071fa <_strtod_l+0x3b2>
 800724a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724c:	1b2c      	subs	r4, r5, r4
 800724e:	441c      	add	r4, r3
 8007250:	2c00      	cmp	r4, #0
 8007252:	f340 8093 	ble.w	800737c <_strtod_l+0x534>
 8007256:	f014 030f 	ands.w	r3, r4, #15
 800725a:	d00a      	beq.n	8007272 <_strtod_l+0x42a>
 800725c:	495d      	ldr	r1, [pc, #372]	@ (80073d4 <_strtod_l+0x58c>)
 800725e:	4652      	mov	r2, sl
 8007260:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007264:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007268:	465b      	mov	r3, fp
 800726a:	f7f9 f935 	bl	80004d8 <__aeabi_dmul>
 800726e:	4682      	mov	sl, r0
 8007270:	468b      	mov	fp, r1
 8007272:	f034 040f 	bics.w	r4, r4, #15
 8007276:	d073      	beq.n	8007360 <_strtod_l+0x518>
 8007278:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800727c:	dd49      	ble.n	8007312 <_strtod_l+0x4ca>
 800727e:	2400      	movs	r4, #0
 8007280:	46a0      	mov	r8, r4
 8007282:	46a1      	mov	r9, r4
 8007284:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007286:	2322      	movs	r3, #34	@ 0x22
 8007288:	f04f 0a00 	mov.w	sl, #0
 800728c:	9a05      	ldr	r2, [sp, #20]
 800728e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 80073cc <_strtod_l+0x584>
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007296:	2b00      	cmp	r3, #0
 8007298:	f43f ae0f 	beq.w	8006eba <_strtod_l+0x72>
 800729c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800729e:	9805      	ldr	r0, [sp, #20]
 80072a0:	f7ff f950 	bl	8006544 <_Bfree>
 80072a4:	4649      	mov	r1, r9
 80072a6:	9805      	ldr	r0, [sp, #20]
 80072a8:	f7ff f94c 	bl	8006544 <_Bfree>
 80072ac:	4641      	mov	r1, r8
 80072ae:	9805      	ldr	r0, [sp, #20]
 80072b0:	f7ff f948 	bl	8006544 <_Bfree>
 80072b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80072b6:	9805      	ldr	r0, [sp, #20]
 80072b8:	f7ff f944 	bl	8006544 <_Bfree>
 80072bc:	4621      	mov	r1, r4
 80072be:	9805      	ldr	r0, [sp, #20]
 80072c0:	f7ff f940 	bl	8006544 <_Bfree>
 80072c4:	e5f9      	b.n	8006eba <_strtod_l+0x72>
 80072c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80072cc:	4293      	cmp	r3, r2
 80072ce:	dbbc      	blt.n	800724a <_strtod_l+0x402>
 80072d0:	4c40      	ldr	r4, [pc, #256]	@ (80073d4 <_strtod_l+0x58c>)
 80072d2:	f1c5 050f 	rsb	r5, r5, #15
 80072d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80072da:	4652      	mov	r2, sl
 80072dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072e0:	465b      	mov	r3, fp
 80072e2:	f7f9 f8f9 	bl	80004d8 <__aeabi_dmul>
 80072e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072e8:	1b5d      	subs	r5, r3, r5
 80072ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80072ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80072f2:	e791      	b.n	8007218 <_strtod_l+0x3d0>
 80072f4:	3316      	adds	r3, #22
 80072f6:	dba8      	blt.n	800724a <_strtod_l+0x402>
 80072f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072fa:	4650      	mov	r0, sl
 80072fc:	eba3 0808 	sub.w	r8, r3, r8
 8007300:	4b34      	ldr	r3, [pc, #208]	@ (80073d4 <_strtod_l+0x58c>)
 8007302:	4659      	mov	r1, fp
 8007304:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007308:	e9d8 2300 	ldrd	r2, r3, [r8]
 800730c:	f7f9 fa0e 	bl	800072c <__aeabi_ddiv>
 8007310:	e75d      	b.n	80071ce <_strtod_l+0x386>
 8007312:	2300      	movs	r3, #0
 8007314:	4650      	mov	r0, sl
 8007316:	4659      	mov	r1, fp
 8007318:	461e      	mov	r6, r3
 800731a:	4f2f      	ldr	r7, [pc, #188]	@ (80073d8 <_strtod_l+0x590>)
 800731c:	1124      	asrs	r4, r4, #4
 800731e:	2c01      	cmp	r4, #1
 8007320:	dc21      	bgt.n	8007366 <_strtod_l+0x51e>
 8007322:	b10b      	cbz	r3, 8007328 <_strtod_l+0x4e0>
 8007324:	4682      	mov	sl, r0
 8007326:	468b      	mov	fp, r1
 8007328:	492b      	ldr	r1, [pc, #172]	@ (80073d8 <_strtod_l+0x590>)
 800732a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800732e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007332:	4652      	mov	r2, sl
 8007334:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007338:	465b      	mov	r3, fp
 800733a:	f7f9 f8cd 	bl	80004d8 <__aeabi_dmul>
 800733e:	4b23      	ldr	r3, [pc, #140]	@ (80073cc <_strtod_l+0x584>)
 8007340:	460a      	mov	r2, r1
 8007342:	400b      	ands	r3, r1
 8007344:	4925      	ldr	r1, [pc, #148]	@ (80073dc <_strtod_l+0x594>)
 8007346:	4682      	mov	sl, r0
 8007348:	428b      	cmp	r3, r1
 800734a:	d898      	bhi.n	800727e <_strtod_l+0x436>
 800734c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007350:	428b      	cmp	r3, r1
 8007352:	bf86      	itte	hi
 8007354:	f04f 3aff 	movhi.w	sl, #4294967295
 8007358:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 80073e0 <_strtod_l+0x598>
 800735c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007360:	2300      	movs	r3, #0
 8007362:	9308      	str	r3, [sp, #32]
 8007364:	e076      	b.n	8007454 <_strtod_l+0x60c>
 8007366:	07e2      	lsls	r2, r4, #31
 8007368:	d504      	bpl.n	8007374 <_strtod_l+0x52c>
 800736a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800736e:	f7f9 f8b3 	bl	80004d8 <__aeabi_dmul>
 8007372:	2301      	movs	r3, #1
 8007374:	3601      	adds	r6, #1
 8007376:	1064      	asrs	r4, r4, #1
 8007378:	3708      	adds	r7, #8
 800737a:	e7d0      	b.n	800731e <_strtod_l+0x4d6>
 800737c:	d0f0      	beq.n	8007360 <_strtod_l+0x518>
 800737e:	4264      	negs	r4, r4
 8007380:	f014 020f 	ands.w	r2, r4, #15
 8007384:	d00a      	beq.n	800739c <_strtod_l+0x554>
 8007386:	4b13      	ldr	r3, [pc, #76]	@ (80073d4 <_strtod_l+0x58c>)
 8007388:	4650      	mov	r0, sl
 800738a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800738e:	4659      	mov	r1, fp
 8007390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007394:	f7f9 f9ca 	bl	800072c <__aeabi_ddiv>
 8007398:	4682      	mov	sl, r0
 800739a:	468b      	mov	fp, r1
 800739c:	1124      	asrs	r4, r4, #4
 800739e:	d0df      	beq.n	8007360 <_strtod_l+0x518>
 80073a0:	2c1f      	cmp	r4, #31
 80073a2:	dd1f      	ble.n	80073e4 <_strtod_l+0x59c>
 80073a4:	2400      	movs	r4, #0
 80073a6:	46a0      	mov	r8, r4
 80073a8:	46a1      	mov	r9, r4
 80073aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80073ac:	2322      	movs	r3, #34	@ 0x22
 80073ae:	9a05      	ldr	r2, [sp, #20]
 80073b0:	f04f 0a00 	mov.w	sl, #0
 80073b4:	f04f 0b00 	mov.w	fp, #0
 80073b8:	6013      	str	r3, [r2, #0]
 80073ba:	e76b      	b.n	8007294 <_strtod_l+0x44c>
 80073bc:	08008ccb 	.word	0x08008ccb
 80073c0:	08008f90 	.word	0x08008f90
 80073c4:	08008cc3 	.word	0x08008cc3
 80073c8:	08008cfa 	.word	0x08008cfa
 80073cc:	7ff00000 	.word	0x7ff00000
 80073d0:	08008e33 	.word	0x08008e33
 80073d4:	08008ec8 	.word	0x08008ec8
 80073d8:	08008ea0 	.word	0x08008ea0
 80073dc:	7ca00000 	.word	0x7ca00000
 80073e0:	7fefffff 	.word	0x7fefffff
 80073e4:	f014 0310 	ands.w	r3, r4, #16
 80073e8:	bf18      	it	ne
 80073ea:	236a      	movne	r3, #106	@ 0x6a
 80073ec:	4650      	mov	r0, sl
 80073ee:	9308      	str	r3, [sp, #32]
 80073f0:	4659      	mov	r1, fp
 80073f2:	2300      	movs	r3, #0
 80073f4:	4e77      	ldr	r6, [pc, #476]	@ (80075d4 <_strtod_l+0x78c>)
 80073f6:	07e7      	lsls	r7, r4, #31
 80073f8:	d504      	bpl.n	8007404 <_strtod_l+0x5bc>
 80073fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80073fe:	f7f9 f86b 	bl	80004d8 <__aeabi_dmul>
 8007402:	2301      	movs	r3, #1
 8007404:	1064      	asrs	r4, r4, #1
 8007406:	f106 0608 	add.w	r6, r6, #8
 800740a:	d1f4      	bne.n	80073f6 <_strtod_l+0x5ae>
 800740c:	b10b      	cbz	r3, 8007412 <_strtod_l+0x5ca>
 800740e:	4682      	mov	sl, r0
 8007410:	468b      	mov	fp, r1
 8007412:	9b08      	ldr	r3, [sp, #32]
 8007414:	b1b3      	cbz	r3, 8007444 <_strtod_l+0x5fc>
 8007416:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800741a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800741e:	2b00      	cmp	r3, #0
 8007420:	4659      	mov	r1, fp
 8007422:	dd0f      	ble.n	8007444 <_strtod_l+0x5fc>
 8007424:	2b1f      	cmp	r3, #31
 8007426:	dd58      	ble.n	80074da <_strtod_l+0x692>
 8007428:	2b34      	cmp	r3, #52	@ 0x34
 800742a:	bfd8      	it	le
 800742c:	f04f 33ff 	movle.w	r3, #4294967295
 8007430:	f04f 0a00 	mov.w	sl, #0
 8007434:	bfcf      	iteee	gt
 8007436:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800743a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800743e:	4093      	lslle	r3, r2
 8007440:	ea03 0b01 	andle.w	fp, r3, r1
 8007444:	2200      	movs	r2, #0
 8007446:	2300      	movs	r3, #0
 8007448:	4650      	mov	r0, sl
 800744a:	4659      	mov	r1, fp
 800744c:	f7f9 faac 	bl	80009a8 <__aeabi_dcmpeq>
 8007450:	2800      	cmp	r0, #0
 8007452:	d1a7      	bne.n	80073a4 <_strtod_l+0x55c>
 8007454:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007456:	464a      	mov	r2, r9
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800745c:	462b      	mov	r3, r5
 800745e:	9805      	ldr	r0, [sp, #20]
 8007460:	f7ff f8d8 	bl	8006614 <__s2b>
 8007464:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007466:	2800      	cmp	r0, #0
 8007468:	f43f af09 	beq.w	800727e <_strtod_l+0x436>
 800746c:	2400      	movs	r4, #0
 800746e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007472:	2a00      	cmp	r2, #0
 8007474:	eba3 0308 	sub.w	r3, r3, r8
 8007478:	bfa8      	it	ge
 800747a:	2300      	movge	r3, #0
 800747c:	46a0      	mov	r8, r4
 800747e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007480:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007484:	9316      	str	r3, [sp, #88]	@ 0x58
 8007486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007488:	9805      	ldr	r0, [sp, #20]
 800748a:	6859      	ldr	r1, [r3, #4]
 800748c:	f7ff f81a 	bl	80064c4 <_Balloc>
 8007490:	4681      	mov	r9, r0
 8007492:	2800      	cmp	r0, #0
 8007494:	f43f aef7 	beq.w	8007286 <_strtod_l+0x43e>
 8007498:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800749a:	300c      	adds	r0, #12
 800749c:	691a      	ldr	r2, [r3, #16]
 800749e:	f103 010c 	add.w	r1, r3, #12
 80074a2:	3202      	adds	r2, #2
 80074a4:	0092      	lsls	r2, r2, #2
 80074a6:	f7fe f89e 	bl	80055e6 <memcpy>
 80074aa:	ab1c      	add	r3, sp, #112	@ 0x70
 80074ac:	9301      	str	r3, [sp, #4]
 80074ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80074b0:	9300      	str	r3, [sp, #0]
 80074b2:	4652      	mov	r2, sl
 80074b4:	465b      	mov	r3, fp
 80074b6:	9805      	ldr	r0, [sp, #20]
 80074b8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80074bc:	f7ff fbd6 	bl	8006c6c <__d2b>
 80074c0:	901a      	str	r0, [sp, #104]	@ 0x68
 80074c2:	2800      	cmp	r0, #0
 80074c4:	f43f aedf 	beq.w	8007286 <_strtod_l+0x43e>
 80074c8:	2101      	movs	r1, #1
 80074ca:	9805      	ldr	r0, [sp, #20]
 80074cc:	f7ff f938 	bl	8006740 <__i2b>
 80074d0:	4680      	mov	r8, r0
 80074d2:	b948      	cbnz	r0, 80074e8 <_strtod_l+0x6a0>
 80074d4:	f04f 0800 	mov.w	r8, #0
 80074d8:	e6d5      	b.n	8007286 <_strtod_l+0x43e>
 80074da:	f04f 32ff 	mov.w	r2, #4294967295
 80074de:	fa02 f303 	lsl.w	r3, r2, r3
 80074e2:	ea03 0a0a 	and.w	sl, r3, sl
 80074e6:	e7ad      	b.n	8007444 <_strtod_l+0x5fc>
 80074e8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80074ea:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80074ec:	2d00      	cmp	r5, #0
 80074ee:	bfab      	itete	ge
 80074f0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80074f2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80074f4:	18ef      	addge	r7, r5, r3
 80074f6:	1b5e      	sublt	r6, r3, r5
 80074f8:	9b08      	ldr	r3, [sp, #32]
 80074fa:	bfa8      	it	ge
 80074fc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80074fe:	eba5 0503 	sub.w	r5, r5, r3
 8007502:	4415      	add	r5, r2
 8007504:	4b34      	ldr	r3, [pc, #208]	@ (80075d8 <_strtod_l+0x790>)
 8007506:	f105 35ff 	add.w	r5, r5, #4294967295
 800750a:	bfb8      	it	lt
 800750c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800750e:	429d      	cmp	r5, r3
 8007510:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007514:	da50      	bge.n	80075b8 <_strtod_l+0x770>
 8007516:	1b5b      	subs	r3, r3, r5
 8007518:	2b1f      	cmp	r3, #31
 800751a:	f04f 0101 	mov.w	r1, #1
 800751e:	eba2 0203 	sub.w	r2, r2, r3
 8007522:	dc3d      	bgt.n	80075a0 <_strtod_l+0x758>
 8007524:	fa01 f303 	lsl.w	r3, r1, r3
 8007528:	9313      	str	r3, [sp, #76]	@ 0x4c
 800752a:	2300      	movs	r3, #0
 800752c:	9310      	str	r3, [sp, #64]	@ 0x40
 800752e:	18bd      	adds	r5, r7, r2
 8007530:	9b08      	ldr	r3, [sp, #32]
 8007532:	42af      	cmp	r7, r5
 8007534:	4416      	add	r6, r2
 8007536:	441e      	add	r6, r3
 8007538:	463b      	mov	r3, r7
 800753a:	bfa8      	it	ge
 800753c:	462b      	movge	r3, r5
 800753e:	42b3      	cmp	r3, r6
 8007540:	bfa8      	it	ge
 8007542:	4633      	movge	r3, r6
 8007544:	2b00      	cmp	r3, #0
 8007546:	bfc2      	ittt	gt
 8007548:	1aed      	subgt	r5, r5, r3
 800754a:	1af6      	subgt	r6, r6, r3
 800754c:	1aff      	subgt	r7, r7, r3
 800754e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007550:	2b00      	cmp	r3, #0
 8007552:	dd16      	ble.n	8007582 <_strtod_l+0x73a>
 8007554:	4641      	mov	r1, r8
 8007556:	461a      	mov	r2, r3
 8007558:	9805      	ldr	r0, [sp, #20]
 800755a:	f7ff f9a9 	bl	80068b0 <__pow5mult>
 800755e:	4680      	mov	r8, r0
 8007560:	2800      	cmp	r0, #0
 8007562:	d0b7      	beq.n	80074d4 <_strtod_l+0x68c>
 8007564:	4601      	mov	r1, r0
 8007566:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007568:	9805      	ldr	r0, [sp, #20]
 800756a:	f7ff f8ff 	bl	800676c <__multiply>
 800756e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007570:	2800      	cmp	r0, #0
 8007572:	f43f ae88 	beq.w	8007286 <_strtod_l+0x43e>
 8007576:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007578:	9805      	ldr	r0, [sp, #20]
 800757a:	f7fe ffe3 	bl	8006544 <_Bfree>
 800757e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007580:	931a      	str	r3, [sp, #104]	@ 0x68
 8007582:	2d00      	cmp	r5, #0
 8007584:	dc1d      	bgt.n	80075c2 <_strtod_l+0x77a>
 8007586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007588:	2b00      	cmp	r3, #0
 800758a:	dd27      	ble.n	80075dc <_strtod_l+0x794>
 800758c:	4649      	mov	r1, r9
 800758e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007590:	9805      	ldr	r0, [sp, #20]
 8007592:	f7ff f98d 	bl	80068b0 <__pow5mult>
 8007596:	4681      	mov	r9, r0
 8007598:	bb00      	cbnz	r0, 80075dc <_strtod_l+0x794>
 800759a:	f04f 0900 	mov.w	r9, #0
 800759e:	e672      	b.n	8007286 <_strtod_l+0x43e>
 80075a0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80075a4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80075a8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80075ac:	35e2      	adds	r5, #226	@ 0xe2
 80075ae:	fa01 f305 	lsl.w	r3, r1, r5
 80075b2:	9310      	str	r3, [sp, #64]	@ 0x40
 80075b4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80075b6:	e7ba      	b.n	800752e <_strtod_l+0x6e6>
 80075b8:	2300      	movs	r3, #0
 80075ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80075bc:	2301      	movs	r3, #1
 80075be:	9313      	str	r3, [sp, #76]	@ 0x4c
 80075c0:	e7b5      	b.n	800752e <_strtod_l+0x6e6>
 80075c2:	462a      	mov	r2, r5
 80075c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075c6:	9805      	ldr	r0, [sp, #20]
 80075c8:	f7ff f9cc 	bl	8006964 <__lshift>
 80075cc:	901a      	str	r0, [sp, #104]	@ 0x68
 80075ce:	2800      	cmp	r0, #0
 80075d0:	d1d9      	bne.n	8007586 <_strtod_l+0x73e>
 80075d2:	e658      	b.n	8007286 <_strtod_l+0x43e>
 80075d4:	08008fb8 	.word	0x08008fb8
 80075d8:	fffffc02 	.word	0xfffffc02
 80075dc:	2e00      	cmp	r6, #0
 80075de:	dd07      	ble.n	80075f0 <_strtod_l+0x7a8>
 80075e0:	4649      	mov	r1, r9
 80075e2:	4632      	mov	r2, r6
 80075e4:	9805      	ldr	r0, [sp, #20]
 80075e6:	f7ff f9bd 	bl	8006964 <__lshift>
 80075ea:	4681      	mov	r9, r0
 80075ec:	2800      	cmp	r0, #0
 80075ee:	d0d4      	beq.n	800759a <_strtod_l+0x752>
 80075f0:	2f00      	cmp	r7, #0
 80075f2:	dd08      	ble.n	8007606 <_strtod_l+0x7be>
 80075f4:	4641      	mov	r1, r8
 80075f6:	463a      	mov	r2, r7
 80075f8:	9805      	ldr	r0, [sp, #20]
 80075fa:	f7ff f9b3 	bl	8006964 <__lshift>
 80075fe:	4680      	mov	r8, r0
 8007600:	2800      	cmp	r0, #0
 8007602:	f43f ae40 	beq.w	8007286 <_strtod_l+0x43e>
 8007606:	464a      	mov	r2, r9
 8007608:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800760a:	9805      	ldr	r0, [sp, #20]
 800760c:	f7ff fa32 	bl	8006a74 <__mdiff>
 8007610:	4604      	mov	r4, r0
 8007612:	2800      	cmp	r0, #0
 8007614:	f43f ae37 	beq.w	8007286 <_strtod_l+0x43e>
 8007618:	68c3      	ldr	r3, [r0, #12]
 800761a:	4641      	mov	r1, r8
 800761c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800761e:	2300      	movs	r3, #0
 8007620:	60c3      	str	r3, [r0, #12]
 8007622:	f7ff fa0b 	bl	8006a3c <__mcmp>
 8007626:	2800      	cmp	r0, #0
 8007628:	da3d      	bge.n	80076a6 <_strtod_l+0x85e>
 800762a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800762c:	ea53 030a 	orrs.w	r3, r3, sl
 8007630:	d163      	bne.n	80076fa <_strtod_l+0x8b2>
 8007632:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007636:	2b00      	cmp	r3, #0
 8007638:	d15f      	bne.n	80076fa <_strtod_l+0x8b2>
 800763a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800763e:	0d1b      	lsrs	r3, r3, #20
 8007640:	051b      	lsls	r3, r3, #20
 8007642:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007646:	d958      	bls.n	80076fa <_strtod_l+0x8b2>
 8007648:	6963      	ldr	r3, [r4, #20]
 800764a:	b913      	cbnz	r3, 8007652 <_strtod_l+0x80a>
 800764c:	6923      	ldr	r3, [r4, #16]
 800764e:	2b01      	cmp	r3, #1
 8007650:	dd53      	ble.n	80076fa <_strtod_l+0x8b2>
 8007652:	4621      	mov	r1, r4
 8007654:	2201      	movs	r2, #1
 8007656:	9805      	ldr	r0, [sp, #20]
 8007658:	f7ff f984 	bl	8006964 <__lshift>
 800765c:	4641      	mov	r1, r8
 800765e:	4604      	mov	r4, r0
 8007660:	f7ff f9ec 	bl	8006a3c <__mcmp>
 8007664:	2800      	cmp	r0, #0
 8007666:	dd48      	ble.n	80076fa <_strtod_l+0x8b2>
 8007668:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800766c:	9a08      	ldr	r2, [sp, #32]
 800766e:	0d1b      	lsrs	r3, r3, #20
 8007670:	051b      	lsls	r3, r3, #20
 8007672:	2a00      	cmp	r2, #0
 8007674:	d062      	beq.n	800773c <_strtod_l+0x8f4>
 8007676:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800767a:	d85f      	bhi.n	800773c <_strtod_l+0x8f4>
 800767c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007680:	f67f ae94 	bls.w	80073ac <_strtod_l+0x564>
 8007684:	4650      	mov	r0, sl
 8007686:	4659      	mov	r1, fp
 8007688:	4ba3      	ldr	r3, [pc, #652]	@ (8007918 <_strtod_l+0xad0>)
 800768a:	2200      	movs	r2, #0
 800768c:	f7f8 ff24 	bl	80004d8 <__aeabi_dmul>
 8007690:	4ba2      	ldr	r3, [pc, #648]	@ (800791c <_strtod_l+0xad4>)
 8007692:	4682      	mov	sl, r0
 8007694:	400b      	ands	r3, r1
 8007696:	468b      	mov	fp, r1
 8007698:	2b00      	cmp	r3, #0
 800769a:	f47f adff 	bne.w	800729c <_strtod_l+0x454>
 800769e:	2322      	movs	r3, #34	@ 0x22
 80076a0:	9a05      	ldr	r2, [sp, #20]
 80076a2:	6013      	str	r3, [r2, #0]
 80076a4:	e5fa      	b.n	800729c <_strtod_l+0x454>
 80076a6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80076aa:	d165      	bne.n	8007778 <_strtod_l+0x930>
 80076ac:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80076ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076b2:	b35a      	cbz	r2, 800770c <_strtod_l+0x8c4>
 80076b4:	4a9a      	ldr	r2, [pc, #616]	@ (8007920 <_strtod_l+0xad8>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d12b      	bne.n	8007712 <_strtod_l+0x8ca>
 80076ba:	9b08      	ldr	r3, [sp, #32]
 80076bc:	4651      	mov	r1, sl
 80076be:	b303      	cbz	r3, 8007702 <_strtod_l+0x8ba>
 80076c0:	465a      	mov	r2, fp
 80076c2:	4b96      	ldr	r3, [pc, #600]	@ (800791c <_strtod_l+0xad4>)
 80076c4:	4013      	ands	r3, r2
 80076c6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80076ca:	f04f 32ff 	mov.w	r2, #4294967295
 80076ce:	d81b      	bhi.n	8007708 <_strtod_l+0x8c0>
 80076d0:	0d1b      	lsrs	r3, r3, #20
 80076d2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80076d6:	fa02 f303 	lsl.w	r3, r2, r3
 80076da:	4299      	cmp	r1, r3
 80076dc:	d119      	bne.n	8007712 <_strtod_l+0x8ca>
 80076de:	4b91      	ldr	r3, [pc, #580]	@ (8007924 <_strtod_l+0xadc>)
 80076e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d102      	bne.n	80076ec <_strtod_l+0x8a4>
 80076e6:	3101      	adds	r1, #1
 80076e8:	f43f adcd 	beq.w	8007286 <_strtod_l+0x43e>
 80076ec:	f04f 0a00 	mov.w	sl, #0
 80076f0:	4b8a      	ldr	r3, [pc, #552]	@ (800791c <_strtod_l+0xad4>)
 80076f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076f4:	401a      	ands	r2, r3
 80076f6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80076fa:	9b08      	ldr	r3, [sp, #32]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1c1      	bne.n	8007684 <_strtod_l+0x83c>
 8007700:	e5cc      	b.n	800729c <_strtod_l+0x454>
 8007702:	f04f 33ff 	mov.w	r3, #4294967295
 8007706:	e7e8      	b.n	80076da <_strtod_l+0x892>
 8007708:	4613      	mov	r3, r2
 800770a:	e7e6      	b.n	80076da <_strtod_l+0x892>
 800770c:	ea53 030a 	orrs.w	r3, r3, sl
 8007710:	d0aa      	beq.n	8007668 <_strtod_l+0x820>
 8007712:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007714:	b1db      	cbz	r3, 800774e <_strtod_l+0x906>
 8007716:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007718:	4213      	tst	r3, r2
 800771a:	d0ee      	beq.n	80076fa <_strtod_l+0x8b2>
 800771c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800771e:	4650      	mov	r0, sl
 8007720:	4659      	mov	r1, fp
 8007722:	9a08      	ldr	r2, [sp, #32]
 8007724:	b1bb      	cbz	r3, 8007756 <_strtod_l+0x90e>
 8007726:	f7ff fb6d 	bl	8006e04 <sulp>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007732:	f7f8 fd1b 	bl	800016c <__adddf3>
 8007736:	4682      	mov	sl, r0
 8007738:	468b      	mov	fp, r1
 800773a:	e7de      	b.n	80076fa <_strtod_l+0x8b2>
 800773c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007740:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007744:	f04f 3aff 	mov.w	sl, #4294967295
 8007748:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800774c:	e7d5      	b.n	80076fa <_strtod_l+0x8b2>
 800774e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007750:	ea13 0f0a 	tst.w	r3, sl
 8007754:	e7e1      	b.n	800771a <_strtod_l+0x8d2>
 8007756:	f7ff fb55 	bl	8006e04 <sulp>
 800775a:	4602      	mov	r2, r0
 800775c:	460b      	mov	r3, r1
 800775e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007762:	f7f8 fd01 	bl	8000168 <__aeabi_dsub>
 8007766:	2200      	movs	r2, #0
 8007768:	2300      	movs	r3, #0
 800776a:	4682      	mov	sl, r0
 800776c:	468b      	mov	fp, r1
 800776e:	f7f9 f91b 	bl	80009a8 <__aeabi_dcmpeq>
 8007772:	2800      	cmp	r0, #0
 8007774:	d0c1      	beq.n	80076fa <_strtod_l+0x8b2>
 8007776:	e619      	b.n	80073ac <_strtod_l+0x564>
 8007778:	4641      	mov	r1, r8
 800777a:	4620      	mov	r0, r4
 800777c:	f7ff face 	bl	8006d1c <__ratio>
 8007780:	2200      	movs	r2, #0
 8007782:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007786:	4606      	mov	r6, r0
 8007788:	460f      	mov	r7, r1
 800778a:	f7f9 f921 	bl	80009d0 <__aeabi_dcmple>
 800778e:	2800      	cmp	r0, #0
 8007790:	d06d      	beq.n	800786e <_strtod_l+0xa26>
 8007792:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007794:	2b00      	cmp	r3, #0
 8007796:	d178      	bne.n	800788a <_strtod_l+0xa42>
 8007798:	f1ba 0f00 	cmp.w	sl, #0
 800779c:	d156      	bne.n	800784c <_strtod_l+0xa04>
 800779e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d158      	bne.n	800785a <_strtod_l+0xa12>
 80077a8:	2200      	movs	r2, #0
 80077aa:	4630      	mov	r0, r6
 80077ac:	4639      	mov	r1, r7
 80077ae:	4b5e      	ldr	r3, [pc, #376]	@ (8007928 <_strtod_l+0xae0>)
 80077b0:	f7f9 f904 	bl	80009bc <__aeabi_dcmplt>
 80077b4:	2800      	cmp	r0, #0
 80077b6:	d157      	bne.n	8007868 <_strtod_l+0xa20>
 80077b8:	4630      	mov	r0, r6
 80077ba:	4639      	mov	r1, r7
 80077bc:	2200      	movs	r2, #0
 80077be:	4b5b      	ldr	r3, [pc, #364]	@ (800792c <_strtod_l+0xae4>)
 80077c0:	f7f8 fe8a 	bl	80004d8 <__aeabi_dmul>
 80077c4:	4606      	mov	r6, r0
 80077c6:	460f      	mov	r7, r1
 80077c8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80077cc:	9606      	str	r6, [sp, #24]
 80077ce:	9307      	str	r3, [sp, #28]
 80077d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077d4:	4d51      	ldr	r5, [pc, #324]	@ (800791c <_strtod_l+0xad4>)
 80077d6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80077da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077dc:	401d      	ands	r5, r3
 80077de:	4b54      	ldr	r3, [pc, #336]	@ (8007930 <_strtod_l+0xae8>)
 80077e0:	429d      	cmp	r5, r3
 80077e2:	f040 80ab 	bne.w	800793c <_strtod_l+0xaf4>
 80077e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077e8:	4650      	mov	r0, sl
 80077ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80077ee:	4659      	mov	r1, fp
 80077f0:	f7ff f9d4 	bl	8006b9c <__ulp>
 80077f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077f8:	f7f8 fe6e 	bl	80004d8 <__aeabi_dmul>
 80077fc:	4652      	mov	r2, sl
 80077fe:	465b      	mov	r3, fp
 8007800:	f7f8 fcb4 	bl	800016c <__adddf3>
 8007804:	460b      	mov	r3, r1
 8007806:	4945      	ldr	r1, [pc, #276]	@ (800791c <_strtod_l+0xad4>)
 8007808:	4a4a      	ldr	r2, [pc, #296]	@ (8007934 <_strtod_l+0xaec>)
 800780a:	4019      	ands	r1, r3
 800780c:	4291      	cmp	r1, r2
 800780e:	4682      	mov	sl, r0
 8007810:	d942      	bls.n	8007898 <_strtod_l+0xa50>
 8007812:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007814:	4b43      	ldr	r3, [pc, #268]	@ (8007924 <_strtod_l+0xadc>)
 8007816:	429a      	cmp	r2, r3
 8007818:	d103      	bne.n	8007822 <_strtod_l+0x9da>
 800781a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800781c:	3301      	adds	r3, #1
 800781e:	f43f ad32 	beq.w	8007286 <_strtod_l+0x43e>
 8007822:	f04f 3aff 	mov.w	sl, #4294967295
 8007826:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8007924 <_strtod_l+0xadc>
 800782a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800782c:	9805      	ldr	r0, [sp, #20]
 800782e:	f7fe fe89 	bl	8006544 <_Bfree>
 8007832:	4649      	mov	r1, r9
 8007834:	9805      	ldr	r0, [sp, #20]
 8007836:	f7fe fe85 	bl	8006544 <_Bfree>
 800783a:	4641      	mov	r1, r8
 800783c:	9805      	ldr	r0, [sp, #20]
 800783e:	f7fe fe81 	bl	8006544 <_Bfree>
 8007842:	4621      	mov	r1, r4
 8007844:	9805      	ldr	r0, [sp, #20]
 8007846:	f7fe fe7d 	bl	8006544 <_Bfree>
 800784a:	e61c      	b.n	8007486 <_strtod_l+0x63e>
 800784c:	f1ba 0f01 	cmp.w	sl, #1
 8007850:	d103      	bne.n	800785a <_strtod_l+0xa12>
 8007852:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007854:	2b00      	cmp	r3, #0
 8007856:	f43f ada9 	beq.w	80073ac <_strtod_l+0x564>
 800785a:	2200      	movs	r2, #0
 800785c:	4b36      	ldr	r3, [pc, #216]	@ (8007938 <_strtod_l+0xaf0>)
 800785e:	2600      	movs	r6, #0
 8007860:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007864:	4f30      	ldr	r7, [pc, #192]	@ (8007928 <_strtod_l+0xae0>)
 8007866:	e7b3      	b.n	80077d0 <_strtod_l+0x988>
 8007868:	2600      	movs	r6, #0
 800786a:	4f30      	ldr	r7, [pc, #192]	@ (800792c <_strtod_l+0xae4>)
 800786c:	e7ac      	b.n	80077c8 <_strtod_l+0x980>
 800786e:	4630      	mov	r0, r6
 8007870:	4639      	mov	r1, r7
 8007872:	4b2e      	ldr	r3, [pc, #184]	@ (800792c <_strtod_l+0xae4>)
 8007874:	2200      	movs	r2, #0
 8007876:	f7f8 fe2f 	bl	80004d8 <__aeabi_dmul>
 800787a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800787c:	4606      	mov	r6, r0
 800787e:	460f      	mov	r7, r1
 8007880:	2b00      	cmp	r3, #0
 8007882:	d0a1      	beq.n	80077c8 <_strtod_l+0x980>
 8007884:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007888:	e7a2      	b.n	80077d0 <_strtod_l+0x988>
 800788a:	2200      	movs	r2, #0
 800788c:	4b26      	ldr	r3, [pc, #152]	@ (8007928 <_strtod_l+0xae0>)
 800788e:	4616      	mov	r6, r2
 8007890:	461f      	mov	r7, r3
 8007892:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007896:	e79b      	b.n	80077d0 <_strtod_l+0x988>
 8007898:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800789c:	9b08      	ldr	r3, [sp, #32]
 800789e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d1c1      	bne.n	800782a <_strtod_l+0x9e2>
 80078a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078aa:	0d1b      	lsrs	r3, r3, #20
 80078ac:	051b      	lsls	r3, r3, #20
 80078ae:	429d      	cmp	r5, r3
 80078b0:	d1bb      	bne.n	800782a <_strtod_l+0x9e2>
 80078b2:	4630      	mov	r0, r6
 80078b4:	4639      	mov	r1, r7
 80078b6:	f7f9 f957 	bl	8000b68 <__aeabi_d2lz>
 80078ba:	f7f8 fddf 	bl	800047c <__aeabi_l2d>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	4630      	mov	r0, r6
 80078c4:	4639      	mov	r1, r7
 80078c6:	f7f8 fc4f 	bl	8000168 <__aeabi_dsub>
 80078ca:	460b      	mov	r3, r1
 80078cc:	4602      	mov	r2, r0
 80078ce:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80078d2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80078d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078d8:	ea46 060a 	orr.w	r6, r6, sl
 80078dc:	431e      	orrs	r6, r3
 80078de:	d06a      	beq.n	80079b6 <_strtod_l+0xb6e>
 80078e0:	a309      	add	r3, pc, #36	@ (adr r3, 8007908 <_strtod_l+0xac0>)
 80078e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e6:	f7f9 f869 	bl	80009bc <__aeabi_dcmplt>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	f47f acd6 	bne.w	800729c <_strtod_l+0x454>
 80078f0:	a307      	add	r3, pc, #28	@ (adr r3, 8007910 <_strtod_l+0xac8>)
 80078f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078fa:	f7f9 f87d 	bl	80009f8 <__aeabi_dcmpgt>
 80078fe:	2800      	cmp	r0, #0
 8007900:	d093      	beq.n	800782a <_strtod_l+0x9e2>
 8007902:	e4cb      	b.n	800729c <_strtod_l+0x454>
 8007904:	f3af 8000 	nop.w
 8007908:	94a03595 	.word	0x94a03595
 800790c:	3fdfffff 	.word	0x3fdfffff
 8007910:	35afe535 	.word	0x35afe535
 8007914:	3fe00000 	.word	0x3fe00000
 8007918:	39500000 	.word	0x39500000
 800791c:	7ff00000 	.word	0x7ff00000
 8007920:	000fffff 	.word	0x000fffff
 8007924:	7fefffff 	.word	0x7fefffff
 8007928:	3ff00000 	.word	0x3ff00000
 800792c:	3fe00000 	.word	0x3fe00000
 8007930:	7fe00000 	.word	0x7fe00000
 8007934:	7c9fffff 	.word	0x7c9fffff
 8007938:	bff00000 	.word	0xbff00000
 800793c:	9b08      	ldr	r3, [sp, #32]
 800793e:	b323      	cbz	r3, 800798a <_strtod_l+0xb42>
 8007940:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007944:	d821      	bhi.n	800798a <_strtod_l+0xb42>
 8007946:	a328      	add	r3, pc, #160	@ (adr r3, 80079e8 <_strtod_l+0xba0>)
 8007948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800794c:	4630      	mov	r0, r6
 800794e:	4639      	mov	r1, r7
 8007950:	f7f9 f83e 	bl	80009d0 <__aeabi_dcmple>
 8007954:	b1a0      	cbz	r0, 8007980 <_strtod_l+0xb38>
 8007956:	4639      	mov	r1, r7
 8007958:	4630      	mov	r0, r6
 800795a:	f7f9 f895 	bl	8000a88 <__aeabi_d2uiz>
 800795e:	2801      	cmp	r0, #1
 8007960:	bf38      	it	cc
 8007962:	2001      	movcc	r0, #1
 8007964:	f7f8 fd3e 	bl	80003e4 <__aeabi_ui2d>
 8007968:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800796a:	4606      	mov	r6, r0
 800796c:	460f      	mov	r7, r1
 800796e:	b9fb      	cbnz	r3, 80079b0 <_strtod_l+0xb68>
 8007970:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007974:	9014      	str	r0, [sp, #80]	@ 0x50
 8007976:	9315      	str	r3, [sp, #84]	@ 0x54
 8007978:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800797c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007980:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007982:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007986:	1b5b      	subs	r3, r3, r5
 8007988:	9311      	str	r3, [sp, #68]	@ 0x44
 800798a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800798e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007992:	f7ff f903 	bl	8006b9c <__ulp>
 8007996:	4602      	mov	r2, r0
 8007998:	460b      	mov	r3, r1
 800799a:	4650      	mov	r0, sl
 800799c:	4659      	mov	r1, fp
 800799e:	f7f8 fd9b 	bl	80004d8 <__aeabi_dmul>
 80079a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80079a6:	f7f8 fbe1 	bl	800016c <__adddf3>
 80079aa:	4682      	mov	sl, r0
 80079ac:	468b      	mov	fp, r1
 80079ae:	e775      	b.n	800789c <_strtod_l+0xa54>
 80079b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80079b4:	e7e0      	b.n	8007978 <_strtod_l+0xb30>
 80079b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80079f0 <_strtod_l+0xba8>)
 80079b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079bc:	f7f8 fffe 	bl	80009bc <__aeabi_dcmplt>
 80079c0:	e79d      	b.n	80078fe <_strtod_l+0xab6>
 80079c2:	2300      	movs	r3, #0
 80079c4:	930e      	str	r3, [sp, #56]	@ 0x38
 80079c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079c8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80079ca:	6013      	str	r3, [r2, #0]
 80079cc:	f7ff ba79 	b.w	8006ec2 <_strtod_l+0x7a>
 80079d0:	2a65      	cmp	r2, #101	@ 0x65
 80079d2:	f43f ab72 	beq.w	80070ba <_strtod_l+0x272>
 80079d6:	2a45      	cmp	r2, #69	@ 0x45
 80079d8:	f43f ab6f 	beq.w	80070ba <_strtod_l+0x272>
 80079dc:	2301      	movs	r3, #1
 80079de:	f7ff bbaa 	b.w	8007136 <_strtod_l+0x2ee>
 80079e2:	bf00      	nop
 80079e4:	f3af 8000 	nop.w
 80079e8:	ffc00000 	.word	0xffc00000
 80079ec:	41dfffff 	.word	0x41dfffff
 80079f0:	94a03595 	.word	0x94a03595
 80079f4:	3fcfffff 	.word	0x3fcfffff

080079f8 <_strtod_r>:
 80079f8:	4b01      	ldr	r3, [pc, #4]	@ (8007a00 <_strtod_r+0x8>)
 80079fa:	f7ff ba25 	b.w	8006e48 <_strtod_l>
 80079fe:	bf00      	nop
 8007a00:	20000078 	.word	0x20000078

08007a04 <_strtol_l.isra.0>:
 8007a04:	2b24      	cmp	r3, #36	@ 0x24
 8007a06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a0a:	4686      	mov	lr, r0
 8007a0c:	4690      	mov	r8, r2
 8007a0e:	d801      	bhi.n	8007a14 <_strtol_l.isra.0+0x10>
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d106      	bne.n	8007a22 <_strtol_l.isra.0+0x1e>
 8007a14:	f7fd fdac 	bl	8005570 <__errno>
 8007a18:	2316      	movs	r3, #22
 8007a1a:	6003      	str	r3, [r0, #0]
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a22:	460d      	mov	r5, r1
 8007a24:	4833      	ldr	r0, [pc, #204]	@ (8007af4 <_strtol_l.isra.0+0xf0>)
 8007a26:	462a      	mov	r2, r5
 8007a28:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a2c:	5d06      	ldrb	r6, [r0, r4]
 8007a2e:	f016 0608 	ands.w	r6, r6, #8
 8007a32:	d1f8      	bne.n	8007a26 <_strtol_l.isra.0+0x22>
 8007a34:	2c2d      	cmp	r4, #45	@ 0x2d
 8007a36:	d110      	bne.n	8007a5a <_strtol_l.isra.0+0x56>
 8007a38:	2601      	movs	r6, #1
 8007a3a:	782c      	ldrb	r4, [r5, #0]
 8007a3c:	1c95      	adds	r5, r2, #2
 8007a3e:	f033 0210 	bics.w	r2, r3, #16
 8007a42:	d115      	bne.n	8007a70 <_strtol_l.isra.0+0x6c>
 8007a44:	2c30      	cmp	r4, #48	@ 0x30
 8007a46:	d10d      	bne.n	8007a64 <_strtol_l.isra.0+0x60>
 8007a48:	782a      	ldrb	r2, [r5, #0]
 8007a4a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007a4e:	2a58      	cmp	r2, #88	@ 0x58
 8007a50:	d108      	bne.n	8007a64 <_strtol_l.isra.0+0x60>
 8007a52:	786c      	ldrb	r4, [r5, #1]
 8007a54:	3502      	adds	r5, #2
 8007a56:	2310      	movs	r3, #16
 8007a58:	e00a      	b.n	8007a70 <_strtol_l.isra.0+0x6c>
 8007a5a:	2c2b      	cmp	r4, #43	@ 0x2b
 8007a5c:	bf04      	itt	eq
 8007a5e:	782c      	ldrbeq	r4, [r5, #0]
 8007a60:	1c95      	addeq	r5, r2, #2
 8007a62:	e7ec      	b.n	8007a3e <_strtol_l.isra.0+0x3a>
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1f6      	bne.n	8007a56 <_strtol_l.isra.0+0x52>
 8007a68:	2c30      	cmp	r4, #48	@ 0x30
 8007a6a:	bf14      	ite	ne
 8007a6c:	230a      	movne	r3, #10
 8007a6e:	2308      	moveq	r3, #8
 8007a70:	2200      	movs	r2, #0
 8007a72:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007a76:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007a7a:	fbbc f9f3 	udiv	r9, ip, r3
 8007a7e:	4610      	mov	r0, r2
 8007a80:	fb03 ca19 	mls	sl, r3, r9, ip
 8007a84:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007a88:	2f09      	cmp	r7, #9
 8007a8a:	d80f      	bhi.n	8007aac <_strtol_l.isra.0+0xa8>
 8007a8c:	463c      	mov	r4, r7
 8007a8e:	42a3      	cmp	r3, r4
 8007a90:	dd1b      	ble.n	8007aca <_strtol_l.isra.0+0xc6>
 8007a92:	1c57      	adds	r7, r2, #1
 8007a94:	d007      	beq.n	8007aa6 <_strtol_l.isra.0+0xa2>
 8007a96:	4581      	cmp	r9, r0
 8007a98:	d314      	bcc.n	8007ac4 <_strtol_l.isra.0+0xc0>
 8007a9a:	d101      	bne.n	8007aa0 <_strtol_l.isra.0+0x9c>
 8007a9c:	45a2      	cmp	sl, r4
 8007a9e:	db11      	blt.n	8007ac4 <_strtol_l.isra.0+0xc0>
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	fb00 4003 	mla	r0, r0, r3, r4
 8007aa6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007aaa:	e7eb      	b.n	8007a84 <_strtol_l.isra.0+0x80>
 8007aac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007ab0:	2f19      	cmp	r7, #25
 8007ab2:	d801      	bhi.n	8007ab8 <_strtol_l.isra.0+0xb4>
 8007ab4:	3c37      	subs	r4, #55	@ 0x37
 8007ab6:	e7ea      	b.n	8007a8e <_strtol_l.isra.0+0x8a>
 8007ab8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007abc:	2f19      	cmp	r7, #25
 8007abe:	d804      	bhi.n	8007aca <_strtol_l.isra.0+0xc6>
 8007ac0:	3c57      	subs	r4, #87	@ 0x57
 8007ac2:	e7e4      	b.n	8007a8e <_strtol_l.isra.0+0x8a>
 8007ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac8:	e7ed      	b.n	8007aa6 <_strtol_l.isra.0+0xa2>
 8007aca:	1c53      	adds	r3, r2, #1
 8007acc:	d108      	bne.n	8007ae0 <_strtol_l.isra.0+0xdc>
 8007ace:	2322      	movs	r3, #34	@ 0x22
 8007ad0:	4660      	mov	r0, ip
 8007ad2:	f8ce 3000 	str.w	r3, [lr]
 8007ad6:	f1b8 0f00 	cmp.w	r8, #0
 8007ada:	d0a0      	beq.n	8007a1e <_strtol_l.isra.0+0x1a>
 8007adc:	1e69      	subs	r1, r5, #1
 8007ade:	e006      	b.n	8007aee <_strtol_l.isra.0+0xea>
 8007ae0:	b106      	cbz	r6, 8007ae4 <_strtol_l.isra.0+0xe0>
 8007ae2:	4240      	negs	r0, r0
 8007ae4:	f1b8 0f00 	cmp.w	r8, #0
 8007ae8:	d099      	beq.n	8007a1e <_strtol_l.isra.0+0x1a>
 8007aea:	2a00      	cmp	r2, #0
 8007aec:	d1f6      	bne.n	8007adc <_strtol_l.isra.0+0xd8>
 8007aee:	f8c8 1000 	str.w	r1, [r8]
 8007af2:	e794      	b.n	8007a1e <_strtol_l.isra.0+0x1a>
 8007af4:	08008fe1 	.word	0x08008fe1

08007af8 <_strtol_r>:
 8007af8:	f7ff bf84 	b.w	8007a04 <_strtol_l.isra.0>

08007afc <__ssputs_r>:
 8007afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b00:	461f      	mov	r7, r3
 8007b02:	688e      	ldr	r6, [r1, #8]
 8007b04:	4682      	mov	sl, r0
 8007b06:	42be      	cmp	r6, r7
 8007b08:	460c      	mov	r4, r1
 8007b0a:	4690      	mov	r8, r2
 8007b0c:	680b      	ldr	r3, [r1, #0]
 8007b0e:	d82d      	bhi.n	8007b6c <__ssputs_r+0x70>
 8007b10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007b18:	d026      	beq.n	8007b68 <__ssputs_r+0x6c>
 8007b1a:	6965      	ldr	r5, [r4, #20]
 8007b1c:	6909      	ldr	r1, [r1, #16]
 8007b1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b22:	eba3 0901 	sub.w	r9, r3, r1
 8007b26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b2a:	1c7b      	adds	r3, r7, #1
 8007b2c:	444b      	add	r3, r9
 8007b2e:	106d      	asrs	r5, r5, #1
 8007b30:	429d      	cmp	r5, r3
 8007b32:	bf38      	it	cc
 8007b34:	461d      	movcc	r5, r3
 8007b36:	0553      	lsls	r3, r2, #21
 8007b38:	d527      	bpl.n	8007b8a <__ssputs_r+0x8e>
 8007b3a:	4629      	mov	r1, r5
 8007b3c:	f7fe fc36 	bl	80063ac <_malloc_r>
 8007b40:	4606      	mov	r6, r0
 8007b42:	b360      	cbz	r0, 8007b9e <__ssputs_r+0xa2>
 8007b44:	464a      	mov	r2, r9
 8007b46:	6921      	ldr	r1, [r4, #16]
 8007b48:	f7fd fd4d 	bl	80055e6 <memcpy>
 8007b4c:	89a3      	ldrh	r3, [r4, #12]
 8007b4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b56:	81a3      	strh	r3, [r4, #12]
 8007b58:	6126      	str	r6, [r4, #16]
 8007b5a:	444e      	add	r6, r9
 8007b5c:	6026      	str	r6, [r4, #0]
 8007b5e:	463e      	mov	r6, r7
 8007b60:	6165      	str	r5, [r4, #20]
 8007b62:	eba5 0509 	sub.w	r5, r5, r9
 8007b66:	60a5      	str	r5, [r4, #8]
 8007b68:	42be      	cmp	r6, r7
 8007b6a:	d900      	bls.n	8007b6e <__ssputs_r+0x72>
 8007b6c:	463e      	mov	r6, r7
 8007b6e:	4632      	mov	r2, r6
 8007b70:	4641      	mov	r1, r8
 8007b72:	6820      	ldr	r0, [r4, #0]
 8007b74:	f000 f9c2 	bl	8007efc <memmove>
 8007b78:	2000      	movs	r0, #0
 8007b7a:	68a3      	ldr	r3, [r4, #8]
 8007b7c:	1b9b      	subs	r3, r3, r6
 8007b7e:	60a3      	str	r3, [r4, #8]
 8007b80:	6823      	ldr	r3, [r4, #0]
 8007b82:	4433      	add	r3, r6
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b8a:	462a      	mov	r2, r5
 8007b8c:	f000 fd75 	bl	800867a <_realloc_r>
 8007b90:	4606      	mov	r6, r0
 8007b92:	2800      	cmp	r0, #0
 8007b94:	d1e0      	bne.n	8007b58 <__ssputs_r+0x5c>
 8007b96:	4650      	mov	r0, sl
 8007b98:	6921      	ldr	r1, [r4, #16]
 8007b9a:	f7fe fb95 	bl	80062c8 <_free_r>
 8007b9e:	230c      	movs	r3, #12
 8007ba0:	f8ca 3000 	str.w	r3, [sl]
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8007baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bae:	81a3      	strh	r3, [r4, #12]
 8007bb0:	e7e9      	b.n	8007b86 <__ssputs_r+0x8a>
	...

08007bb4 <_svfiprintf_r>:
 8007bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bb8:	4698      	mov	r8, r3
 8007bba:	898b      	ldrh	r3, [r1, #12]
 8007bbc:	4607      	mov	r7, r0
 8007bbe:	061b      	lsls	r3, r3, #24
 8007bc0:	460d      	mov	r5, r1
 8007bc2:	4614      	mov	r4, r2
 8007bc4:	b09d      	sub	sp, #116	@ 0x74
 8007bc6:	d510      	bpl.n	8007bea <_svfiprintf_r+0x36>
 8007bc8:	690b      	ldr	r3, [r1, #16]
 8007bca:	b973      	cbnz	r3, 8007bea <_svfiprintf_r+0x36>
 8007bcc:	2140      	movs	r1, #64	@ 0x40
 8007bce:	f7fe fbed 	bl	80063ac <_malloc_r>
 8007bd2:	6028      	str	r0, [r5, #0]
 8007bd4:	6128      	str	r0, [r5, #16]
 8007bd6:	b930      	cbnz	r0, 8007be6 <_svfiprintf_r+0x32>
 8007bd8:	230c      	movs	r3, #12
 8007bda:	603b      	str	r3, [r7, #0]
 8007bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8007be0:	b01d      	add	sp, #116	@ 0x74
 8007be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be6:	2340      	movs	r3, #64	@ 0x40
 8007be8:	616b      	str	r3, [r5, #20]
 8007bea:	2300      	movs	r3, #0
 8007bec:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bee:	2320      	movs	r3, #32
 8007bf0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007bf4:	2330      	movs	r3, #48	@ 0x30
 8007bf6:	f04f 0901 	mov.w	r9, #1
 8007bfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bfe:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007d98 <_svfiprintf_r+0x1e4>
 8007c02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c06:	4623      	mov	r3, r4
 8007c08:	469a      	mov	sl, r3
 8007c0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c0e:	b10a      	cbz	r2, 8007c14 <_svfiprintf_r+0x60>
 8007c10:	2a25      	cmp	r2, #37	@ 0x25
 8007c12:	d1f9      	bne.n	8007c08 <_svfiprintf_r+0x54>
 8007c14:	ebba 0b04 	subs.w	fp, sl, r4
 8007c18:	d00b      	beq.n	8007c32 <_svfiprintf_r+0x7e>
 8007c1a:	465b      	mov	r3, fp
 8007c1c:	4622      	mov	r2, r4
 8007c1e:	4629      	mov	r1, r5
 8007c20:	4638      	mov	r0, r7
 8007c22:	f7ff ff6b 	bl	8007afc <__ssputs_r>
 8007c26:	3001      	adds	r0, #1
 8007c28:	f000 80a7 	beq.w	8007d7a <_svfiprintf_r+0x1c6>
 8007c2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c2e:	445a      	add	r2, fp
 8007c30:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c32:	f89a 3000 	ldrb.w	r3, [sl]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f000 809f 	beq.w	8007d7a <_svfiprintf_r+0x1c6>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c46:	f10a 0a01 	add.w	sl, sl, #1
 8007c4a:	9304      	str	r3, [sp, #16]
 8007c4c:	9307      	str	r3, [sp, #28]
 8007c4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c52:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c54:	4654      	mov	r4, sl
 8007c56:	2205      	movs	r2, #5
 8007c58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c5c:	484e      	ldr	r0, [pc, #312]	@ (8007d98 <_svfiprintf_r+0x1e4>)
 8007c5e:	f7fd fcb4 	bl	80055ca <memchr>
 8007c62:	9a04      	ldr	r2, [sp, #16]
 8007c64:	b9d8      	cbnz	r0, 8007c9e <_svfiprintf_r+0xea>
 8007c66:	06d0      	lsls	r0, r2, #27
 8007c68:	bf44      	itt	mi
 8007c6a:	2320      	movmi	r3, #32
 8007c6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c70:	0711      	lsls	r1, r2, #28
 8007c72:	bf44      	itt	mi
 8007c74:	232b      	movmi	r3, #43	@ 0x2b
 8007c76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c7a:	f89a 3000 	ldrb.w	r3, [sl]
 8007c7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c80:	d015      	beq.n	8007cae <_svfiprintf_r+0xfa>
 8007c82:	4654      	mov	r4, sl
 8007c84:	2000      	movs	r0, #0
 8007c86:	f04f 0c0a 	mov.w	ip, #10
 8007c8a:	9a07      	ldr	r2, [sp, #28]
 8007c8c:	4621      	mov	r1, r4
 8007c8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c92:	3b30      	subs	r3, #48	@ 0x30
 8007c94:	2b09      	cmp	r3, #9
 8007c96:	d94b      	bls.n	8007d30 <_svfiprintf_r+0x17c>
 8007c98:	b1b0      	cbz	r0, 8007cc8 <_svfiprintf_r+0x114>
 8007c9a:	9207      	str	r2, [sp, #28]
 8007c9c:	e014      	b.n	8007cc8 <_svfiprintf_r+0x114>
 8007c9e:	eba0 0308 	sub.w	r3, r0, r8
 8007ca2:	fa09 f303 	lsl.w	r3, r9, r3
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	46a2      	mov	sl, r4
 8007caa:	9304      	str	r3, [sp, #16]
 8007cac:	e7d2      	b.n	8007c54 <_svfiprintf_r+0xa0>
 8007cae:	9b03      	ldr	r3, [sp, #12]
 8007cb0:	1d19      	adds	r1, r3, #4
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	9103      	str	r1, [sp, #12]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	bfbb      	ittet	lt
 8007cba:	425b      	neglt	r3, r3
 8007cbc:	f042 0202 	orrlt.w	r2, r2, #2
 8007cc0:	9307      	strge	r3, [sp, #28]
 8007cc2:	9307      	strlt	r3, [sp, #28]
 8007cc4:	bfb8      	it	lt
 8007cc6:	9204      	strlt	r2, [sp, #16]
 8007cc8:	7823      	ldrb	r3, [r4, #0]
 8007cca:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ccc:	d10a      	bne.n	8007ce4 <_svfiprintf_r+0x130>
 8007cce:	7863      	ldrb	r3, [r4, #1]
 8007cd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cd2:	d132      	bne.n	8007d3a <_svfiprintf_r+0x186>
 8007cd4:	9b03      	ldr	r3, [sp, #12]
 8007cd6:	3402      	adds	r4, #2
 8007cd8:	1d1a      	adds	r2, r3, #4
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	9203      	str	r2, [sp, #12]
 8007cde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ce2:	9305      	str	r3, [sp, #20]
 8007ce4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007d9c <_svfiprintf_r+0x1e8>
 8007ce8:	2203      	movs	r2, #3
 8007cea:	4650      	mov	r0, sl
 8007cec:	7821      	ldrb	r1, [r4, #0]
 8007cee:	f7fd fc6c 	bl	80055ca <memchr>
 8007cf2:	b138      	cbz	r0, 8007d04 <_svfiprintf_r+0x150>
 8007cf4:	2240      	movs	r2, #64	@ 0x40
 8007cf6:	9b04      	ldr	r3, [sp, #16]
 8007cf8:	eba0 000a 	sub.w	r0, r0, sl
 8007cfc:	4082      	lsls	r2, r0
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	3401      	adds	r4, #1
 8007d02:	9304      	str	r3, [sp, #16]
 8007d04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d08:	2206      	movs	r2, #6
 8007d0a:	4825      	ldr	r0, [pc, #148]	@ (8007da0 <_svfiprintf_r+0x1ec>)
 8007d0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d10:	f7fd fc5b 	bl	80055ca <memchr>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d036      	beq.n	8007d86 <_svfiprintf_r+0x1d2>
 8007d18:	4b22      	ldr	r3, [pc, #136]	@ (8007da4 <_svfiprintf_r+0x1f0>)
 8007d1a:	bb1b      	cbnz	r3, 8007d64 <_svfiprintf_r+0x1b0>
 8007d1c:	9b03      	ldr	r3, [sp, #12]
 8007d1e:	3307      	adds	r3, #7
 8007d20:	f023 0307 	bic.w	r3, r3, #7
 8007d24:	3308      	adds	r3, #8
 8007d26:	9303      	str	r3, [sp, #12]
 8007d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d2a:	4433      	add	r3, r6
 8007d2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d2e:	e76a      	b.n	8007c06 <_svfiprintf_r+0x52>
 8007d30:	460c      	mov	r4, r1
 8007d32:	2001      	movs	r0, #1
 8007d34:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d38:	e7a8      	b.n	8007c8c <_svfiprintf_r+0xd8>
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	f04f 0c0a 	mov.w	ip, #10
 8007d40:	4619      	mov	r1, r3
 8007d42:	3401      	adds	r4, #1
 8007d44:	9305      	str	r3, [sp, #20]
 8007d46:	4620      	mov	r0, r4
 8007d48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d4c:	3a30      	subs	r2, #48	@ 0x30
 8007d4e:	2a09      	cmp	r2, #9
 8007d50:	d903      	bls.n	8007d5a <_svfiprintf_r+0x1a6>
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d0c6      	beq.n	8007ce4 <_svfiprintf_r+0x130>
 8007d56:	9105      	str	r1, [sp, #20]
 8007d58:	e7c4      	b.n	8007ce4 <_svfiprintf_r+0x130>
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d62:	e7f0      	b.n	8007d46 <_svfiprintf_r+0x192>
 8007d64:	ab03      	add	r3, sp, #12
 8007d66:	9300      	str	r3, [sp, #0]
 8007d68:	462a      	mov	r2, r5
 8007d6a:	4638      	mov	r0, r7
 8007d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8007da8 <_svfiprintf_r+0x1f4>)
 8007d6e:	a904      	add	r1, sp, #16
 8007d70:	f7fc fcbe 	bl	80046f0 <_printf_float>
 8007d74:	1c42      	adds	r2, r0, #1
 8007d76:	4606      	mov	r6, r0
 8007d78:	d1d6      	bne.n	8007d28 <_svfiprintf_r+0x174>
 8007d7a:	89ab      	ldrh	r3, [r5, #12]
 8007d7c:	065b      	lsls	r3, r3, #25
 8007d7e:	f53f af2d 	bmi.w	8007bdc <_svfiprintf_r+0x28>
 8007d82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d84:	e72c      	b.n	8007be0 <_svfiprintf_r+0x2c>
 8007d86:	ab03      	add	r3, sp, #12
 8007d88:	9300      	str	r3, [sp, #0]
 8007d8a:	462a      	mov	r2, r5
 8007d8c:	4638      	mov	r0, r7
 8007d8e:	4b06      	ldr	r3, [pc, #24]	@ (8007da8 <_svfiprintf_r+0x1f4>)
 8007d90:	a904      	add	r1, sp, #16
 8007d92:	f7fc ff4b 	bl	8004c2c <_printf_i>
 8007d96:	e7ed      	b.n	8007d74 <_svfiprintf_r+0x1c0>
 8007d98:	08008ddf 	.word	0x08008ddf
 8007d9c:	08008de5 	.word	0x08008de5
 8007da0:	08008de9 	.word	0x08008de9
 8007da4:	080046f1 	.word	0x080046f1
 8007da8:	08007afd 	.word	0x08007afd

08007dac <__sflush_r>:
 8007dac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007db2:	0716      	lsls	r6, r2, #28
 8007db4:	4605      	mov	r5, r0
 8007db6:	460c      	mov	r4, r1
 8007db8:	d454      	bmi.n	8007e64 <__sflush_r+0xb8>
 8007dba:	684b      	ldr	r3, [r1, #4]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	dc02      	bgt.n	8007dc6 <__sflush_r+0x1a>
 8007dc0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	dd48      	ble.n	8007e58 <__sflush_r+0xac>
 8007dc6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007dc8:	2e00      	cmp	r6, #0
 8007dca:	d045      	beq.n	8007e58 <__sflush_r+0xac>
 8007dcc:	2300      	movs	r3, #0
 8007dce:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007dd2:	682f      	ldr	r7, [r5, #0]
 8007dd4:	6a21      	ldr	r1, [r4, #32]
 8007dd6:	602b      	str	r3, [r5, #0]
 8007dd8:	d030      	beq.n	8007e3c <__sflush_r+0x90>
 8007dda:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ddc:	89a3      	ldrh	r3, [r4, #12]
 8007dde:	0759      	lsls	r1, r3, #29
 8007de0:	d505      	bpl.n	8007dee <__sflush_r+0x42>
 8007de2:	6863      	ldr	r3, [r4, #4]
 8007de4:	1ad2      	subs	r2, r2, r3
 8007de6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007de8:	b10b      	cbz	r3, 8007dee <__sflush_r+0x42>
 8007dea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007dec:	1ad2      	subs	r2, r2, r3
 8007dee:	2300      	movs	r3, #0
 8007df0:	4628      	mov	r0, r5
 8007df2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007df4:	6a21      	ldr	r1, [r4, #32]
 8007df6:	47b0      	blx	r6
 8007df8:	1c43      	adds	r3, r0, #1
 8007dfa:	89a3      	ldrh	r3, [r4, #12]
 8007dfc:	d106      	bne.n	8007e0c <__sflush_r+0x60>
 8007dfe:	6829      	ldr	r1, [r5, #0]
 8007e00:	291d      	cmp	r1, #29
 8007e02:	d82b      	bhi.n	8007e5c <__sflush_r+0xb0>
 8007e04:	4a28      	ldr	r2, [pc, #160]	@ (8007ea8 <__sflush_r+0xfc>)
 8007e06:	40ca      	lsrs	r2, r1
 8007e08:	07d6      	lsls	r6, r2, #31
 8007e0a:	d527      	bpl.n	8007e5c <__sflush_r+0xb0>
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	6062      	str	r2, [r4, #4]
 8007e10:	6922      	ldr	r2, [r4, #16]
 8007e12:	04d9      	lsls	r1, r3, #19
 8007e14:	6022      	str	r2, [r4, #0]
 8007e16:	d504      	bpl.n	8007e22 <__sflush_r+0x76>
 8007e18:	1c42      	adds	r2, r0, #1
 8007e1a:	d101      	bne.n	8007e20 <__sflush_r+0x74>
 8007e1c:	682b      	ldr	r3, [r5, #0]
 8007e1e:	b903      	cbnz	r3, 8007e22 <__sflush_r+0x76>
 8007e20:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e22:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e24:	602f      	str	r7, [r5, #0]
 8007e26:	b1b9      	cbz	r1, 8007e58 <__sflush_r+0xac>
 8007e28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e2c:	4299      	cmp	r1, r3
 8007e2e:	d002      	beq.n	8007e36 <__sflush_r+0x8a>
 8007e30:	4628      	mov	r0, r5
 8007e32:	f7fe fa49 	bl	80062c8 <_free_r>
 8007e36:	2300      	movs	r3, #0
 8007e38:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e3a:	e00d      	b.n	8007e58 <__sflush_r+0xac>
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	4628      	mov	r0, r5
 8007e40:	47b0      	blx	r6
 8007e42:	4602      	mov	r2, r0
 8007e44:	1c50      	adds	r0, r2, #1
 8007e46:	d1c9      	bne.n	8007ddc <__sflush_r+0x30>
 8007e48:	682b      	ldr	r3, [r5, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d0c6      	beq.n	8007ddc <__sflush_r+0x30>
 8007e4e:	2b1d      	cmp	r3, #29
 8007e50:	d001      	beq.n	8007e56 <__sflush_r+0xaa>
 8007e52:	2b16      	cmp	r3, #22
 8007e54:	d11d      	bne.n	8007e92 <__sflush_r+0xe6>
 8007e56:	602f      	str	r7, [r5, #0]
 8007e58:	2000      	movs	r0, #0
 8007e5a:	e021      	b.n	8007ea0 <__sflush_r+0xf4>
 8007e5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e60:	b21b      	sxth	r3, r3
 8007e62:	e01a      	b.n	8007e9a <__sflush_r+0xee>
 8007e64:	690f      	ldr	r7, [r1, #16]
 8007e66:	2f00      	cmp	r7, #0
 8007e68:	d0f6      	beq.n	8007e58 <__sflush_r+0xac>
 8007e6a:	0793      	lsls	r3, r2, #30
 8007e6c:	bf18      	it	ne
 8007e6e:	2300      	movne	r3, #0
 8007e70:	680e      	ldr	r6, [r1, #0]
 8007e72:	bf08      	it	eq
 8007e74:	694b      	ldreq	r3, [r1, #20]
 8007e76:	1bf6      	subs	r6, r6, r7
 8007e78:	600f      	str	r7, [r1, #0]
 8007e7a:	608b      	str	r3, [r1, #8]
 8007e7c:	2e00      	cmp	r6, #0
 8007e7e:	ddeb      	ble.n	8007e58 <__sflush_r+0xac>
 8007e80:	4633      	mov	r3, r6
 8007e82:	463a      	mov	r2, r7
 8007e84:	4628      	mov	r0, r5
 8007e86:	6a21      	ldr	r1, [r4, #32]
 8007e88:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007e8c:	47e0      	blx	ip
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	dc07      	bgt.n	8007ea2 <__sflush_r+0xf6>
 8007e92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9e:	81a3      	strh	r3, [r4, #12]
 8007ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ea2:	4407      	add	r7, r0
 8007ea4:	1a36      	subs	r6, r6, r0
 8007ea6:	e7e9      	b.n	8007e7c <__sflush_r+0xd0>
 8007ea8:	20400001 	.word	0x20400001

08007eac <_fflush_r>:
 8007eac:	b538      	push	{r3, r4, r5, lr}
 8007eae:	690b      	ldr	r3, [r1, #16]
 8007eb0:	4605      	mov	r5, r0
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	b913      	cbnz	r3, 8007ebc <_fflush_r+0x10>
 8007eb6:	2500      	movs	r5, #0
 8007eb8:	4628      	mov	r0, r5
 8007eba:	bd38      	pop	{r3, r4, r5, pc}
 8007ebc:	b118      	cbz	r0, 8007ec6 <_fflush_r+0x1a>
 8007ebe:	6a03      	ldr	r3, [r0, #32]
 8007ec0:	b90b      	cbnz	r3, 8007ec6 <_fflush_r+0x1a>
 8007ec2:	f7fd fa67 	bl	8005394 <__sinit>
 8007ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d0f3      	beq.n	8007eb6 <_fflush_r+0xa>
 8007ece:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007ed0:	07d0      	lsls	r0, r2, #31
 8007ed2:	d404      	bmi.n	8007ede <_fflush_r+0x32>
 8007ed4:	0599      	lsls	r1, r3, #22
 8007ed6:	d402      	bmi.n	8007ede <_fflush_r+0x32>
 8007ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007eda:	f7fd fb74 	bl	80055c6 <__retarget_lock_acquire_recursive>
 8007ede:	4628      	mov	r0, r5
 8007ee0:	4621      	mov	r1, r4
 8007ee2:	f7ff ff63 	bl	8007dac <__sflush_r>
 8007ee6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ee8:	4605      	mov	r5, r0
 8007eea:	07da      	lsls	r2, r3, #31
 8007eec:	d4e4      	bmi.n	8007eb8 <_fflush_r+0xc>
 8007eee:	89a3      	ldrh	r3, [r4, #12]
 8007ef0:	059b      	lsls	r3, r3, #22
 8007ef2:	d4e1      	bmi.n	8007eb8 <_fflush_r+0xc>
 8007ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ef6:	f7fd fb67 	bl	80055c8 <__retarget_lock_release_recursive>
 8007efa:	e7dd      	b.n	8007eb8 <_fflush_r+0xc>

08007efc <memmove>:
 8007efc:	4288      	cmp	r0, r1
 8007efe:	b510      	push	{r4, lr}
 8007f00:	eb01 0402 	add.w	r4, r1, r2
 8007f04:	d902      	bls.n	8007f0c <memmove+0x10>
 8007f06:	4284      	cmp	r4, r0
 8007f08:	4623      	mov	r3, r4
 8007f0a:	d807      	bhi.n	8007f1c <memmove+0x20>
 8007f0c:	1e43      	subs	r3, r0, #1
 8007f0e:	42a1      	cmp	r1, r4
 8007f10:	d008      	beq.n	8007f24 <memmove+0x28>
 8007f12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f1a:	e7f8      	b.n	8007f0e <memmove+0x12>
 8007f1c:	4601      	mov	r1, r0
 8007f1e:	4402      	add	r2, r0
 8007f20:	428a      	cmp	r2, r1
 8007f22:	d100      	bne.n	8007f26 <memmove+0x2a>
 8007f24:	bd10      	pop	{r4, pc}
 8007f26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f2e:	e7f7      	b.n	8007f20 <memmove+0x24>

08007f30 <strncmp>:
 8007f30:	b510      	push	{r4, lr}
 8007f32:	b16a      	cbz	r2, 8007f50 <strncmp+0x20>
 8007f34:	3901      	subs	r1, #1
 8007f36:	1884      	adds	r4, r0, r2
 8007f38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f3c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d103      	bne.n	8007f4c <strncmp+0x1c>
 8007f44:	42a0      	cmp	r0, r4
 8007f46:	d001      	beq.n	8007f4c <strncmp+0x1c>
 8007f48:	2a00      	cmp	r2, #0
 8007f4a:	d1f5      	bne.n	8007f38 <strncmp+0x8>
 8007f4c:	1ad0      	subs	r0, r2, r3
 8007f4e:	bd10      	pop	{r4, pc}
 8007f50:	4610      	mov	r0, r2
 8007f52:	e7fc      	b.n	8007f4e <strncmp+0x1e>

08007f54 <_sbrk_r>:
 8007f54:	b538      	push	{r3, r4, r5, lr}
 8007f56:	2300      	movs	r3, #0
 8007f58:	4d05      	ldr	r5, [pc, #20]	@ (8007f70 <_sbrk_r+0x1c>)
 8007f5a:	4604      	mov	r4, r0
 8007f5c:	4608      	mov	r0, r1
 8007f5e:	602b      	str	r3, [r5, #0]
 8007f60:	f7f9 fabe 	bl	80014e0 <_sbrk>
 8007f64:	1c43      	adds	r3, r0, #1
 8007f66:	d102      	bne.n	8007f6e <_sbrk_r+0x1a>
 8007f68:	682b      	ldr	r3, [r5, #0]
 8007f6a:	b103      	cbz	r3, 8007f6e <_sbrk_r+0x1a>
 8007f6c:	6023      	str	r3, [r4, #0]
 8007f6e:	bd38      	pop	{r3, r4, r5, pc}
 8007f70:	200004f0 	.word	0x200004f0

08007f74 <nan>:
 8007f74:	2000      	movs	r0, #0
 8007f76:	4901      	ldr	r1, [pc, #4]	@ (8007f7c <nan+0x8>)
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	7ff80000 	.word	0x7ff80000

08007f80 <__assert_func>:
 8007f80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f82:	4614      	mov	r4, r2
 8007f84:	461a      	mov	r2, r3
 8007f86:	4b09      	ldr	r3, [pc, #36]	@ (8007fac <__assert_func+0x2c>)
 8007f88:	4605      	mov	r5, r0
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	68d8      	ldr	r0, [r3, #12]
 8007f8e:	b14c      	cbz	r4, 8007fa4 <__assert_func+0x24>
 8007f90:	4b07      	ldr	r3, [pc, #28]	@ (8007fb0 <__assert_func+0x30>)
 8007f92:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f96:	9100      	str	r1, [sp, #0]
 8007f98:	462b      	mov	r3, r5
 8007f9a:	4906      	ldr	r1, [pc, #24]	@ (8007fb4 <__assert_func+0x34>)
 8007f9c:	f000 fba8 	bl	80086f0 <fiprintf>
 8007fa0:	f000 fbb8 	bl	8008714 <abort>
 8007fa4:	4b04      	ldr	r3, [pc, #16]	@ (8007fb8 <__assert_func+0x38>)
 8007fa6:	461c      	mov	r4, r3
 8007fa8:	e7f3      	b.n	8007f92 <__assert_func+0x12>
 8007faa:	bf00      	nop
 8007fac:	20000028 	.word	0x20000028
 8007fb0:	08008df8 	.word	0x08008df8
 8007fb4:	08008e05 	.word	0x08008e05
 8007fb8:	08008e33 	.word	0x08008e33

08007fbc <_calloc_r>:
 8007fbc:	b570      	push	{r4, r5, r6, lr}
 8007fbe:	fba1 5402 	umull	r5, r4, r1, r2
 8007fc2:	b934      	cbnz	r4, 8007fd2 <_calloc_r+0x16>
 8007fc4:	4629      	mov	r1, r5
 8007fc6:	f7fe f9f1 	bl	80063ac <_malloc_r>
 8007fca:	4606      	mov	r6, r0
 8007fcc:	b928      	cbnz	r0, 8007fda <_calloc_r+0x1e>
 8007fce:	4630      	mov	r0, r6
 8007fd0:	bd70      	pop	{r4, r5, r6, pc}
 8007fd2:	220c      	movs	r2, #12
 8007fd4:	2600      	movs	r6, #0
 8007fd6:	6002      	str	r2, [r0, #0]
 8007fd8:	e7f9      	b.n	8007fce <_calloc_r+0x12>
 8007fda:	462a      	mov	r2, r5
 8007fdc:	4621      	mov	r1, r4
 8007fde:	f7fd fa74 	bl	80054ca <memset>
 8007fe2:	e7f4      	b.n	8007fce <_calloc_r+0x12>

08007fe4 <rshift>:
 8007fe4:	6903      	ldr	r3, [r0, #16]
 8007fe6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007fea:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007fee:	f100 0414 	add.w	r4, r0, #20
 8007ff2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007ff6:	dd46      	ble.n	8008086 <rshift+0xa2>
 8007ff8:	f011 011f 	ands.w	r1, r1, #31
 8007ffc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008000:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008004:	d10c      	bne.n	8008020 <rshift+0x3c>
 8008006:	4629      	mov	r1, r5
 8008008:	f100 0710 	add.w	r7, r0, #16
 800800c:	42b1      	cmp	r1, r6
 800800e:	d335      	bcc.n	800807c <rshift+0x98>
 8008010:	1a9b      	subs	r3, r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	1eea      	subs	r2, r5, #3
 8008016:	4296      	cmp	r6, r2
 8008018:	bf38      	it	cc
 800801a:	2300      	movcc	r3, #0
 800801c:	4423      	add	r3, r4
 800801e:	e015      	b.n	800804c <rshift+0x68>
 8008020:	46a1      	mov	r9, r4
 8008022:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008026:	f1c1 0820 	rsb	r8, r1, #32
 800802a:	40cf      	lsrs	r7, r1
 800802c:	f105 0e04 	add.w	lr, r5, #4
 8008030:	4576      	cmp	r6, lr
 8008032:	46f4      	mov	ip, lr
 8008034:	d816      	bhi.n	8008064 <rshift+0x80>
 8008036:	1a9a      	subs	r2, r3, r2
 8008038:	0092      	lsls	r2, r2, #2
 800803a:	3a04      	subs	r2, #4
 800803c:	3501      	adds	r5, #1
 800803e:	42ae      	cmp	r6, r5
 8008040:	bf38      	it	cc
 8008042:	2200      	movcc	r2, #0
 8008044:	18a3      	adds	r3, r4, r2
 8008046:	50a7      	str	r7, [r4, r2]
 8008048:	b107      	cbz	r7, 800804c <rshift+0x68>
 800804a:	3304      	adds	r3, #4
 800804c:	42a3      	cmp	r3, r4
 800804e:	eba3 0204 	sub.w	r2, r3, r4
 8008052:	bf08      	it	eq
 8008054:	2300      	moveq	r3, #0
 8008056:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800805a:	6102      	str	r2, [r0, #16]
 800805c:	bf08      	it	eq
 800805e:	6143      	streq	r3, [r0, #20]
 8008060:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008064:	f8dc c000 	ldr.w	ip, [ip]
 8008068:	fa0c fc08 	lsl.w	ip, ip, r8
 800806c:	ea4c 0707 	orr.w	r7, ip, r7
 8008070:	f849 7b04 	str.w	r7, [r9], #4
 8008074:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008078:	40cf      	lsrs	r7, r1
 800807a:	e7d9      	b.n	8008030 <rshift+0x4c>
 800807c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008080:	f847 cf04 	str.w	ip, [r7, #4]!
 8008084:	e7c2      	b.n	800800c <rshift+0x28>
 8008086:	4623      	mov	r3, r4
 8008088:	e7e0      	b.n	800804c <rshift+0x68>

0800808a <__hexdig_fun>:
 800808a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800808e:	2b09      	cmp	r3, #9
 8008090:	d802      	bhi.n	8008098 <__hexdig_fun+0xe>
 8008092:	3820      	subs	r0, #32
 8008094:	b2c0      	uxtb	r0, r0
 8008096:	4770      	bx	lr
 8008098:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800809c:	2b05      	cmp	r3, #5
 800809e:	d801      	bhi.n	80080a4 <__hexdig_fun+0x1a>
 80080a0:	3847      	subs	r0, #71	@ 0x47
 80080a2:	e7f7      	b.n	8008094 <__hexdig_fun+0xa>
 80080a4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80080a8:	2b05      	cmp	r3, #5
 80080aa:	d801      	bhi.n	80080b0 <__hexdig_fun+0x26>
 80080ac:	3827      	subs	r0, #39	@ 0x27
 80080ae:	e7f1      	b.n	8008094 <__hexdig_fun+0xa>
 80080b0:	2000      	movs	r0, #0
 80080b2:	4770      	bx	lr

080080b4 <__gethex>:
 80080b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b8:	468a      	mov	sl, r1
 80080ba:	4690      	mov	r8, r2
 80080bc:	b085      	sub	sp, #20
 80080be:	9302      	str	r3, [sp, #8]
 80080c0:	680b      	ldr	r3, [r1, #0]
 80080c2:	9001      	str	r0, [sp, #4]
 80080c4:	1c9c      	adds	r4, r3, #2
 80080c6:	46a1      	mov	r9, r4
 80080c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80080cc:	2830      	cmp	r0, #48	@ 0x30
 80080ce:	d0fa      	beq.n	80080c6 <__gethex+0x12>
 80080d0:	eba9 0303 	sub.w	r3, r9, r3
 80080d4:	f1a3 0b02 	sub.w	fp, r3, #2
 80080d8:	f7ff ffd7 	bl	800808a <__hexdig_fun>
 80080dc:	4605      	mov	r5, r0
 80080de:	2800      	cmp	r0, #0
 80080e0:	d168      	bne.n	80081b4 <__gethex+0x100>
 80080e2:	2201      	movs	r2, #1
 80080e4:	4648      	mov	r0, r9
 80080e6:	499f      	ldr	r1, [pc, #636]	@ (8008364 <__gethex+0x2b0>)
 80080e8:	f7ff ff22 	bl	8007f30 <strncmp>
 80080ec:	4607      	mov	r7, r0
 80080ee:	2800      	cmp	r0, #0
 80080f0:	d167      	bne.n	80081c2 <__gethex+0x10e>
 80080f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80080f6:	4626      	mov	r6, r4
 80080f8:	f7ff ffc7 	bl	800808a <__hexdig_fun>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d062      	beq.n	80081c6 <__gethex+0x112>
 8008100:	4623      	mov	r3, r4
 8008102:	7818      	ldrb	r0, [r3, #0]
 8008104:	4699      	mov	r9, r3
 8008106:	2830      	cmp	r0, #48	@ 0x30
 8008108:	f103 0301 	add.w	r3, r3, #1
 800810c:	d0f9      	beq.n	8008102 <__gethex+0x4e>
 800810e:	f7ff ffbc 	bl	800808a <__hexdig_fun>
 8008112:	fab0 f580 	clz	r5, r0
 8008116:	f04f 0b01 	mov.w	fp, #1
 800811a:	096d      	lsrs	r5, r5, #5
 800811c:	464a      	mov	r2, r9
 800811e:	4616      	mov	r6, r2
 8008120:	7830      	ldrb	r0, [r6, #0]
 8008122:	3201      	adds	r2, #1
 8008124:	f7ff ffb1 	bl	800808a <__hexdig_fun>
 8008128:	2800      	cmp	r0, #0
 800812a:	d1f8      	bne.n	800811e <__gethex+0x6a>
 800812c:	2201      	movs	r2, #1
 800812e:	4630      	mov	r0, r6
 8008130:	498c      	ldr	r1, [pc, #560]	@ (8008364 <__gethex+0x2b0>)
 8008132:	f7ff fefd 	bl	8007f30 <strncmp>
 8008136:	2800      	cmp	r0, #0
 8008138:	d13f      	bne.n	80081ba <__gethex+0x106>
 800813a:	b944      	cbnz	r4, 800814e <__gethex+0x9a>
 800813c:	1c74      	adds	r4, r6, #1
 800813e:	4622      	mov	r2, r4
 8008140:	4616      	mov	r6, r2
 8008142:	7830      	ldrb	r0, [r6, #0]
 8008144:	3201      	adds	r2, #1
 8008146:	f7ff ffa0 	bl	800808a <__hexdig_fun>
 800814a:	2800      	cmp	r0, #0
 800814c:	d1f8      	bne.n	8008140 <__gethex+0x8c>
 800814e:	1ba4      	subs	r4, r4, r6
 8008150:	00a7      	lsls	r7, r4, #2
 8008152:	7833      	ldrb	r3, [r6, #0]
 8008154:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008158:	2b50      	cmp	r3, #80	@ 0x50
 800815a:	d13e      	bne.n	80081da <__gethex+0x126>
 800815c:	7873      	ldrb	r3, [r6, #1]
 800815e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008160:	d033      	beq.n	80081ca <__gethex+0x116>
 8008162:	2b2d      	cmp	r3, #45	@ 0x2d
 8008164:	d034      	beq.n	80081d0 <__gethex+0x11c>
 8008166:	2400      	movs	r4, #0
 8008168:	1c71      	adds	r1, r6, #1
 800816a:	7808      	ldrb	r0, [r1, #0]
 800816c:	f7ff ff8d 	bl	800808a <__hexdig_fun>
 8008170:	1e43      	subs	r3, r0, #1
 8008172:	b2db      	uxtb	r3, r3
 8008174:	2b18      	cmp	r3, #24
 8008176:	d830      	bhi.n	80081da <__gethex+0x126>
 8008178:	f1a0 0210 	sub.w	r2, r0, #16
 800817c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008180:	f7ff ff83 	bl	800808a <__hexdig_fun>
 8008184:	f100 3cff 	add.w	ip, r0, #4294967295
 8008188:	fa5f fc8c 	uxtb.w	ip, ip
 800818c:	f1bc 0f18 	cmp.w	ip, #24
 8008190:	f04f 030a 	mov.w	r3, #10
 8008194:	d91e      	bls.n	80081d4 <__gethex+0x120>
 8008196:	b104      	cbz	r4, 800819a <__gethex+0xe6>
 8008198:	4252      	negs	r2, r2
 800819a:	4417      	add	r7, r2
 800819c:	f8ca 1000 	str.w	r1, [sl]
 80081a0:	b1ed      	cbz	r5, 80081de <__gethex+0x12a>
 80081a2:	f1bb 0f00 	cmp.w	fp, #0
 80081a6:	bf0c      	ite	eq
 80081a8:	2506      	moveq	r5, #6
 80081aa:	2500      	movne	r5, #0
 80081ac:	4628      	mov	r0, r5
 80081ae:	b005      	add	sp, #20
 80081b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081b4:	2500      	movs	r5, #0
 80081b6:	462c      	mov	r4, r5
 80081b8:	e7b0      	b.n	800811c <__gethex+0x68>
 80081ba:	2c00      	cmp	r4, #0
 80081bc:	d1c7      	bne.n	800814e <__gethex+0x9a>
 80081be:	4627      	mov	r7, r4
 80081c0:	e7c7      	b.n	8008152 <__gethex+0x9e>
 80081c2:	464e      	mov	r6, r9
 80081c4:	462f      	mov	r7, r5
 80081c6:	2501      	movs	r5, #1
 80081c8:	e7c3      	b.n	8008152 <__gethex+0x9e>
 80081ca:	2400      	movs	r4, #0
 80081cc:	1cb1      	adds	r1, r6, #2
 80081ce:	e7cc      	b.n	800816a <__gethex+0xb6>
 80081d0:	2401      	movs	r4, #1
 80081d2:	e7fb      	b.n	80081cc <__gethex+0x118>
 80081d4:	fb03 0002 	mla	r0, r3, r2, r0
 80081d8:	e7ce      	b.n	8008178 <__gethex+0xc4>
 80081da:	4631      	mov	r1, r6
 80081dc:	e7de      	b.n	800819c <__gethex+0xe8>
 80081de:	4629      	mov	r1, r5
 80081e0:	eba6 0309 	sub.w	r3, r6, r9
 80081e4:	3b01      	subs	r3, #1
 80081e6:	2b07      	cmp	r3, #7
 80081e8:	dc0a      	bgt.n	8008200 <__gethex+0x14c>
 80081ea:	9801      	ldr	r0, [sp, #4]
 80081ec:	f7fe f96a 	bl	80064c4 <_Balloc>
 80081f0:	4604      	mov	r4, r0
 80081f2:	b940      	cbnz	r0, 8008206 <__gethex+0x152>
 80081f4:	4602      	mov	r2, r0
 80081f6:	21e4      	movs	r1, #228	@ 0xe4
 80081f8:	4b5b      	ldr	r3, [pc, #364]	@ (8008368 <__gethex+0x2b4>)
 80081fa:	485c      	ldr	r0, [pc, #368]	@ (800836c <__gethex+0x2b8>)
 80081fc:	f7ff fec0 	bl	8007f80 <__assert_func>
 8008200:	3101      	adds	r1, #1
 8008202:	105b      	asrs	r3, r3, #1
 8008204:	e7ef      	b.n	80081e6 <__gethex+0x132>
 8008206:	2300      	movs	r3, #0
 8008208:	f100 0a14 	add.w	sl, r0, #20
 800820c:	4655      	mov	r5, sl
 800820e:	469b      	mov	fp, r3
 8008210:	45b1      	cmp	r9, r6
 8008212:	d337      	bcc.n	8008284 <__gethex+0x1d0>
 8008214:	f845 bb04 	str.w	fp, [r5], #4
 8008218:	eba5 050a 	sub.w	r5, r5, sl
 800821c:	10ad      	asrs	r5, r5, #2
 800821e:	6125      	str	r5, [r4, #16]
 8008220:	4658      	mov	r0, fp
 8008222:	f7fe fa41 	bl	80066a8 <__hi0bits>
 8008226:	016d      	lsls	r5, r5, #5
 8008228:	f8d8 6000 	ldr.w	r6, [r8]
 800822c:	1a2d      	subs	r5, r5, r0
 800822e:	42b5      	cmp	r5, r6
 8008230:	dd54      	ble.n	80082dc <__gethex+0x228>
 8008232:	1bad      	subs	r5, r5, r6
 8008234:	4629      	mov	r1, r5
 8008236:	4620      	mov	r0, r4
 8008238:	f7fe fdc3 	bl	8006dc2 <__any_on>
 800823c:	4681      	mov	r9, r0
 800823e:	b178      	cbz	r0, 8008260 <__gethex+0x1ac>
 8008240:	f04f 0901 	mov.w	r9, #1
 8008244:	1e6b      	subs	r3, r5, #1
 8008246:	1159      	asrs	r1, r3, #5
 8008248:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800824c:	f003 021f 	and.w	r2, r3, #31
 8008250:	fa09 f202 	lsl.w	r2, r9, r2
 8008254:	420a      	tst	r2, r1
 8008256:	d003      	beq.n	8008260 <__gethex+0x1ac>
 8008258:	454b      	cmp	r3, r9
 800825a:	dc36      	bgt.n	80082ca <__gethex+0x216>
 800825c:	f04f 0902 	mov.w	r9, #2
 8008260:	4629      	mov	r1, r5
 8008262:	4620      	mov	r0, r4
 8008264:	f7ff febe 	bl	8007fe4 <rshift>
 8008268:	442f      	add	r7, r5
 800826a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800826e:	42bb      	cmp	r3, r7
 8008270:	da42      	bge.n	80082f8 <__gethex+0x244>
 8008272:	4621      	mov	r1, r4
 8008274:	9801      	ldr	r0, [sp, #4]
 8008276:	f7fe f965 	bl	8006544 <_Bfree>
 800827a:	2300      	movs	r3, #0
 800827c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800827e:	25a3      	movs	r5, #163	@ 0xa3
 8008280:	6013      	str	r3, [r2, #0]
 8008282:	e793      	b.n	80081ac <__gethex+0xf8>
 8008284:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008288:	2a2e      	cmp	r2, #46	@ 0x2e
 800828a:	d012      	beq.n	80082b2 <__gethex+0x1fe>
 800828c:	2b20      	cmp	r3, #32
 800828e:	d104      	bne.n	800829a <__gethex+0x1e6>
 8008290:	f845 bb04 	str.w	fp, [r5], #4
 8008294:	f04f 0b00 	mov.w	fp, #0
 8008298:	465b      	mov	r3, fp
 800829a:	7830      	ldrb	r0, [r6, #0]
 800829c:	9303      	str	r3, [sp, #12]
 800829e:	f7ff fef4 	bl	800808a <__hexdig_fun>
 80082a2:	9b03      	ldr	r3, [sp, #12]
 80082a4:	f000 000f 	and.w	r0, r0, #15
 80082a8:	4098      	lsls	r0, r3
 80082aa:	ea4b 0b00 	orr.w	fp, fp, r0
 80082ae:	3304      	adds	r3, #4
 80082b0:	e7ae      	b.n	8008210 <__gethex+0x15c>
 80082b2:	45b1      	cmp	r9, r6
 80082b4:	d8ea      	bhi.n	800828c <__gethex+0x1d8>
 80082b6:	2201      	movs	r2, #1
 80082b8:	4630      	mov	r0, r6
 80082ba:	492a      	ldr	r1, [pc, #168]	@ (8008364 <__gethex+0x2b0>)
 80082bc:	9303      	str	r3, [sp, #12]
 80082be:	f7ff fe37 	bl	8007f30 <strncmp>
 80082c2:	9b03      	ldr	r3, [sp, #12]
 80082c4:	2800      	cmp	r0, #0
 80082c6:	d1e1      	bne.n	800828c <__gethex+0x1d8>
 80082c8:	e7a2      	b.n	8008210 <__gethex+0x15c>
 80082ca:	4620      	mov	r0, r4
 80082cc:	1ea9      	subs	r1, r5, #2
 80082ce:	f7fe fd78 	bl	8006dc2 <__any_on>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	d0c2      	beq.n	800825c <__gethex+0x1a8>
 80082d6:	f04f 0903 	mov.w	r9, #3
 80082da:	e7c1      	b.n	8008260 <__gethex+0x1ac>
 80082dc:	da09      	bge.n	80082f2 <__gethex+0x23e>
 80082de:	1b75      	subs	r5, r6, r5
 80082e0:	4621      	mov	r1, r4
 80082e2:	462a      	mov	r2, r5
 80082e4:	9801      	ldr	r0, [sp, #4]
 80082e6:	f7fe fb3d 	bl	8006964 <__lshift>
 80082ea:	4604      	mov	r4, r0
 80082ec:	1b7f      	subs	r7, r7, r5
 80082ee:	f100 0a14 	add.w	sl, r0, #20
 80082f2:	f04f 0900 	mov.w	r9, #0
 80082f6:	e7b8      	b.n	800826a <__gethex+0x1b6>
 80082f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80082fc:	42bd      	cmp	r5, r7
 80082fe:	dd6f      	ble.n	80083e0 <__gethex+0x32c>
 8008300:	1bed      	subs	r5, r5, r7
 8008302:	42ae      	cmp	r6, r5
 8008304:	dc34      	bgt.n	8008370 <__gethex+0x2bc>
 8008306:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800830a:	2b02      	cmp	r3, #2
 800830c:	d022      	beq.n	8008354 <__gethex+0x2a0>
 800830e:	2b03      	cmp	r3, #3
 8008310:	d024      	beq.n	800835c <__gethex+0x2a8>
 8008312:	2b01      	cmp	r3, #1
 8008314:	d115      	bne.n	8008342 <__gethex+0x28e>
 8008316:	42ae      	cmp	r6, r5
 8008318:	d113      	bne.n	8008342 <__gethex+0x28e>
 800831a:	2e01      	cmp	r6, #1
 800831c:	d10b      	bne.n	8008336 <__gethex+0x282>
 800831e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008322:	9a02      	ldr	r2, [sp, #8]
 8008324:	2562      	movs	r5, #98	@ 0x62
 8008326:	6013      	str	r3, [r2, #0]
 8008328:	2301      	movs	r3, #1
 800832a:	6123      	str	r3, [r4, #16]
 800832c:	f8ca 3000 	str.w	r3, [sl]
 8008330:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008332:	601c      	str	r4, [r3, #0]
 8008334:	e73a      	b.n	80081ac <__gethex+0xf8>
 8008336:	4620      	mov	r0, r4
 8008338:	1e71      	subs	r1, r6, #1
 800833a:	f7fe fd42 	bl	8006dc2 <__any_on>
 800833e:	2800      	cmp	r0, #0
 8008340:	d1ed      	bne.n	800831e <__gethex+0x26a>
 8008342:	4621      	mov	r1, r4
 8008344:	9801      	ldr	r0, [sp, #4]
 8008346:	f7fe f8fd 	bl	8006544 <_Bfree>
 800834a:	2300      	movs	r3, #0
 800834c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800834e:	2550      	movs	r5, #80	@ 0x50
 8008350:	6013      	str	r3, [r2, #0]
 8008352:	e72b      	b.n	80081ac <__gethex+0xf8>
 8008354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1f3      	bne.n	8008342 <__gethex+0x28e>
 800835a:	e7e0      	b.n	800831e <__gethex+0x26a>
 800835c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1dd      	bne.n	800831e <__gethex+0x26a>
 8008362:	e7ee      	b.n	8008342 <__gethex+0x28e>
 8008364:	08008ddd 	.word	0x08008ddd
 8008368:	08008d73 	.word	0x08008d73
 800836c:	08008e34 	.word	0x08008e34
 8008370:	1e6f      	subs	r7, r5, #1
 8008372:	f1b9 0f00 	cmp.w	r9, #0
 8008376:	d130      	bne.n	80083da <__gethex+0x326>
 8008378:	b127      	cbz	r7, 8008384 <__gethex+0x2d0>
 800837a:	4639      	mov	r1, r7
 800837c:	4620      	mov	r0, r4
 800837e:	f7fe fd20 	bl	8006dc2 <__any_on>
 8008382:	4681      	mov	r9, r0
 8008384:	2301      	movs	r3, #1
 8008386:	4629      	mov	r1, r5
 8008388:	1b76      	subs	r6, r6, r5
 800838a:	2502      	movs	r5, #2
 800838c:	117a      	asrs	r2, r7, #5
 800838e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008392:	f007 071f 	and.w	r7, r7, #31
 8008396:	40bb      	lsls	r3, r7
 8008398:	4213      	tst	r3, r2
 800839a:	4620      	mov	r0, r4
 800839c:	bf18      	it	ne
 800839e:	f049 0902 	orrne.w	r9, r9, #2
 80083a2:	f7ff fe1f 	bl	8007fe4 <rshift>
 80083a6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80083aa:	f1b9 0f00 	cmp.w	r9, #0
 80083ae:	d047      	beq.n	8008440 <__gethex+0x38c>
 80083b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	d015      	beq.n	80083e4 <__gethex+0x330>
 80083b8:	2b03      	cmp	r3, #3
 80083ba:	d017      	beq.n	80083ec <__gethex+0x338>
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d109      	bne.n	80083d4 <__gethex+0x320>
 80083c0:	f019 0f02 	tst.w	r9, #2
 80083c4:	d006      	beq.n	80083d4 <__gethex+0x320>
 80083c6:	f8da 3000 	ldr.w	r3, [sl]
 80083ca:	ea49 0903 	orr.w	r9, r9, r3
 80083ce:	f019 0f01 	tst.w	r9, #1
 80083d2:	d10e      	bne.n	80083f2 <__gethex+0x33e>
 80083d4:	f045 0510 	orr.w	r5, r5, #16
 80083d8:	e032      	b.n	8008440 <__gethex+0x38c>
 80083da:	f04f 0901 	mov.w	r9, #1
 80083de:	e7d1      	b.n	8008384 <__gethex+0x2d0>
 80083e0:	2501      	movs	r5, #1
 80083e2:	e7e2      	b.n	80083aa <__gethex+0x2f6>
 80083e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083e6:	f1c3 0301 	rsb	r3, r3, #1
 80083ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d0f0      	beq.n	80083d4 <__gethex+0x320>
 80083f2:	f04f 0c00 	mov.w	ip, #0
 80083f6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80083fa:	f104 0314 	add.w	r3, r4, #20
 80083fe:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008402:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008406:	4618      	mov	r0, r3
 8008408:	f853 2b04 	ldr.w	r2, [r3], #4
 800840c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008410:	d01b      	beq.n	800844a <__gethex+0x396>
 8008412:	3201      	adds	r2, #1
 8008414:	6002      	str	r2, [r0, #0]
 8008416:	2d02      	cmp	r5, #2
 8008418:	f104 0314 	add.w	r3, r4, #20
 800841c:	d13c      	bne.n	8008498 <__gethex+0x3e4>
 800841e:	f8d8 2000 	ldr.w	r2, [r8]
 8008422:	3a01      	subs	r2, #1
 8008424:	42b2      	cmp	r2, r6
 8008426:	d109      	bne.n	800843c <__gethex+0x388>
 8008428:	2201      	movs	r2, #1
 800842a:	1171      	asrs	r1, r6, #5
 800842c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008430:	f006 061f 	and.w	r6, r6, #31
 8008434:	fa02 f606 	lsl.w	r6, r2, r6
 8008438:	421e      	tst	r6, r3
 800843a:	d13a      	bne.n	80084b2 <__gethex+0x3fe>
 800843c:	f045 0520 	orr.w	r5, r5, #32
 8008440:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008442:	601c      	str	r4, [r3, #0]
 8008444:	9b02      	ldr	r3, [sp, #8]
 8008446:	601f      	str	r7, [r3, #0]
 8008448:	e6b0      	b.n	80081ac <__gethex+0xf8>
 800844a:	4299      	cmp	r1, r3
 800844c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008450:	d8d9      	bhi.n	8008406 <__gethex+0x352>
 8008452:	68a3      	ldr	r3, [r4, #8]
 8008454:	459b      	cmp	fp, r3
 8008456:	db17      	blt.n	8008488 <__gethex+0x3d4>
 8008458:	6861      	ldr	r1, [r4, #4]
 800845a:	9801      	ldr	r0, [sp, #4]
 800845c:	3101      	adds	r1, #1
 800845e:	f7fe f831 	bl	80064c4 <_Balloc>
 8008462:	4681      	mov	r9, r0
 8008464:	b918      	cbnz	r0, 800846e <__gethex+0x3ba>
 8008466:	4602      	mov	r2, r0
 8008468:	2184      	movs	r1, #132	@ 0x84
 800846a:	4b19      	ldr	r3, [pc, #100]	@ (80084d0 <__gethex+0x41c>)
 800846c:	e6c5      	b.n	80081fa <__gethex+0x146>
 800846e:	6922      	ldr	r2, [r4, #16]
 8008470:	f104 010c 	add.w	r1, r4, #12
 8008474:	3202      	adds	r2, #2
 8008476:	0092      	lsls	r2, r2, #2
 8008478:	300c      	adds	r0, #12
 800847a:	f7fd f8b4 	bl	80055e6 <memcpy>
 800847e:	4621      	mov	r1, r4
 8008480:	9801      	ldr	r0, [sp, #4]
 8008482:	f7fe f85f 	bl	8006544 <_Bfree>
 8008486:	464c      	mov	r4, r9
 8008488:	6923      	ldr	r3, [r4, #16]
 800848a:	1c5a      	adds	r2, r3, #1
 800848c:	6122      	str	r2, [r4, #16]
 800848e:	2201      	movs	r2, #1
 8008490:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008494:	615a      	str	r2, [r3, #20]
 8008496:	e7be      	b.n	8008416 <__gethex+0x362>
 8008498:	6922      	ldr	r2, [r4, #16]
 800849a:	455a      	cmp	r2, fp
 800849c:	dd0b      	ble.n	80084b6 <__gethex+0x402>
 800849e:	2101      	movs	r1, #1
 80084a0:	4620      	mov	r0, r4
 80084a2:	f7ff fd9f 	bl	8007fe4 <rshift>
 80084a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80084aa:	3701      	adds	r7, #1
 80084ac:	42bb      	cmp	r3, r7
 80084ae:	f6ff aee0 	blt.w	8008272 <__gethex+0x1be>
 80084b2:	2501      	movs	r5, #1
 80084b4:	e7c2      	b.n	800843c <__gethex+0x388>
 80084b6:	f016 061f 	ands.w	r6, r6, #31
 80084ba:	d0fa      	beq.n	80084b2 <__gethex+0x3fe>
 80084bc:	4453      	add	r3, sl
 80084be:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80084c2:	f7fe f8f1 	bl	80066a8 <__hi0bits>
 80084c6:	f1c6 0620 	rsb	r6, r6, #32
 80084ca:	42b0      	cmp	r0, r6
 80084cc:	dbe7      	blt.n	800849e <__gethex+0x3ea>
 80084ce:	e7f0      	b.n	80084b2 <__gethex+0x3fe>
 80084d0:	08008d73 	.word	0x08008d73

080084d4 <L_shift>:
 80084d4:	f1c2 0208 	rsb	r2, r2, #8
 80084d8:	0092      	lsls	r2, r2, #2
 80084da:	b570      	push	{r4, r5, r6, lr}
 80084dc:	f1c2 0620 	rsb	r6, r2, #32
 80084e0:	6843      	ldr	r3, [r0, #4]
 80084e2:	6804      	ldr	r4, [r0, #0]
 80084e4:	fa03 f506 	lsl.w	r5, r3, r6
 80084e8:	432c      	orrs	r4, r5
 80084ea:	40d3      	lsrs	r3, r2
 80084ec:	6004      	str	r4, [r0, #0]
 80084ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80084f2:	4288      	cmp	r0, r1
 80084f4:	d3f4      	bcc.n	80084e0 <L_shift+0xc>
 80084f6:	bd70      	pop	{r4, r5, r6, pc}

080084f8 <__match>:
 80084f8:	b530      	push	{r4, r5, lr}
 80084fa:	6803      	ldr	r3, [r0, #0]
 80084fc:	3301      	adds	r3, #1
 80084fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008502:	b914      	cbnz	r4, 800850a <__match+0x12>
 8008504:	6003      	str	r3, [r0, #0]
 8008506:	2001      	movs	r0, #1
 8008508:	bd30      	pop	{r4, r5, pc}
 800850a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800850e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008512:	2d19      	cmp	r5, #25
 8008514:	bf98      	it	ls
 8008516:	3220      	addls	r2, #32
 8008518:	42a2      	cmp	r2, r4
 800851a:	d0f0      	beq.n	80084fe <__match+0x6>
 800851c:	2000      	movs	r0, #0
 800851e:	e7f3      	b.n	8008508 <__match+0x10>

08008520 <__hexnan>:
 8008520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008524:	2500      	movs	r5, #0
 8008526:	680b      	ldr	r3, [r1, #0]
 8008528:	4682      	mov	sl, r0
 800852a:	115e      	asrs	r6, r3, #5
 800852c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008530:	f013 031f 	ands.w	r3, r3, #31
 8008534:	bf18      	it	ne
 8008536:	3604      	addne	r6, #4
 8008538:	1f37      	subs	r7, r6, #4
 800853a:	4690      	mov	r8, r2
 800853c:	46b9      	mov	r9, r7
 800853e:	463c      	mov	r4, r7
 8008540:	46ab      	mov	fp, r5
 8008542:	b087      	sub	sp, #28
 8008544:	6801      	ldr	r1, [r0, #0]
 8008546:	9301      	str	r3, [sp, #4]
 8008548:	f846 5c04 	str.w	r5, [r6, #-4]
 800854c:	9502      	str	r5, [sp, #8]
 800854e:	784a      	ldrb	r2, [r1, #1]
 8008550:	1c4b      	adds	r3, r1, #1
 8008552:	9303      	str	r3, [sp, #12]
 8008554:	b342      	cbz	r2, 80085a8 <__hexnan+0x88>
 8008556:	4610      	mov	r0, r2
 8008558:	9105      	str	r1, [sp, #20]
 800855a:	9204      	str	r2, [sp, #16]
 800855c:	f7ff fd95 	bl	800808a <__hexdig_fun>
 8008560:	2800      	cmp	r0, #0
 8008562:	d151      	bne.n	8008608 <__hexnan+0xe8>
 8008564:	9a04      	ldr	r2, [sp, #16]
 8008566:	9905      	ldr	r1, [sp, #20]
 8008568:	2a20      	cmp	r2, #32
 800856a:	d818      	bhi.n	800859e <__hexnan+0x7e>
 800856c:	9b02      	ldr	r3, [sp, #8]
 800856e:	459b      	cmp	fp, r3
 8008570:	dd13      	ble.n	800859a <__hexnan+0x7a>
 8008572:	454c      	cmp	r4, r9
 8008574:	d206      	bcs.n	8008584 <__hexnan+0x64>
 8008576:	2d07      	cmp	r5, #7
 8008578:	dc04      	bgt.n	8008584 <__hexnan+0x64>
 800857a:	462a      	mov	r2, r5
 800857c:	4649      	mov	r1, r9
 800857e:	4620      	mov	r0, r4
 8008580:	f7ff ffa8 	bl	80084d4 <L_shift>
 8008584:	4544      	cmp	r4, r8
 8008586:	d952      	bls.n	800862e <__hexnan+0x10e>
 8008588:	2300      	movs	r3, #0
 800858a:	f1a4 0904 	sub.w	r9, r4, #4
 800858e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008592:	461d      	mov	r5, r3
 8008594:	464c      	mov	r4, r9
 8008596:	f8cd b008 	str.w	fp, [sp, #8]
 800859a:	9903      	ldr	r1, [sp, #12]
 800859c:	e7d7      	b.n	800854e <__hexnan+0x2e>
 800859e:	2a29      	cmp	r2, #41	@ 0x29
 80085a0:	d157      	bne.n	8008652 <__hexnan+0x132>
 80085a2:	3102      	adds	r1, #2
 80085a4:	f8ca 1000 	str.w	r1, [sl]
 80085a8:	f1bb 0f00 	cmp.w	fp, #0
 80085ac:	d051      	beq.n	8008652 <__hexnan+0x132>
 80085ae:	454c      	cmp	r4, r9
 80085b0:	d206      	bcs.n	80085c0 <__hexnan+0xa0>
 80085b2:	2d07      	cmp	r5, #7
 80085b4:	dc04      	bgt.n	80085c0 <__hexnan+0xa0>
 80085b6:	462a      	mov	r2, r5
 80085b8:	4649      	mov	r1, r9
 80085ba:	4620      	mov	r0, r4
 80085bc:	f7ff ff8a 	bl	80084d4 <L_shift>
 80085c0:	4544      	cmp	r4, r8
 80085c2:	d936      	bls.n	8008632 <__hexnan+0x112>
 80085c4:	4623      	mov	r3, r4
 80085c6:	f1a8 0204 	sub.w	r2, r8, #4
 80085ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80085ce:	429f      	cmp	r7, r3
 80085d0:	f842 1f04 	str.w	r1, [r2, #4]!
 80085d4:	d2f9      	bcs.n	80085ca <__hexnan+0xaa>
 80085d6:	1b3b      	subs	r3, r7, r4
 80085d8:	f023 0303 	bic.w	r3, r3, #3
 80085dc:	3304      	adds	r3, #4
 80085de:	3401      	adds	r4, #1
 80085e0:	3e03      	subs	r6, #3
 80085e2:	42b4      	cmp	r4, r6
 80085e4:	bf88      	it	hi
 80085e6:	2304      	movhi	r3, #4
 80085e8:	2200      	movs	r2, #0
 80085ea:	4443      	add	r3, r8
 80085ec:	f843 2b04 	str.w	r2, [r3], #4
 80085f0:	429f      	cmp	r7, r3
 80085f2:	d2fb      	bcs.n	80085ec <__hexnan+0xcc>
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	b91b      	cbnz	r3, 8008600 <__hexnan+0xe0>
 80085f8:	4547      	cmp	r7, r8
 80085fa:	d128      	bne.n	800864e <__hexnan+0x12e>
 80085fc:	2301      	movs	r3, #1
 80085fe:	603b      	str	r3, [r7, #0]
 8008600:	2005      	movs	r0, #5
 8008602:	b007      	add	sp, #28
 8008604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008608:	3501      	adds	r5, #1
 800860a:	2d08      	cmp	r5, #8
 800860c:	f10b 0b01 	add.w	fp, fp, #1
 8008610:	dd06      	ble.n	8008620 <__hexnan+0x100>
 8008612:	4544      	cmp	r4, r8
 8008614:	d9c1      	bls.n	800859a <__hexnan+0x7a>
 8008616:	2300      	movs	r3, #0
 8008618:	2501      	movs	r5, #1
 800861a:	f844 3c04 	str.w	r3, [r4, #-4]
 800861e:	3c04      	subs	r4, #4
 8008620:	6822      	ldr	r2, [r4, #0]
 8008622:	f000 000f 	and.w	r0, r0, #15
 8008626:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800862a:	6020      	str	r0, [r4, #0]
 800862c:	e7b5      	b.n	800859a <__hexnan+0x7a>
 800862e:	2508      	movs	r5, #8
 8008630:	e7b3      	b.n	800859a <__hexnan+0x7a>
 8008632:	9b01      	ldr	r3, [sp, #4]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d0dd      	beq.n	80085f4 <__hexnan+0xd4>
 8008638:	f04f 32ff 	mov.w	r2, #4294967295
 800863c:	f1c3 0320 	rsb	r3, r3, #32
 8008640:	40da      	lsrs	r2, r3
 8008642:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008646:	4013      	ands	r3, r2
 8008648:	f846 3c04 	str.w	r3, [r6, #-4]
 800864c:	e7d2      	b.n	80085f4 <__hexnan+0xd4>
 800864e:	3f04      	subs	r7, #4
 8008650:	e7d0      	b.n	80085f4 <__hexnan+0xd4>
 8008652:	2004      	movs	r0, #4
 8008654:	e7d5      	b.n	8008602 <__hexnan+0xe2>

08008656 <__ascii_mbtowc>:
 8008656:	b082      	sub	sp, #8
 8008658:	b901      	cbnz	r1, 800865c <__ascii_mbtowc+0x6>
 800865a:	a901      	add	r1, sp, #4
 800865c:	b142      	cbz	r2, 8008670 <__ascii_mbtowc+0x1a>
 800865e:	b14b      	cbz	r3, 8008674 <__ascii_mbtowc+0x1e>
 8008660:	7813      	ldrb	r3, [r2, #0]
 8008662:	600b      	str	r3, [r1, #0]
 8008664:	7812      	ldrb	r2, [r2, #0]
 8008666:	1e10      	subs	r0, r2, #0
 8008668:	bf18      	it	ne
 800866a:	2001      	movne	r0, #1
 800866c:	b002      	add	sp, #8
 800866e:	4770      	bx	lr
 8008670:	4610      	mov	r0, r2
 8008672:	e7fb      	b.n	800866c <__ascii_mbtowc+0x16>
 8008674:	f06f 0001 	mvn.w	r0, #1
 8008678:	e7f8      	b.n	800866c <__ascii_mbtowc+0x16>

0800867a <_realloc_r>:
 800867a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800867e:	4607      	mov	r7, r0
 8008680:	4614      	mov	r4, r2
 8008682:	460d      	mov	r5, r1
 8008684:	b921      	cbnz	r1, 8008690 <_realloc_r+0x16>
 8008686:	4611      	mov	r1, r2
 8008688:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800868c:	f7fd be8e 	b.w	80063ac <_malloc_r>
 8008690:	b92a      	cbnz	r2, 800869e <_realloc_r+0x24>
 8008692:	f7fd fe19 	bl	80062c8 <_free_r>
 8008696:	4625      	mov	r5, r4
 8008698:	4628      	mov	r0, r5
 800869a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800869e:	f000 f840 	bl	8008722 <_malloc_usable_size_r>
 80086a2:	4284      	cmp	r4, r0
 80086a4:	4606      	mov	r6, r0
 80086a6:	d802      	bhi.n	80086ae <_realloc_r+0x34>
 80086a8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80086ac:	d8f4      	bhi.n	8008698 <_realloc_r+0x1e>
 80086ae:	4621      	mov	r1, r4
 80086b0:	4638      	mov	r0, r7
 80086b2:	f7fd fe7b 	bl	80063ac <_malloc_r>
 80086b6:	4680      	mov	r8, r0
 80086b8:	b908      	cbnz	r0, 80086be <_realloc_r+0x44>
 80086ba:	4645      	mov	r5, r8
 80086bc:	e7ec      	b.n	8008698 <_realloc_r+0x1e>
 80086be:	42b4      	cmp	r4, r6
 80086c0:	4622      	mov	r2, r4
 80086c2:	4629      	mov	r1, r5
 80086c4:	bf28      	it	cs
 80086c6:	4632      	movcs	r2, r6
 80086c8:	f7fc ff8d 	bl	80055e6 <memcpy>
 80086cc:	4629      	mov	r1, r5
 80086ce:	4638      	mov	r0, r7
 80086d0:	f7fd fdfa 	bl	80062c8 <_free_r>
 80086d4:	e7f1      	b.n	80086ba <_realloc_r+0x40>

080086d6 <__ascii_wctomb>:
 80086d6:	4603      	mov	r3, r0
 80086d8:	4608      	mov	r0, r1
 80086da:	b141      	cbz	r1, 80086ee <__ascii_wctomb+0x18>
 80086dc:	2aff      	cmp	r2, #255	@ 0xff
 80086de:	d904      	bls.n	80086ea <__ascii_wctomb+0x14>
 80086e0:	228a      	movs	r2, #138	@ 0x8a
 80086e2:	f04f 30ff 	mov.w	r0, #4294967295
 80086e6:	601a      	str	r2, [r3, #0]
 80086e8:	4770      	bx	lr
 80086ea:	2001      	movs	r0, #1
 80086ec:	700a      	strb	r2, [r1, #0]
 80086ee:	4770      	bx	lr

080086f0 <fiprintf>:
 80086f0:	b40e      	push	{r1, r2, r3}
 80086f2:	b503      	push	{r0, r1, lr}
 80086f4:	4601      	mov	r1, r0
 80086f6:	ab03      	add	r3, sp, #12
 80086f8:	4805      	ldr	r0, [pc, #20]	@ (8008710 <fiprintf+0x20>)
 80086fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80086fe:	6800      	ldr	r0, [r0, #0]
 8008700:	9301      	str	r3, [sp, #4]
 8008702:	f000 f83d 	bl	8008780 <_vfiprintf_r>
 8008706:	b002      	add	sp, #8
 8008708:	f85d eb04 	ldr.w	lr, [sp], #4
 800870c:	b003      	add	sp, #12
 800870e:	4770      	bx	lr
 8008710:	20000028 	.word	0x20000028

08008714 <abort>:
 8008714:	2006      	movs	r0, #6
 8008716:	b508      	push	{r3, lr}
 8008718:	f000 fa06 	bl	8008b28 <raise>
 800871c:	2001      	movs	r0, #1
 800871e:	f7f8 fe6a 	bl	80013f6 <_exit>

08008722 <_malloc_usable_size_r>:
 8008722:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008726:	1f18      	subs	r0, r3, #4
 8008728:	2b00      	cmp	r3, #0
 800872a:	bfbc      	itt	lt
 800872c:	580b      	ldrlt	r3, [r1, r0]
 800872e:	18c0      	addlt	r0, r0, r3
 8008730:	4770      	bx	lr

08008732 <__sfputc_r>:
 8008732:	6893      	ldr	r3, [r2, #8]
 8008734:	b410      	push	{r4}
 8008736:	3b01      	subs	r3, #1
 8008738:	2b00      	cmp	r3, #0
 800873a:	6093      	str	r3, [r2, #8]
 800873c:	da07      	bge.n	800874e <__sfputc_r+0x1c>
 800873e:	6994      	ldr	r4, [r2, #24]
 8008740:	42a3      	cmp	r3, r4
 8008742:	db01      	blt.n	8008748 <__sfputc_r+0x16>
 8008744:	290a      	cmp	r1, #10
 8008746:	d102      	bne.n	800874e <__sfputc_r+0x1c>
 8008748:	bc10      	pop	{r4}
 800874a:	f000 b931 	b.w	80089b0 <__swbuf_r>
 800874e:	6813      	ldr	r3, [r2, #0]
 8008750:	1c58      	adds	r0, r3, #1
 8008752:	6010      	str	r0, [r2, #0]
 8008754:	7019      	strb	r1, [r3, #0]
 8008756:	4608      	mov	r0, r1
 8008758:	bc10      	pop	{r4}
 800875a:	4770      	bx	lr

0800875c <__sfputs_r>:
 800875c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800875e:	4606      	mov	r6, r0
 8008760:	460f      	mov	r7, r1
 8008762:	4614      	mov	r4, r2
 8008764:	18d5      	adds	r5, r2, r3
 8008766:	42ac      	cmp	r4, r5
 8008768:	d101      	bne.n	800876e <__sfputs_r+0x12>
 800876a:	2000      	movs	r0, #0
 800876c:	e007      	b.n	800877e <__sfputs_r+0x22>
 800876e:	463a      	mov	r2, r7
 8008770:	4630      	mov	r0, r6
 8008772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008776:	f7ff ffdc 	bl	8008732 <__sfputc_r>
 800877a:	1c43      	adds	r3, r0, #1
 800877c:	d1f3      	bne.n	8008766 <__sfputs_r+0xa>
 800877e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008780 <_vfiprintf_r>:
 8008780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008784:	460d      	mov	r5, r1
 8008786:	4614      	mov	r4, r2
 8008788:	4698      	mov	r8, r3
 800878a:	4606      	mov	r6, r0
 800878c:	b09d      	sub	sp, #116	@ 0x74
 800878e:	b118      	cbz	r0, 8008798 <_vfiprintf_r+0x18>
 8008790:	6a03      	ldr	r3, [r0, #32]
 8008792:	b90b      	cbnz	r3, 8008798 <_vfiprintf_r+0x18>
 8008794:	f7fc fdfe 	bl	8005394 <__sinit>
 8008798:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800879a:	07d9      	lsls	r1, r3, #31
 800879c:	d405      	bmi.n	80087aa <_vfiprintf_r+0x2a>
 800879e:	89ab      	ldrh	r3, [r5, #12]
 80087a0:	059a      	lsls	r2, r3, #22
 80087a2:	d402      	bmi.n	80087aa <_vfiprintf_r+0x2a>
 80087a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087a6:	f7fc ff0e 	bl	80055c6 <__retarget_lock_acquire_recursive>
 80087aa:	89ab      	ldrh	r3, [r5, #12]
 80087ac:	071b      	lsls	r3, r3, #28
 80087ae:	d501      	bpl.n	80087b4 <_vfiprintf_r+0x34>
 80087b0:	692b      	ldr	r3, [r5, #16]
 80087b2:	b99b      	cbnz	r3, 80087dc <_vfiprintf_r+0x5c>
 80087b4:	4629      	mov	r1, r5
 80087b6:	4630      	mov	r0, r6
 80087b8:	f000 f938 	bl	8008a2c <__swsetup_r>
 80087bc:	b170      	cbz	r0, 80087dc <_vfiprintf_r+0x5c>
 80087be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087c0:	07dc      	lsls	r4, r3, #31
 80087c2:	d504      	bpl.n	80087ce <_vfiprintf_r+0x4e>
 80087c4:	f04f 30ff 	mov.w	r0, #4294967295
 80087c8:	b01d      	add	sp, #116	@ 0x74
 80087ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ce:	89ab      	ldrh	r3, [r5, #12]
 80087d0:	0598      	lsls	r0, r3, #22
 80087d2:	d4f7      	bmi.n	80087c4 <_vfiprintf_r+0x44>
 80087d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087d6:	f7fc fef7 	bl	80055c8 <__retarget_lock_release_recursive>
 80087da:	e7f3      	b.n	80087c4 <_vfiprintf_r+0x44>
 80087dc:	2300      	movs	r3, #0
 80087de:	9309      	str	r3, [sp, #36]	@ 0x24
 80087e0:	2320      	movs	r3, #32
 80087e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087e6:	2330      	movs	r3, #48	@ 0x30
 80087e8:	f04f 0901 	mov.w	r9, #1
 80087ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80087f0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800899c <_vfiprintf_r+0x21c>
 80087f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087f8:	4623      	mov	r3, r4
 80087fa:	469a      	mov	sl, r3
 80087fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008800:	b10a      	cbz	r2, 8008806 <_vfiprintf_r+0x86>
 8008802:	2a25      	cmp	r2, #37	@ 0x25
 8008804:	d1f9      	bne.n	80087fa <_vfiprintf_r+0x7a>
 8008806:	ebba 0b04 	subs.w	fp, sl, r4
 800880a:	d00b      	beq.n	8008824 <_vfiprintf_r+0xa4>
 800880c:	465b      	mov	r3, fp
 800880e:	4622      	mov	r2, r4
 8008810:	4629      	mov	r1, r5
 8008812:	4630      	mov	r0, r6
 8008814:	f7ff ffa2 	bl	800875c <__sfputs_r>
 8008818:	3001      	adds	r0, #1
 800881a:	f000 80a7 	beq.w	800896c <_vfiprintf_r+0x1ec>
 800881e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008820:	445a      	add	r2, fp
 8008822:	9209      	str	r2, [sp, #36]	@ 0x24
 8008824:	f89a 3000 	ldrb.w	r3, [sl]
 8008828:	2b00      	cmp	r3, #0
 800882a:	f000 809f 	beq.w	800896c <_vfiprintf_r+0x1ec>
 800882e:	2300      	movs	r3, #0
 8008830:	f04f 32ff 	mov.w	r2, #4294967295
 8008834:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008838:	f10a 0a01 	add.w	sl, sl, #1
 800883c:	9304      	str	r3, [sp, #16]
 800883e:	9307      	str	r3, [sp, #28]
 8008840:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008844:	931a      	str	r3, [sp, #104]	@ 0x68
 8008846:	4654      	mov	r4, sl
 8008848:	2205      	movs	r2, #5
 800884a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800884e:	4853      	ldr	r0, [pc, #332]	@ (800899c <_vfiprintf_r+0x21c>)
 8008850:	f7fc febb 	bl	80055ca <memchr>
 8008854:	9a04      	ldr	r2, [sp, #16]
 8008856:	b9d8      	cbnz	r0, 8008890 <_vfiprintf_r+0x110>
 8008858:	06d1      	lsls	r1, r2, #27
 800885a:	bf44      	itt	mi
 800885c:	2320      	movmi	r3, #32
 800885e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008862:	0713      	lsls	r3, r2, #28
 8008864:	bf44      	itt	mi
 8008866:	232b      	movmi	r3, #43	@ 0x2b
 8008868:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800886c:	f89a 3000 	ldrb.w	r3, [sl]
 8008870:	2b2a      	cmp	r3, #42	@ 0x2a
 8008872:	d015      	beq.n	80088a0 <_vfiprintf_r+0x120>
 8008874:	4654      	mov	r4, sl
 8008876:	2000      	movs	r0, #0
 8008878:	f04f 0c0a 	mov.w	ip, #10
 800887c:	9a07      	ldr	r2, [sp, #28]
 800887e:	4621      	mov	r1, r4
 8008880:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008884:	3b30      	subs	r3, #48	@ 0x30
 8008886:	2b09      	cmp	r3, #9
 8008888:	d94b      	bls.n	8008922 <_vfiprintf_r+0x1a2>
 800888a:	b1b0      	cbz	r0, 80088ba <_vfiprintf_r+0x13a>
 800888c:	9207      	str	r2, [sp, #28]
 800888e:	e014      	b.n	80088ba <_vfiprintf_r+0x13a>
 8008890:	eba0 0308 	sub.w	r3, r0, r8
 8008894:	fa09 f303 	lsl.w	r3, r9, r3
 8008898:	4313      	orrs	r3, r2
 800889a:	46a2      	mov	sl, r4
 800889c:	9304      	str	r3, [sp, #16]
 800889e:	e7d2      	b.n	8008846 <_vfiprintf_r+0xc6>
 80088a0:	9b03      	ldr	r3, [sp, #12]
 80088a2:	1d19      	adds	r1, r3, #4
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	9103      	str	r1, [sp, #12]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	bfbb      	ittet	lt
 80088ac:	425b      	neglt	r3, r3
 80088ae:	f042 0202 	orrlt.w	r2, r2, #2
 80088b2:	9307      	strge	r3, [sp, #28]
 80088b4:	9307      	strlt	r3, [sp, #28]
 80088b6:	bfb8      	it	lt
 80088b8:	9204      	strlt	r2, [sp, #16]
 80088ba:	7823      	ldrb	r3, [r4, #0]
 80088bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80088be:	d10a      	bne.n	80088d6 <_vfiprintf_r+0x156>
 80088c0:	7863      	ldrb	r3, [r4, #1]
 80088c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80088c4:	d132      	bne.n	800892c <_vfiprintf_r+0x1ac>
 80088c6:	9b03      	ldr	r3, [sp, #12]
 80088c8:	3402      	adds	r4, #2
 80088ca:	1d1a      	adds	r2, r3, #4
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	9203      	str	r2, [sp, #12]
 80088d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088d4:	9305      	str	r3, [sp, #20]
 80088d6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80089a0 <_vfiprintf_r+0x220>
 80088da:	2203      	movs	r2, #3
 80088dc:	4650      	mov	r0, sl
 80088de:	7821      	ldrb	r1, [r4, #0]
 80088e0:	f7fc fe73 	bl	80055ca <memchr>
 80088e4:	b138      	cbz	r0, 80088f6 <_vfiprintf_r+0x176>
 80088e6:	2240      	movs	r2, #64	@ 0x40
 80088e8:	9b04      	ldr	r3, [sp, #16]
 80088ea:	eba0 000a 	sub.w	r0, r0, sl
 80088ee:	4082      	lsls	r2, r0
 80088f0:	4313      	orrs	r3, r2
 80088f2:	3401      	adds	r4, #1
 80088f4:	9304      	str	r3, [sp, #16]
 80088f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088fa:	2206      	movs	r2, #6
 80088fc:	4829      	ldr	r0, [pc, #164]	@ (80089a4 <_vfiprintf_r+0x224>)
 80088fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008902:	f7fc fe62 	bl	80055ca <memchr>
 8008906:	2800      	cmp	r0, #0
 8008908:	d03f      	beq.n	800898a <_vfiprintf_r+0x20a>
 800890a:	4b27      	ldr	r3, [pc, #156]	@ (80089a8 <_vfiprintf_r+0x228>)
 800890c:	bb1b      	cbnz	r3, 8008956 <_vfiprintf_r+0x1d6>
 800890e:	9b03      	ldr	r3, [sp, #12]
 8008910:	3307      	adds	r3, #7
 8008912:	f023 0307 	bic.w	r3, r3, #7
 8008916:	3308      	adds	r3, #8
 8008918:	9303      	str	r3, [sp, #12]
 800891a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800891c:	443b      	add	r3, r7
 800891e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008920:	e76a      	b.n	80087f8 <_vfiprintf_r+0x78>
 8008922:	460c      	mov	r4, r1
 8008924:	2001      	movs	r0, #1
 8008926:	fb0c 3202 	mla	r2, ip, r2, r3
 800892a:	e7a8      	b.n	800887e <_vfiprintf_r+0xfe>
 800892c:	2300      	movs	r3, #0
 800892e:	f04f 0c0a 	mov.w	ip, #10
 8008932:	4619      	mov	r1, r3
 8008934:	3401      	adds	r4, #1
 8008936:	9305      	str	r3, [sp, #20]
 8008938:	4620      	mov	r0, r4
 800893a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800893e:	3a30      	subs	r2, #48	@ 0x30
 8008940:	2a09      	cmp	r2, #9
 8008942:	d903      	bls.n	800894c <_vfiprintf_r+0x1cc>
 8008944:	2b00      	cmp	r3, #0
 8008946:	d0c6      	beq.n	80088d6 <_vfiprintf_r+0x156>
 8008948:	9105      	str	r1, [sp, #20]
 800894a:	e7c4      	b.n	80088d6 <_vfiprintf_r+0x156>
 800894c:	4604      	mov	r4, r0
 800894e:	2301      	movs	r3, #1
 8008950:	fb0c 2101 	mla	r1, ip, r1, r2
 8008954:	e7f0      	b.n	8008938 <_vfiprintf_r+0x1b8>
 8008956:	ab03      	add	r3, sp, #12
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	462a      	mov	r2, r5
 800895c:	4630      	mov	r0, r6
 800895e:	4b13      	ldr	r3, [pc, #76]	@ (80089ac <_vfiprintf_r+0x22c>)
 8008960:	a904      	add	r1, sp, #16
 8008962:	f7fb fec5 	bl	80046f0 <_printf_float>
 8008966:	4607      	mov	r7, r0
 8008968:	1c78      	adds	r0, r7, #1
 800896a:	d1d6      	bne.n	800891a <_vfiprintf_r+0x19a>
 800896c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800896e:	07d9      	lsls	r1, r3, #31
 8008970:	d405      	bmi.n	800897e <_vfiprintf_r+0x1fe>
 8008972:	89ab      	ldrh	r3, [r5, #12]
 8008974:	059a      	lsls	r2, r3, #22
 8008976:	d402      	bmi.n	800897e <_vfiprintf_r+0x1fe>
 8008978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800897a:	f7fc fe25 	bl	80055c8 <__retarget_lock_release_recursive>
 800897e:	89ab      	ldrh	r3, [r5, #12]
 8008980:	065b      	lsls	r3, r3, #25
 8008982:	f53f af1f 	bmi.w	80087c4 <_vfiprintf_r+0x44>
 8008986:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008988:	e71e      	b.n	80087c8 <_vfiprintf_r+0x48>
 800898a:	ab03      	add	r3, sp, #12
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	462a      	mov	r2, r5
 8008990:	4630      	mov	r0, r6
 8008992:	4b06      	ldr	r3, [pc, #24]	@ (80089ac <_vfiprintf_r+0x22c>)
 8008994:	a904      	add	r1, sp, #16
 8008996:	f7fc f949 	bl	8004c2c <_printf_i>
 800899a:	e7e4      	b.n	8008966 <_vfiprintf_r+0x1e6>
 800899c:	08008ddf 	.word	0x08008ddf
 80089a0:	08008de5 	.word	0x08008de5
 80089a4:	08008de9 	.word	0x08008de9
 80089a8:	080046f1 	.word	0x080046f1
 80089ac:	0800875d 	.word	0x0800875d

080089b0 <__swbuf_r>:
 80089b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b2:	460e      	mov	r6, r1
 80089b4:	4614      	mov	r4, r2
 80089b6:	4605      	mov	r5, r0
 80089b8:	b118      	cbz	r0, 80089c2 <__swbuf_r+0x12>
 80089ba:	6a03      	ldr	r3, [r0, #32]
 80089bc:	b90b      	cbnz	r3, 80089c2 <__swbuf_r+0x12>
 80089be:	f7fc fce9 	bl	8005394 <__sinit>
 80089c2:	69a3      	ldr	r3, [r4, #24]
 80089c4:	60a3      	str	r3, [r4, #8]
 80089c6:	89a3      	ldrh	r3, [r4, #12]
 80089c8:	071a      	lsls	r2, r3, #28
 80089ca:	d501      	bpl.n	80089d0 <__swbuf_r+0x20>
 80089cc:	6923      	ldr	r3, [r4, #16]
 80089ce:	b943      	cbnz	r3, 80089e2 <__swbuf_r+0x32>
 80089d0:	4621      	mov	r1, r4
 80089d2:	4628      	mov	r0, r5
 80089d4:	f000 f82a 	bl	8008a2c <__swsetup_r>
 80089d8:	b118      	cbz	r0, 80089e2 <__swbuf_r+0x32>
 80089da:	f04f 37ff 	mov.w	r7, #4294967295
 80089de:	4638      	mov	r0, r7
 80089e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089e2:	6823      	ldr	r3, [r4, #0]
 80089e4:	6922      	ldr	r2, [r4, #16]
 80089e6:	b2f6      	uxtb	r6, r6
 80089e8:	1a98      	subs	r0, r3, r2
 80089ea:	6963      	ldr	r3, [r4, #20]
 80089ec:	4637      	mov	r7, r6
 80089ee:	4283      	cmp	r3, r0
 80089f0:	dc05      	bgt.n	80089fe <__swbuf_r+0x4e>
 80089f2:	4621      	mov	r1, r4
 80089f4:	4628      	mov	r0, r5
 80089f6:	f7ff fa59 	bl	8007eac <_fflush_r>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	d1ed      	bne.n	80089da <__swbuf_r+0x2a>
 80089fe:	68a3      	ldr	r3, [r4, #8]
 8008a00:	3b01      	subs	r3, #1
 8008a02:	60a3      	str	r3, [r4, #8]
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	1c5a      	adds	r2, r3, #1
 8008a08:	6022      	str	r2, [r4, #0]
 8008a0a:	701e      	strb	r6, [r3, #0]
 8008a0c:	6962      	ldr	r2, [r4, #20]
 8008a0e:	1c43      	adds	r3, r0, #1
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d004      	beq.n	8008a1e <__swbuf_r+0x6e>
 8008a14:	89a3      	ldrh	r3, [r4, #12]
 8008a16:	07db      	lsls	r3, r3, #31
 8008a18:	d5e1      	bpl.n	80089de <__swbuf_r+0x2e>
 8008a1a:	2e0a      	cmp	r6, #10
 8008a1c:	d1df      	bne.n	80089de <__swbuf_r+0x2e>
 8008a1e:	4621      	mov	r1, r4
 8008a20:	4628      	mov	r0, r5
 8008a22:	f7ff fa43 	bl	8007eac <_fflush_r>
 8008a26:	2800      	cmp	r0, #0
 8008a28:	d0d9      	beq.n	80089de <__swbuf_r+0x2e>
 8008a2a:	e7d6      	b.n	80089da <__swbuf_r+0x2a>

08008a2c <__swsetup_r>:
 8008a2c:	b538      	push	{r3, r4, r5, lr}
 8008a2e:	4b29      	ldr	r3, [pc, #164]	@ (8008ad4 <__swsetup_r+0xa8>)
 8008a30:	4605      	mov	r5, r0
 8008a32:	6818      	ldr	r0, [r3, #0]
 8008a34:	460c      	mov	r4, r1
 8008a36:	b118      	cbz	r0, 8008a40 <__swsetup_r+0x14>
 8008a38:	6a03      	ldr	r3, [r0, #32]
 8008a3a:	b90b      	cbnz	r3, 8008a40 <__swsetup_r+0x14>
 8008a3c:	f7fc fcaa 	bl	8005394 <__sinit>
 8008a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a44:	0719      	lsls	r1, r3, #28
 8008a46:	d422      	bmi.n	8008a8e <__swsetup_r+0x62>
 8008a48:	06da      	lsls	r2, r3, #27
 8008a4a:	d407      	bmi.n	8008a5c <__swsetup_r+0x30>
 8008a4c:	2209      	movs	r2, #9
 8008a4e:	602a      	str	r2, [r5, #0]
 8008a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a54:	f04f 30ff 	mov.w	r0, #4294967295
 8008a58:	81a3      	strh	r3, [r4, #12]
 8008a5a:	e033      	b.n	8008ac4 <__swsetup_r+0x98>
 8008a5c:	0758      	lsls	r0, r3, #29
 8008a5e:	d512      	bpl.n	8008a86 <__swsetup_r+0x5a>
 8008a60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a62:	b141      	cbz	r1, 8008a76 <__swsetup_r+0x4a>
 8008a64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a68:	4299      	cmp	r1, r3
 8008a6a:	d002      	beq.n	8008a72 <__swsetup_r+0x46>
 8008a6c:	4628      	mov	r0, r5
 8008a6e:	f7fd fc2b 	bl	80062c8 <_free_r>
 8008a72:	2300      	movs	r3, #0
 8008a74:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a76:	89a3      	ldrh	r3, [r4, #12]
 8008a78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a7c:	81a3      	strh	r3, [r4, #12]
 8008a7e:	2300      	movs	r3, #0
 8008a80:	6063      	str	r3, [r4, #4]
 8008a82:	6923      	ldr	r3, [r4, #16]
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	89a3      	ldrh	r3, [r4, #12]
 8008a88:	f043 0308 	orr.w	r3, r3, #8
 8008a8c:	81a3      	strh	r3, [r4, #12]
 8008a8e:	6923      	ldr	r3, [r4, #16]
 8008a90:	b94b      	cbnz	r3, 8008aa6 <__swsetup_r+0x7a>
 8008a92:	89a3      	ldrh	r3, [r4, #12]
 8008a94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a9c:	d003      	beq.n	8008aa6 <__swsetup_r+0x7a>
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	f000 f882 	bl	8008baa <__smakebuf_r>
 8008aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aaa:	f013 0201 	ands.w	r2, r3, #1
 8008aae:	d00a      	beq.n	8008ac6 <__swsetup_r+0x9a>
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	60a2      	str	r2, [r4, #8]
 8008ab4:	6962      	ldr	r2, [r4, #20]
 8008ab6:	4252      	negs	r2, r2
 8008ab8:	61a2      	str	r2, [r4, #24]
 8008aba:	6922      	ldr	r2, [r4, #16]
 8008abc:	b942      	cbnz	r2, 8008ad0 <__swsetup_r+0xa4>
 8008abe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008ac2:	d1c5      	bne.n	8008a50 <__swsetup_r+0x24>
 8008ac4:	bd38      	pop	{r3, r4, r5, pc}
 8008ac6:	0799      	lsls	r1, r3, #30
 8008ac8:	bf58      	it	pl
 8008aca:	6962      	ldrpl	r2, [r4, #20]
 8008acc:	60a2      	str	r2, [r4, #8]
 8008ace:	e7f4      	b.n	8008aba <__swsetup_r+0x8e>
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	e7f7      	b.n	8008ac4 <__swsetup_r+0x98>
 8008ad4:	20000028 	.word	0x20000028

08008ad8 <_raise_r>:
 8008ad8:	291f      	cmp	r1, #31
 8008ada:	b538      	push	{r3, r4, r5, lr}
 8008adc:	4605      	mov	r5, r0
 8008ade:	460c      	mov	r4, r1
 8008ae0:	d904      	bls.n	8008aec <_raise_r+0x14>
 8008ae2:	2316      	movs	r3, #22
 8008ae4:	6003      	str	r3, [r0, #0]
 8008ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008aee:	b112      	cbz	r2, 8008af6 <_raise_r+0x1e>
 8008af0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008af4:	b94b      	cbnz	r3, 8008b0a <_raise_r+0x32>
 8008af6:	4628      	mov	r0, r5
 8008af8:	f000 f830 	bl	8008b5c <_getpid_r>
 8008afc:	4622      	mov	r2, r4
 8008afe:	4601      	mov	r1, r0
 8008b00:	4628      	mov	r0, r5
 8008b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b06:	f000 b817 	b.w	8008b38 <_kill_r>
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d00a      	beq.n	8008b24 <_raise_r+0x4c>
 8008b0e:	1c59      	adds	r1, r3, #1
 8008b10:	d103      	bne.n	8008b1a <_raise_r+0x42>
 8008b12:	2316      	movs	r3, #22
 8008b14:	6003      	str	r3, [r0, #0]
 8008b16:	2001      	movs	r0, #1
 8008b18:	e7e7      	b.n	8008aea <_raise_r+0x12>
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008b22:	4798      	blx	r3
 8008b24:	2000      	movs	r0, #0
 8008b26:	e7e0      	b.n	8008aea <_raise_r+0x12>

08008b28 <raise>:
 8008b28:	4b02      	ldr	r3, [pc, #8]	@ (8008b34 <raise+0xc>)
 8008b2a:	4601      	mov	r1, r0
 8008b2c:	6818      	ldr	r0, [r3, #0]
 8008b2e:	f7ff bfd3 	b.w	8008ad8 <_raise_r>
 8008b32:	bf00      	nop
 8008b34:	20000028 	.word	0x20000028

08008b38 <_kill_r>:
 8008b38:	b538      	push	{r3, r4, r5, lr}
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	4d06      	ldr	r5, [pc, #24]	@ (8008b58 <_kill_r+0x20>)
 8008b3e:	4604      	mov	r4, r0
 8008b40:	4608      	mov	r0, r1
 8008b42:	4611      	mov	r1, r2
 8008b44:	602b      	str	r3, [r5, #0]
 8008b46:	f7f8 fc46 	bl	80013d6 <_kill>
 8008b4a:	1c43      	adds	r3, r0, #1
 8008b4c:	d102      	bne.n	8008b54 <_kill_r+0x1c>
 8008b4e:	682b      	ldr	r3, [r5, #0]
 8008b50:	b103      	cbz	r3, 8008b54 <_kill_r+0x1c>
 8008b52:	6023      	str	r3, [r4, #0]
 8008b54:	bd38      	pop	{r3, r4, r5, pc}
 8008b56:	bf00      	nop
 8008b58:	200004f0 	.word	0x200004f0

08008b5c <_getpid_r>:
 8008b5c:	f7f8 bc34 	b.w	80013c8 <_getpid>

08008b60 <__swhatbuf_r>:
 8008b60:	b570      	push	{r4, r5, r6, lr}
 8008b62:	460c      	mov	r4, r1
 8008b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b68:	4615      	mov	r5, r2
 8008b6a:	2900      	cmp	r1, #0
 8008b6c:	461e      	mov	r6, r3
 8008b6e:	b096      	sub	sp, #88	@ 0x58
 8008b70:	da0c      	bge.n	8008b8c <__swhatbuf_r+0x2c>
 8008b72:	89a3      	ldrh	r3, [r4, #12]
 8008b74:	2100      	movs	r1, #0
 8008b76:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b7a:	bf14      	ite	ne
 8008b7c:	2340      	movne	r3, #64	@ 0x40
 8008b7e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b82:	2000      	movs	r0, #0
 8008b84:	6031      	str	r1, [r6, #0]
 8008b86:	602b      	str	r3, [r5, #0]
 8008b88:	b016      	add	sp, #88	@ 0x58
 8008b8a:	bd70      	pop	{r4, r5, r6, pc}
 8008b8c:	466a      	mov	r2, sp
 8008b8e:	f000 f849 	bl	8008c24 <_fstat_r>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	dbed      	blt.n	8008b72 <__swhatbuf_r+0x12>
 8008b96:	9901      	ldr	r1, [sp, #4]
 8008b98:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b9c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008ba0:	4259      	negs	r1, r3
 8008ba2:	4159      	adcs	r1, r3
 8008ba4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ba8:	e7eb      	b.n	8008b82 <__swhatbuf_r+0x22>

08008baa <__smakebuf_r>:
 8008baa:	898b      	ldrh	r3, [r1, #12]
 8008bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008bae:	079d      	lsls	r5, r3, #30
 8008bb0:	4606      	mov	r6, r0
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	d507      	bpl.n	8008bc6 <__smakebuf_r+0x1c>
 8008bb6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008bba:	6023      	str	r3, [r4, #0]
 8008bbc:	6123      	str	r3, [r4, #16]
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	6163      	str	r3, [r4, #20]
 8008bc2:	b003      	add	sp, #12
 8008bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc6:	466a      	mov	r2, sp
 8008bc8:	ab01      	add	r3, sp, #4
 8008bca:	f7ff ffc9 	bl	8008b60 <__swhatbuf_r>
 8008bce:	9f00      	ldr	r7, [sp, #0]
 8008bd0:	4605      	mov	r5, r0
 8008bd2:	4639      	mov	r1, r7
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	f7fd fbe9 	bl	80063ac <_malloc_r>
 8008bda:	b948      	cbnz	r0, 8008bf0 <__smakebuf_r+0x46>
 8008bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be0:	059a      	lsls	r2, r3, #22
 8008be2:	d4ee      	bmi.n	8008bc2 <__smakebuf_r+0x18>
 8008be4:	f023 0303 	bic.w	r3, r3, #3
 8008be8:	f043 0302 	orr.w	r3, r3, #2
 8008bec:	81a3      	strh	r3, [r4, #12]
 8008bee:	e7e2      	b.n	8008bb6 <__smakebuf_r+0xc>
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bfa:	81a3      	strh	r3, [r4, #12]
 8008bfc:	9b01      	ldr	r3, [sp, #4]
 8008bfe:	6020      	str	r0, [r4, #0]
 8008c00:	b15b      	cbz	r3, 8008c1a <__smakebuf_r+0x70>
 8008c02:	4630      	mov	r0, r6
 8008c04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c08:	f000 f81e 	bl	8008c48 <_isatty_r>
 8008c0c:	b128      	cbz	r0, 8008c1a <__smakebuf_r+0x70>
 8008c0e:	89a3      	ldrh	r3, [r4, #12]
 8008c10:	f023 0303 	bic.w	r3, r3, #3
 8008c14:	f043 0301 	orr.w	r3, r3, #1
 8008c18:	81a3      	strh	r3, [r4, #12]
 8008c1a:	89a3      	ldrh	r3, [r4, #12]
 8008c1c:	431d      	orrs	r5, r3
 8008c1e:	81a5      	strh	r5, [r4, #12]
 8008c20:	e7cf      	b.n	8008bc2 <__smakebuf_r+0x18>
	...

08008c24 <_fstat_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	2300      	movs	r3, #0
 8008c28:	4d06      	ldr	r5, [pc, #24]	@ (8008c44 <_fstat_r+0x20>)
 8008c2a:	4604      	mov	r4, r0
 8008c2c:	4608      	mov	r0, r1
 8008c2e:	4611      	mov	r1, r2
 8008c30:	602b      	str	r3, [r5, #0]
 8008c32:	f7f8 fc2f 	bl	8001494 <_fstat>
 8008c36:	1c43      	adds	r3, r0, #1
 8008c38:	d102      	bne.n	8008c40 <_fstat_r+0x1c>
 8008c3a:	682b      	ldr	r3, [r5, #0]
 8008c3c:	b103      	cbz	r3, 8008c40 <_fstat_r+0x1c>
 8008c3e:	6023      	str	r3, [r4, #0]
 8008c40:	bd38      	pop	{r3, r4, r5, pc}
 8008c42:	bf00      	nop
 8008c44:	200004f0 	.word	0x200004f0

08008c48 <_isatty_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	4d05      	ldr	r5, [pc, #20]	@ (8008c64 <_isatty_r+0x1c>)
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	602b      	str	r3, [r5, #0]
 8008c54:	f7f8 fc2d 	bl	80014b2 <_isatty>
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	d102      	bne.n	8008c62 <_isatty_r+0x1a>
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	b103      	cbz	r3, 8008c62 <_isatty_r+0x1a>
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	bd38      	pop	{r3, r4, r5, pc}
 8008c64:	200004f0 	.word	0x200004f0

08008c68 <_init>:
 8008c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6a:	bf00      	nop
 8008c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6e:	bc08      	pop	{r3}
 8008c70:	469e      	mov	lr, r3
 8008c72:	4770      	bx	lr

08008c74 <_fini>:
 8008c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c76:	bf00      	nop
 8008c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7a:	bc08      	pop	{r3}
 8008c7c:	469e      	mov	lr, r3
 8008c7e:	4770      	bx	lr
