
{
    "version": "0.1",
    "iter": "1",
    "plusargs": {
	"+UVM_MAX_QUIT_COUNT": "1",
	"+UVM_VERBOSITY": "UVM_NONE",
	"+UVM_TIMEOUT": "200000000000",

	"+k_targ_src_id_chk_en": "1",
	"+chiaiu_scb_en": "1",
	"+ioaiu_scb_en": "1",
	"+dce_scb_en": "1",
	"+dmi_scb_en": "1",
	"+dii_scb_en": "1",
	"+dve_scb_en": "1",
	"+legato_scb_dis": "1",
    "+EN_FSYS_SCB": "1",
	"+k_coh_noncoh_collision":"1",
	"+is_dve_dtwdbg_reader": "0",
	"+k_ace_slave_read_data_interleave_dis": "1",
	"+k_timeout": "1500000",
	"+wt_expected_end_state": "70",
	"+wt_legal_end_state_with_sf": "30",
	"+use_sw_crdt_mgr_cls":"1",
        "+k_enable_domain_based_addr_gen":0,
	"+wt_legal_end_state_without_sf": "0"
    },
    "defines": "ASSERT_ON,INHOUSE_APB_VIP,DATA_ADEPT,FSYS_COVER_ON,RESILIENCY_TESTING,USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS",
    "tbTopTachl": "$WORK_TOP/../hw-lib/rtl/lib/src/gen_wrapper.tachl",
    "pkgPath" : "full_sys/tb/dvPkg.json",
    "configlist": {
	"hw_cfg_45_e": {
            "purpose": "bringup",
	    "tcl_lib": "hw_config_45_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "defines" : "",
	    "compile_args": ""
	},
        "hw_cfg_DVMv8": {
            "purpose": "bringup",
            "tcl_lib": "hw_config_DVMv8",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv8",
	    "defines" : "VIP_SNPS_INCL_SNP_CHNL_FOR_ACELITE_DVM",
            "compile_args": ""
        },
        "hw_cfg_DVMv81": {
            "purpose": "bringup",
            "tcl_lib": "hw_config_DVMv81",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv81",
	    "defines" : "VIP_SNPS_INCL_SNP_CHNL_FOR_ACELITE_DVM",
            "compile_args": ""
        },
        "hw_cfg_DVMv84": {
            "purpose": "bringup",
            "tcl_lib": "hw_config_DVMv84",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv84",
            "compile_args": ""
        },
        "hw_cfg_DVMv8_x": {
            "purpose": "bringup. Copy of hw_cfg_DVMv8 except it has ACELITE with DVM disabled",
            "tcl_lib": "hw_config_DVMv8_x",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv8_x",
            "compile_args": ""
        },
        "hw_cfg_DVMv81_x": {
            "purpose": "bringup. Copy of hw_cfg_DVMv81 except it has ACELITE with DVM disabled",
            "tcl_lib": "hw_config_DVMv81_x",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv81_x",
            "compile_args": ""
        },
        "hw_cfg_DVMv84_x": {
            "purpose": "bringup. Copy of hw_cfg_DVMv84 except it has ACELITE with DVM disabled",
            "tcl_lib": "hw_config_DVMv84_x",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv84_x",
            "compile_args": ""
        },
        "hw_cfg_2_e": {
            "purpose": "bringup",
            "tcl_lib": "hw_config_02_e",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_snps",
            "compile_args": ""
        },
        "hw_cfg_42_e": {
            "purpose": "nightly regression",
            "tcl_lib": "hw_config_42_e",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42",
            "label": [
                ""
            ],
            "compile_args": ""
        },
        "hw_cfg_42_e_DVMv84": {
            "purpose": "bringup",
            "tcl_lib": "hw_config_42_e_DVMv84",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42",
            "label": [
                ""
            ],
            "compile_args": ""
        },
	"hw_cfg_2": {
	    "purpose": "nightly regression: 2 CHIB, ACE-Lite-E w/ DVM, 2 AXI4 w/ PC",
	    "tcl_lib": "hw_config_02",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_2_xb": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_02",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_xb",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_2_rng": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_02",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rng",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_3": {
	    "purpose": "nightly regression: 1 CHI-B, 1 ACE, 1 ACE-Lite-E w/ DVM, 2 AXI4 w/ PC",
	    "tcl_lib": "hw_config_03",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_3",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_6": {
	    "purpose": "nightly regression: 8 ACE, 8 ACE-Lite-E; 5 w/ DVM, 1 AXI4",
	    "tcl_lib": "hw_config_06",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_6",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_e": {
	    "purpose": "nightly regression: 8 CHI-A, 8 ACE-Lit w 1 DVM, 1 AXI4",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7",
	    "label"  : [ "fregr_snps" ],
	    "enCover": "0",
	    "compile_args": ""
	},
	"hw_cfg_7_xb_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_xb",
	    "label"  : [ "cfg_test_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rng_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rng",
	    "label"  : [ "cfg_test_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_ecc_e": {
	    "purpose": "nightly regression: adding: SRAM with SECDEC, Resilience: SECDEC",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_all_ecc_e": {
	    "purpose": "nightly regression: adding: SRAM with SECDEC, Resilience: UnitDuplication, PlaceHolder",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": "",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_parity_e": {
	    "purpose": "parity test adding: SRAM with SECDEC, Resilience: Placeholder, Parity",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_parity",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_all_parity_e": {
	    "purpose": "nightly regression: Memory SRAM parity. Resilience: PARITY, no PlaceHolder",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_parity",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": "",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_8_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_08_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_8",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_10": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_10",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_11": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_11",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_11",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_14": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_14",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_14",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_20": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_20",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_20_dii_boot": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_20",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20_dii_boot",
	    "label"  : [ "fregr_snps" ],
	    "enCover": "0",
	    "compile_args": ""
	},
	"hw_cfg_20_xb": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_20",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20_xb",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_20_rng": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_20",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20_rng",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_22": {
	    "purpose": "Samsung AP",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_22",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_23": {
	    "purpose": "Samsung AP",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_23_topo_0": {
	    "purpose": "Samsung AP random routing topology",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23_topology",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_23_topo_1": {
	    "purpose": "Samsung AP random routing topology",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23_topology",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_24": {
	    "purpose": "Emulation Samsung AP",
	    "tcl_lib": "hw_config_24",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_24",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_30": {
	    "purpose": "Samsung Network",
	    "tcl_lib": "hw_config_30",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_30",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_30_topo_0": {
	    "purpose": "Samsung Network",
	    "tcl_lib": "hw_config_30",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_30_topology",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_31": {
	    "purpose": "Samsung Network AXI4",
	    "tcl_lib": "hw_config_31",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_31",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_32": {
	    "purpose": "Samsung Network with AceLite",
	    "tcl_lib": "hw_config_32",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_32",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_32_topo_0": {
	    "purpose": "Samsung Network with AceLite and random topology",
	    "tcl_lib": "hw_config_32",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_32_topology",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_bitmain_3x3": {
	    "purpose": "Bitmain small network for experimenting",
	    "tcl_lib": "hw_config_bitmain_3x3",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_bitmain_3x3",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_38": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_03",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_38",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_40": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_40_mdii_skid": {
           "purpose": "nightly regression",
           "tcl_lib": "hw_config_40",
           "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40_mdii_skid",
           "label"  : [ "fregr_snps" ],
           "compile_args": ""
       },
	"hw_cfg_40_topo_0": {
	    "purpose": "nightly regression random routing topology",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40_topology",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_41": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_41",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_41_topo_0": {
	    "purpose": "nightly regression random routing topology",
	    "tcl_lib": "hw_config_41",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_topology",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_42": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_42",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_42_topo_0": {
	    "purpose": "nightly regression random routing topology",
	    "tcl_lib": "hw_config_42",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_topology",
	    "label"  : [ "cfg_test_snps",
                         "weekly_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_43": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_43",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_43",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_43_DVMv80": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_43_DVMv80",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_43",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_meye_emu_lite": {
	    "purpose": " Basic Config for Single ARM DSU Bringup.",
	    "tcl_lib": "hw_config_meye_emu_lite",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_emu_lite",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpdsu_gic": {
	    "purpose": " Basic Config for Single ARM DSU Bringup.",
	    "tcl_lib": "hw_cfg_nxpdsu_gic",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpdsu_gic",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_4dsu_gic": {
	    "purpose": " Basic Config for 4 DSU Bringup.",
	    "tcl_lib": "hw_cfg_4dsu_gic",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4dsu_gic",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_44": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_44",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_44",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_45": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_45",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_46": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_46",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_46",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_47": {
	    "purpose": "nightly regression: 2 CHI-B, 2 ACE",
	    "tcl_lib": "hw_config_47",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_47",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_49": {
	    "purpose": "nightly regression: 32 CHI-B, 32 ACE. 16 DMI, 16 DII, 16 DCE",
	    "tcl_lib": "hw_config_49",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_49",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_60_2": {
	    "purpose": "nightly regression: a small configuration with 2 cluster and 2NCAIUs in each cluster",
	    "tcl_lib": "hw_config_60",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_2",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_60_4": {
	    "purpose": "nightly regression: a small configuration with 2 cluster and 4NCAIUs in each cluster",
	    "tcl_lib": "hw_config_60",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_4",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_config_qos_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_9",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_config_atomic": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_02",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_atomic",
	    "label"  : [ "fregr_snps" ],
		"defines" : "FSYS_COVER_ONLY_ATOMIC",
	    "compile_args": ""
	},
	"hw_config_atomic_1": {
	    "purpose": "Created for directed test in CONC-11504. Other jira CONC-11624",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_config_atomic_1",
	    "label"  : [ "fregr_snps" ],
		"defines" : "FSYS_COVER_ONLY_ATOMIC",
	    "compile_args": ""
	},
	"hw_cfg_12": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_12",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_12",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_ace32": {
	    "purpose": "nightly regression: configuration with 32 ACE cluster",
	    "tcl_lib": "hw_config_ace32",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ace32",
	    "label"  : [ "fregr_snps" ],
	    "enCover": "0",
	    "compile_args": ""
	},
	"hw_cfg_oppo": {
	    "purpose": "nightly regression: configuration with 32 ACE cluster",
	    "tcl_lib": "hw_config_oppo",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_oppo",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_ipsg": {
	    "purpose": "nightly regression: Intel config",
	    "tcl_lib": "hw_config_ipsg",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ipsg",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_ipsg_mpf": {
	    "purpose": "nightly regression: Intel config",
	    "tcl_lib": "hw_config_ipsg_mpf",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ipsg_mpf",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_ipsg_1ca": {
	    "purpose": "nightly regression: Intel config with 1 caching agent",
	    "tcl_lib": "hw_config_ipsg_1caiu",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ipsg",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_codasip": {
	    "purpose": "nightly regression: Codasip config",
	    "tcl_lib": "hw_config_codasip",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_codasip",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_rydx": {
	    "purpose": "nightly regression: RYDX config",
	    "tcl_lib": "hw_config_rydx",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rydx",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_tenstorrent": {
	    "purpose": "nightly regression: Tenstorrent config",
	    "tcl_lib": "hw_config_tenstorrent",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_tenstorrent",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_wave": {
	    "purpose": "nightly regression: Wave config",
	    "tcl_lib": "hw_config_wave",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_wave",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_legacy":{
		"purpose": "Nxp test case:1CHI (96 OTT) datawidth 256 & 4 IO(32OTT) + 1 IO(16 OTT) Freq1.3Ghz datawidth 128 // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256 // 2DII  1.3Ghz",
		"tcl_lib": "hw_config_nxpauto_legacy",
		"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto_legacy",
		"compile_args": "",
		"_comment": "legacy means simulate with same credit as Ncore3.2"
	},
	"hw_cfg_nxpauto": {
	    "purpose": "nightly regression: NXP auto config",
	    "tcl_lib": "hw_config_nxpauto",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_snps",
                         "lregr_snps"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_v11": {
	    "purpose": "nightly regression: NXP auto config version",
	    "tcl_lib": "hw_config_nxpauto_v11",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_p1": {
	    "purpose": "nightly regression: NXP auto performance config 1",
	    "tcl_lib": "hw_config_nxpauto_perf_cfg1",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_p2": {
	    "purpose": "nightly regression: NXP auto performance config 2",
	    "tcl_lib": "hw_config_nxpauto_perf_cfg2",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_p3": {
	    "purpose": "nightly regression: NXP auto performance config 3",
	    "tcl_lib": "hw_config_nxpauto_perf_cfg3",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_flc": {
	    "purpose": "nightly regression: configuration for FLC configuration",
	    "tcl_lib": "hw_config_flc",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_flc",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpemu": {
	    "purpose": "nightly regression: NXP auto config",
	    "tcl_lib": "hw_config_nxpemu",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpemu",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_1_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_01_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_1_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_1_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_01_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_1_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_2_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_02_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_2_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_02_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_2_rand_2": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_02_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_2_rand_3": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_02_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_3_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_03_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_3_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_randomizer_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters from randomizer (no tcl control)",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_randomizer",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_2": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_3": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_4": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_5": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_10_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_10_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_11_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_11_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_11_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_12_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_12_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_12_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_14_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_14_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_14_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_20_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_20_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_22_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_22_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_22_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_22_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_22_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_22_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_30_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_30_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_30_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_30_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_30_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_30_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_32_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_32_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_32_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_32_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_32_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_32_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_ace32_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_ace32_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ace32_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_ace32_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_ace32_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ace32_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_40_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_40_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_40_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_40_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_41_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_41_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_41_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_41_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_42_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_41_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_42_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_41_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_43_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_43_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_43_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_43_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_44_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_44_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_44_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_44_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_0": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_1": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_2": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_3": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_4": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand_snps", "lregr_snps" ],
	    "compile_args": ""
	},
	"hw_cfg_7_all_ecc_xprop_xtrap_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_all_ecc_xprop_resolve_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_all_ecc_xprop_pass_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_10_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_10",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_10_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_10",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_10_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_10",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_23_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_23_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_23_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_31_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_31",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_31",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_31_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_31",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_31",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_31_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_31",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_31",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_40_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_40_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_40_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	    "label"  : [ "weekly_snps" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
        "hw_cfg_meye_q7": {
            "purpose": "no mulitheaded IOAIU. For trials with ME",
            "tcl_lib": "hw_config_meye_q7",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave": {
            "purpose": "no mulitheaded IOAIU. For trials with ME",
            "tcl_lib": "hw_config_meye_q7_interleave",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave_beta715": {
            "purpose": "ME Beta7.15 V3 release",
            "tcl_lib": "hw_config_meye_q7_interleave_beta715",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave_beta3": {
            "purpose": "ME Beta9.1 V4 release",
            "tcl_lib": "hw_config_meye_q7_interleave_beta3",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_latest": {
            "purpose": "ME latest release",
            "tcl_lib": "hw_config_meye_q7_latest",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave_rc": {
            "purpose": "ME Beta9.29 V2 release",
            "tcl_lib": "hw_config_meye_q7_interleave_rc",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave_fr": {
            "purpose": "ME RC V7_12.19 release",
            "tcl_lib": "hw_config_meye_q7_interleave_fr",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_snps" ],
	    "compile_args": ""
        },
	"hw_cfg_resiltech_connectivity_3_fix": {
            "purpose": "Connectivity interleaving feature verification",
            "tcl_lib": "hw_config_resiltech",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech",
            "label": [ "fregr_snps" ],
            "compile_args": ""
	},
	"hw_cfg_resiltech_connectivity_3_fix_unconn_dii": {
            "purpose": "Connectivity interleaving feature verification",
            "tcl_lib": "hw_config_resiltech_unconn_dii",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech_unconn_dii",
            "label": [ "fregr_snps" ],
            "compile_args": ""
	},
	"hw_cfg_resiltech_connectivity_3_fix_mpu": {
		"purpose": "Connectivity interleaving feature verification with mpu",
		"tcl_lib": "hw_config_resiltech_mpioaiu",
		"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech_mpioaiu",
		"label": [ "fregr_snps" ],
		"compile_args": ""
	},
	"hw_cfg_resiltech_final": {
	"purpose": "BIST Debug pin",
	"tcl_lib": "hw_config_resiltech_debug",
	"tcl_dir": "$MAESTRO_EXAMPLES/../../customer_configs/Resiltech/Final/V3_1.31",
	"label": [ "fregr_snps" ],
	"compile_args": ""
	},
	"hw_cfg_meye_q7_mpf": {
            "purpose": "no mulitheaded IOAIU. For trials with ME. Using AE supplied mpf",
            "tcl_lib": "hw_config_meye_q7_mpf",
	    "tcl":     "$MAESTRO_EXAMPLES/hw_config_meye_q7_mpf/hw_config_meye_q7_mpf.tcl",
	    "label"  : [ "me_trial_snps" ],
	    "compile_args": ""
        } 
    },
    "testlist": {
	"ioaiu_decode_err_illegal_acc_format_csr_unsupported_size": {
	    "name": "concerto_fullsys_test",
	    "purpose": "fsys ioaiu testcase to verify illegal CSR access format, txn greater than 4 bytes case",
	    "config": {
		"hw_cfg_2":{},
		"hw_cfg_3":{},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
        "hw_cfg_45":{"label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_codasip":{}
	    },
	    "iter": 1,
	    "plusargs": {
                "+use_new_csr": "0",
                "+sysco_disable": "1",
                "+EN_FSYS_SCB" : "0",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+k_decode_err_illegal_acc_format_test_unsupported_size":"1",
		"+error_test": "1",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+use_large_memregion": "1"
	    },
	    "label": [
		"fregr_snps",
                "misc_fregr_snps",
		"csr_snps"
	    ]
	},
	"chiaiu_decode_err_illegal_acc_format_csr_unsupported_size": {
	    "name": "concerto_fullsys_test",
	    "purpose": "fsys chiaiu testcase to verify illegal CSR access format, txn greater than 4 bytes case",
	    "config": {
                "hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_2":{},
		"hw_cfg_3":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_codasip":{}

	    },
	    "iter": 1,
	    "plusargs": {
                "+sysco_disable": "1",
                "+EN_FSYS_SCB": "0",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "1",
		"+k_csr_access_only": "1",
		"+k_decode_err_illegal_acc_format_test_unsupported_size":"1",
		"+error_test": "1",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+use_large_memregion": "1"
	    },
	    "label": [
		"fregr_snps",
                "misc_fregr_snps",
		"csr_snps"
	    ]
	},
	"concerto_nrs_reg_test_from_ioaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "",
	    "config": {
                "hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
	    "plusargs": {
                "+use_new_csr": "0",
		"+program_nrs_base": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
                "misc_fregr_snps",
		"fregr_snps"
	    ]
	},
	"concerto_nrs_reg_test_from_chiaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "",
	    "config": {
                "hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+program_nrs_base": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "misc_fregr_snps",
		"fregr_snps"
	    ]
	},
	"concerto_reg_bit_bash_test_from_ioaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "bit bash seq, parsing through all ncore registers",
		"_hashtag": "#Stimulus.FSYS.csr.bit_bash",
	    "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+csr_test_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+use_fsys_reg_bit_bash_seq":"1",
		"+k_sim_timeout": "25",
	        "+dii_scb_en": "0",
	        "+k_timeout": "10000000",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "misc_fregr_snps",
		"fregr_snps"
	    ]
	},
	"concerto_reg_reset_value_test_from_ioaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "reset value seq, parsing through all ncore registers",
		"_hashtag": "#Stimulus.FSYS.csr.reset_val",
		"_hashtag2": "#Check.FSYS.csr.reset_val",
	    "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
                "hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+csr_test_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+use_fsys_reg_reset_value_seq":"1",
		"+k_sim_timeout": "25",
	        "+k_timeout": "5000000",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "misc_fregr_snps",
		"fregr_snps"
	    ]
	},
        "concerto_reg_bit_bash_test_from_chiaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "bit bash seq, parsing through all ncore registers",
	    "config": {
                "hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "plusargs": {
		"+addr_mgr_dummy_addr": null,
		"+k_csr_access_only": "1",
		"+use_fsys_reg_bit_bash_seq":"1",
		"+k_sim_timeout": "10",
	        "+dii_scb_en": "0",
	        "+k_timeout": "15000000",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "misc_fregr_snps",
		"fregr_snps"
	    ]
	},
	"concerto_reg_reset_value_test_from_chiaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "reset value seq, parsing through all ncore registers",
	    "config": {
                "hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "plusargs": {
		"+addr_mgr_dummy_addr": null,
		"+k_csr_access_only": "1",
		"+use_fsys_reg_reset_value_seq":"1",
		"+k_sim_timeout": "10",
	        "+k_timeout": "5000000",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "misc_fregr_snps",
		"fregr_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_chiaiu_random_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + chiaiu txn.",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_2":{"plusargs":{}}
	    },
		"iter": 1,
		"qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+chiaiu_test": "0",
		
                "+boot_from_ioaiu": "1",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu0_num_trans":"100",
		"+chiaiu1_num_trans":"100",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_chiaiu_random_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. chiaiu boot + chiaiu txn.",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_2":{"plusargs":{}}
      },
		"iter": 1,
		"qrsimoptions": "-P",
	    "plusargs": {
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
		"+chi_num_trans": "100",
                "+chiaiu0_num_trans":"100",
		"+chiaiu1_num_trans":"100",
		"+chiaiu_test": "1",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. chiaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+k_sim_timeout": "15",
                "+noncoherent_test" : "1",
                "+force_single_txn" : "1",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_en":"0n1",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+ioaiu_en":"0n1",
                "+use_burst_incr" : "1" 
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+rand_crdt_en":"0",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+noncoherent_test" : "1",
                "+force_single_txn" : "1",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1",
                "+use_burst_incr" : "1" 
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot_rand_crdt": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_codasip":{},
                "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "25",
		"+ioaiu_num_trans": "25",
		"+use_sw_crdt_mgr_cls":"1",
		"+rand_crdt_en":"1",
		"+k_sim_timeout": "25",
		"+EN_FSYS_SCB" : "0",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps",
		"sw_crdt_mgmt_fregr_snps",
		"fregr_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_rand_dynamic": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity rand with dynamic testing",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_codasip":{},
        "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+chi_num_trans":"0",
		"+use_sw_crdt_mgr_cls":"1",
		"+rand_crdt_en":"1",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
        "+noncoherent_test" : "1",
        "+force_single_txn" : "1",
        "+chiaiu_timeout_val":"64",
        "+ioaiu_timeout_val":"64",
        "+use_burst_incr" : "1" 
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_rand_dynamic"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_rand_illegale_filed_value": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "test to check that counterstate filed of CCR reg don't have illegale value of 5 and 6  ",
	    "config": {
		"hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "50",
		"+chi_num_trans":"50",
		"+use_sw_crdt_mgr_cls":"1",
		"rand_crdt_en":"1",
		"check_illegale_cntstate":null,
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
        "+noncoherent_test" : "1",
        "+force_single_txn" : "1",
        "+chiaiu_timeout_val":"64",
        "+ioaiu_timeout_val":"64",
        "+use_burst_incr" : "1" 
	    },
	    "label": [
		"fregr_snps",
		"sw_crdt_mgmt_fregr_snps",
		"sw_crdt_mgmt_sanity_rand_illegale_filed_value_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_max_credit": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans":"100",
		"+ioaiu_test": "0",
		"+use_sw_crdt_mgr_cls":"1",
		"+rand_crdt_en":"1",
		"+max_crdt_test":"1",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
        "+noncoherent_test" : "1",
        "+force_single_txn" : "0",
        "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
        "+chiaiu_timeout_val":"64",
        "+ioaiu_timeout_val":"64",
        "+chiaiu_en":"0n1",
        "+ioaiu_en":"0n1",
		"+use_burst_incr" : "1",
		"+k_ace_slave_read_data_chnl_delay_max":"200",
		"+k_ace_slave_write_resp_chnl_delay_max":"200"
	    },
	    "label": [
		"sw_crdt_mgmt_fregr_snps",
		"fregr_snps",
		"sw_crdt_mgmt_sanity_rand_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. chiaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+k_sim_timeout": "15",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_7_all_ecc":{}, 
                "hw_cfg_7_all_parity":{}, 
                "hw_cfg_7_parity_e":{},
                "hw_cfg_20":{},
                "hw_cfg_20_dii_boot":{}, 
                "hw_cfg_24":{},
                "hw_cfg_60_2":{"plusargs":{}}, 
                "hw_cfg_60_4":{"plusargs":{}}, 
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_nxpauto":{},
                "hw_cfg_8_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_11":{"plusargs":{}},
                "hw_cfg_12":{},
                "hw_cfg_14":{},
                "hw_cfg_22":{},
                "hw_cfg_23":{},
                "hw_cfg_40":{"plusargs":{}},
                "hw_cfg_40_topo_0":{},
                "hw_cfg_42":{},
                "hw_cfg_42_topo_0":{},
                "hw_cfg_43":{},
                "hw_cfg_44":{},
                "hw_cfg_45":{},
                "hw_cfg_46":{},
                "hw_cfg_ace32":{},
                "hw_cfg_30":{},
                "hw_cfg_30_topo_0":{},
                "hw_cfg_31":{},
                "hw_cfg_32":{},
                "hw_cfg_32_topo_0":{},
                "hw_cfg_codasip":{},
                "hw_cfg_flc":{},
                "hw_cfg_oppo":{},
                "hw_cfg_ipsg":{},
                "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}},
                "hw_cfg_resiltech_connectivity_3_fix":{},
                "hw_cfg_rydx":{}  
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps",
		"sw_crdt_mgmt_sanity_all_cfg_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_7_all_ecc":{}, 
                "hw_cfg_7_all_parity":{}, 
                "hw_cfg_7_parity_e":{},
                "hw_cfg_20":{},
                "hw_cfg_20_dii_boot":{}, 
                "hw_cfg_24":{},
                "hw_cfg_60_2":{"plusargs":{}}, 
                "hw_cfg_60_4":{"plusargs":{}}, 
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_nxpauto":{},
                "hw_cfg_8_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_11":{"plusargs":{}},
                "hw_cfg_12":{},
                "hw_cfg_14":{},
                "hw_cfg_22":{},
                "hw_cfg_23":{},
                "hw_cfg_40":{"plusargs":{}},
                "hw_cfg_40_topo_0":{},
                "hw_cfg_42":{},
                "hw_cfg_42_topo_0":{},
                "hw_cfg_43":{},
                "hw_cfg_44":{},
                "hw_cfg_45":{},
                "hw_cfg_46":{},
                "hw_cfg_ace32":{},
                "hw_cfg_30":{},
                "hw_cfg_30_topo_0":{},
                "hw_cfg_31":{},
                "hw_cfg_32":{},
                "hw_cfg_32_topo_0":{},
                "hw_cfg_codasip":{},
                "hw_cfg_flc":{},
                "hw_cfg_oppo":{},
                "hw_cfg_ipsg":{},
                "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}},
                "hw_cfg_resiltech_connectivity_3_fix":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_rydx":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "25",
		"+ioaiu_num_trans": "25",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_snps",
		"sw_crdt_mgmt_sanity_all_cfg_snps"
	    ]
	},
	"sw_crdt_mgr_aiu_random_ioaiu_Decerr": {
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "name": "concerto_fullsys_test",
	    "purpose": "error testing All Aius random write/read. Same as aiu_random with less transactions test dec error for zero credit",
	    "config": {
				"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},       	
				"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
				"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "10",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+error_test": "1",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+prob_ace_snp_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+ioaiu_zero_credit": null,
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
		"sw_crdt_mgmt_fregr_snps",
		"sw_crdt_mgmt_sanity_decerr_snps"
	    ]
	},
	"sw_crdt_mgr_aiu_random_chiaiu_Decerr": {
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "name": "concerto_fullsys_test",
	    "purpose": "erro testing. All Aius random write/read. Same as aiu_random with less transactions test dec error for zero credit",
	    "config": {       	
				"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
				"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "10",
		"+ioaiu_num_trans": "0",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+error_test": "1",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+prob_ace_snp_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chiaiu_zero_credit": null,
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
		"sw_crdt_mgmt_fregr_snps",
		"sw_crdt_mgmt_sanity_decerr_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot_mrd_zero_cdrt_0": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions test dec error for zero credit",
	    "config": {
			"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},       	
			"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
			"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
            "hw_cfg_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "5",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+error_test": "1",
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+decerr_crdt_mrd_zero_crdt": null,
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
		"sw_crdt_mgmt_fregr_snps",
		"sw_crdt_mgmt_sanity_decerr_snps"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot_dynamic": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity rand with dynamic testing",
	    "config": {
				"hw_cfg_2":{"plusargs":{}},
				"hw_cfg_codasip":{},
				"hw_cfg_resiltech_connectivity_3_fix_mpu":{},
				"hw_cfg_resiltech_connectivity_3_fix":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_dynamic_snps"
	    ]
	},
	"aiu_random_tcl_migration": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_6":{},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_11":{"plusargs":{}},
                "hw_cfg_12":{},
                "hw_cfg_14":{},
                "hw_cfg_20":{},
                "hw_cfg_22":{},
                "hw_cfg_24":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_32":{},
                "hw_cfg_40":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_42":{},
                "hw_cfg_43":{},
                "hw_cfg_44":{},
                "hw_cfg_45":{},
                "hw_cfg_46":{},
                "hw_cfg_47":{},
                "hw_cfg_49":{},
                "hw_cfg_ace32":{},
                "hw_cfg_bitmain_3x3":{},
                "hw_cfg_codasip":{},
                "hw_cfg_flc":{},
                "hw_cfg_ipsg":{},
                "hw_cfg_ipsg_1ca":{},
                "hw_cfg_ipsg_mpf":{},
				"hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_meye_q7_mpf":{},
                "hw_cfg_nxpauto":{},
                "hw_cfg_nxpemu":{},
                "hw_cfg_oppo":{},
                "hw_cfg_rydx":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "250",
		"+ioaiu_num_trans": "250",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"tcl_migration_snps"
	    ]
	},
	"ioaiu_csr_tcl_migration": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU csr access. Same as ioaiu_csr. Tests tcl_migration",
	    "config": {
		"hw_cfg_23":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_60_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+use_large_memregion": "1"
	    },
	    "label": [
		"tcl_migration_snps"
	    ]
	},
	"chiaiu_random_corr_err_tcl_migration": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with correctable error injection. Tests tcl migration",
	    "config": [
		"hw_cfg_7_all_ecc",
		"hw_cfg_7_all_parity"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
                "+CONC-8860-WORKAROUND": "1",

		"+chi_num_trans": "100",
		"+error_test": "1",
		"+inject_correctable_error": "1",
		"+k_sim_timeout": "10",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"tcl_migration_snps"
	    ]
	},
        "qchannel_sanity_test_tcl_migration": {
            "name": "concerto_fullsys_test",
            "purpose": "PMA test. Tests tcl_migration",
            "config": [
                "hw_cfg_20_dii_boot"
            ],
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "50",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
                "+num_qchannel_loop" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
		"tcl_migration_snps"
            ]
        },
	"chiaiu_csr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU csr access",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb_e":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_41_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_codasip":{},
	    "hw_cfg_tenstorrent": {"plusargs":{}},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{},
		"hw_cfg_nxpdsu_gic":{},
		"hw_cfg_4dsu_gic":{}
		},
	    "iter": 1,
	    "plusargs": {
			"+k_sim_timeout": "1",
			"+sysco_disable": "1",
			"+k_csr_access_only": "1",
			"+ioaiu_scb_en": "0"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "misc_fregr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "weekly_snps",
		"fregr_snps",
		"shortregr_snps",
		"sregr_snps",
		"cfg_test_snps",
		"csr_snps"
	    ]
	},
	"ioaiu_csr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU csr access",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb_e":{},
		"hw_cfg_20":{},
		"hw_cfg_22":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_ace32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_46":{},
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent":{"plusargs":{}},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_60_2":{"plusargs":{}},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+use_large_memregion": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "weekly_snps",
		"fregr_snps",
                "misc_fregr_snps",
		"shortregr_snps",
		"sregr_snps",
		"cfg_test_snps",
		"csr_snps"
	    ]
	},
	"ioaiu_NRSAR_csr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU csr access",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},	
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}

	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+k_nrsar_test":"1",
		"+error_test": "1",
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+use_large_memregion": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"misc_fregr_snps",
		"fregr_snps",
		"csr_snps"
	    ]
	},
	"corr_interrupt_check_through_alias_reg_write": {
	    "name": "concerto_fullsys_test",
	    "purpose": "Cehck the corr ErrInt functionality by writing alias register",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb_e":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_ace32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+check_corr_interrupt": null,
		"+k_csr_access_only": "1"
	    },
	    "label": [
                "weekly_snps",
                "misc_fregr_snps",
		"fregr_snps",
		"cfg_test_snps",
		"csr_snps"
	    ]
	},
	"ioaiu_dii_bootregion": {
	    "name": "concerto_bootregion_test",
	    "purpose": "IOAIU boot region access",
	    "config": {
		"hw_cfg_7_e":{},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent":{"plusargs":{}},
		"hw_cfg_20_dii_boot":{}
		},
	    "iter": 1,
	    "plusargs": {
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "5",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_axcache_0_to_dii": "1",
		"+boot_from_ioaiu": "1",
		"+use_dmi_ig_id": "0"
	    },
	    "label": [
		"shortregr_snps",
		"sregr_snps",
		"fregr_snps"
			]
		},
	"ioaiu_bootregion": {
	    "name": "concerto_bootregion_test",
	    "purpose": "IOAIU boot region access",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb_e":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_23":{},
		"hw_cfg_10":{"plusargs":{}},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_ace32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent":{"plusargs":{}},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "5",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_axcache_0_to_dii": "1",
		"+boot_from_ioaiu": "1",
		"+use_dmi_ig_id": "0"
	    },
        "flavors": {
            "detached" : {
                "plusargs": {
                    "+sysco_disable": "1"
                },
                "purpose": "Detached boot"
            }
        }, 
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
		"cfg_test_snps",
                "weekly_snps",
		"shortregr_snps",
		"sregr_snps",
                "misc_fregr_snps",
		"fregr_snps"
	    ]
	},
	"chiaiu_bootregion": {
	    "name": "concerto_bootregion_test",
	    "purpose": "CHIAIU boot region access",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_20_dii_boot":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
	    "hw_cfg_tenstorrent":{"plusargs":{}},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+chi_num_trans": "200",
		"+k_sim_timeout": "5",
		"+use_dmi_ig_id": "0"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "weekly_snps",
		"shortregr_snps",
		"sregr_snps",
                "misc_fregr_snps",
		"fregr_snps"
	    ]
	},
        "compile": {
            "purpose": "to test RTL and DV file generation & only compilation",
            "config": {
               "hw_cfg_42":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin_urvish"], "plusargs":{}}
                    }
               },
               "hw_cfg_43":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin_urvish"], "plusargs":{}}
                    }
               },
               "hw_cfg_45":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin_urvish"], "plusargs":{}}
                    }
               }
            },
            "iter":0,
            "qrsimoptions": "-P",
            "flavors": {},
            "label": [
            ]
        },
	"chiaiu_random": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_all_ecc":{},
		"hw_cfg_7_all_parity":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ 
                    "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]
               },
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpdsu_gic":{},
		"hw_cfg_4dsu_gic":{}
	    },
		"iter": 1,
		"qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+k_sim_timeout": "10"
	    },
            "flavors": {
              "noncoh"                   : {"plusargs": {
                "+noncoherent_test": "1"
              },
	      "purpose": "CHIAIU non-coherent write/read",	
	      "label": ["chiaiu_noncoh_snps"]
              },
              "noncoh_writes"                   : {"plusargs": {
                "+k_coh_noncoh_collision":"ignore",
                "+noncoherent_test": "1",
                "+write_test": "1"
              },
	      "purpose": "CHIAIU non-coherent write",	
	      "label": ["chiaiu_noncoh_snps"]
              },
			  "dmiusmc_policy"                   : {"plusargs": {
                "+dmiusmc_policy": "0",
				"+dmiusmc_policy_chiaiu_test": "1"
              },
			  "purpose": "CHIAIU random with dmiusmc policy   write/read write/read",	
			  "label": ["chiaiu_dmiusmc_policy_snps"]
				  },			  
              "noncoh_reads"                   : {"plusargs": {
                "+k_coh_noncoh_collision":"ignore",
                "+noncoherent_test": "1",
                "+read_test": "1"
              },
	      "purpose": "CHIAIU non-coherent read",	
	      "label": ["chiaiu_noncoh_snps"]
              },
			  "noncoh_dii_cmo"                   : {"plusargs": {
                "+noncoherent_test": "1",
                "+use_nondata": "1",
				"+use_dii_intrlv_grp":"1",
				"+dii_mem_order":"18",
				"dii_cmo_test":"1"
              },
         "purpose": "CHIAIU non-coherent & dataless",	
	      "label": ["chiaiu_noncoh_dii_cmo_snps"]
            },
            "noncoh_nondata"                   : {"plusargs": {
                "+noncoherent_test": "1",
                "+use_nondata": "1"
              },
         "purpose": "CHIAIU non-coherent & dataless",	
	      "label": ["chiaiu_noncoh_nondata_snps"]
            }
            },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
		"fregr_snps",
		"sregr_snps",
                "chiaiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"chiaiu_random_ChiE_cfg": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read. At the moment, not added chi-E txns, only having chi-a & chi-b txns running on chi-e interfaces",
	    "config": {
		"hw_cfg_42_e":{"plusargs":{}},
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_7_e":{"plusargs":{}}
	    },
            "flavors": {
              "noncoh"                   : {"plusargs": {
                "+noncoherent_test": "1"
              },
	      "purpose": "CHIAIU non-coherent write/read",	
	      "label": ["chiaiu_noncoh_snps"]
              },
              "noncoh_writes"                   : {"plusargs": {
                "+k_coh_noncoh_collision":"ignore",
                "+noncoherent_test": "1",
                "+write_test": "1"
              },
	      "purpose": "CHIAIU non-coherent write",	
	      "label": ["chiaiu_noncoh_snps"]
              },
              "noncoh_reads"                   : {"plusargs": {
                "+k_coh_noncoh_collision":"ignore",
                "+noncoherent_test": "1",
                "+read_test": "1"
              },
	      "purpose": "CHIAIU non-coherent read",	
	      "label": ["chiaiu_noncoh_snps"]
              }
            },
		"iter": 1,
		"qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"chiaiu_random_fregr_chiE_cfg_snps"
	    ]
	},
	"aiu_random_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f & ioaiu_num_trans for io native i/f.",
	    "config": {
                "hw_cfg_42":{"plusargs":{}},
                "hw_cfg_42_e":{"plusargs":{}},
                "hw_cfg_42_e_DVMv84":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_7_e":{"plusargs":{}},
                "hw_cfg_43_DVMv80":{"plusargs":{}},
                "hw_cfg_43":{"plusargs":{}},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+wt_multipart_dvm": "0",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
		"+k_sim_timeout": "25"
	    },
	    "flavors": {
		"with_delay": {"plusargs": {"+use_dvm": "1","+svt_chi_delay_en":"1"}}
            },
	    "label": [
		"dvm_fregr_snps"
	    ]
	},
	"aiu_random_dvm_with_io_two_part_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f & ioaiu_num_trans for io native i/f.",
	    "config": {
                "hw_cfg_42":{"plusargs":{}},
                "hw_cfg_42_e":{"plusargs":{}},
                "hw_cfg_42_e_DVMv84":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_7_e":{"plusargs":{}},
                "hw_cfg_43_DVMv80":{"plusargs":{}},
                "hw_cfg_43":{"plusargs":{}},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{"+svt_chi_ll_protocol_checks_enable":"0"}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+wt_multipart_dvm": "100",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
		"+k_sim_timeout": "25"
	    },
	    "flavors": {
		"with_delay": {"plusargs": {"+use_dvm": "1","+svt_chi_delay_en":"1"}}
            },
	    "label": [
		"dvm_fregr_snps"
	    ]
	},
	"aiu_random_dvm_snp_resp_err": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f & ioaiu_num_trans for io native i/f. Inject snp resp err.",
	    "config": {
                "hw_cfg_42":{"plusargs":{}},
                "hw_cfg_42_e":{"plusargs":{}},
                "hw_cfg_42_e_DVMv84":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_7_e":{"plusargs":{}},
                "hw_cfg_43_DVMv80":{"plusargs":{}},
                "hw_cfg_43":{"plusargs":{}},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+wt_multipart_dvm": "0",
                "+axi_snp_seq_name":"cust_svt_axi_snoop_err_transaction",
		"+exp_cmp_rsp_cmstatus_error_in_chi":"1",
		"+SNPrsp_with_non_data_error": 	"1",
		"+SNPrsp_with_data_error": "1",
		"+chi_snp_seq_name": "chi_subsys_snoop_error_item",
		"+error_test": "1",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"dvm_fregr_snps"
	    ]
	},
	"chiaiu_random_all_ops_no_dvm_ChiE_cfg": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random access without DVM ops. At the moment, not added chi-E txns, only having chi-a & chi-b txns running on chi-e interfaces",
	    "config": {
		"hw_cfg_42_e":{"plusargs":{}},
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_7_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1"
	    },
	    "label": [
		"chiaiu_random_fregr_chiE_cfg_snps"
	    ]
	},
        "chiaiu_random_more_dvm_ops_ChiE_cfg": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with DVM. More DVMOps. svt delays enabled, high delay value. At the moment, not added chi-E txns, only having chi-a & chi-b txns running on chi-e interfaces",
	    "config": {
		"hw_cfg_42_e":{"plusargs":{}},
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_7_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "1000",
		"+k_sim_timeout": "20",
		"+use_dvm": "1",
		"+svt_chi_delay_en": "1",
		"+dvm_ops_high_wt": "1"
	    },
	    "label": [
		"chiaiu_random_fregr_chiE_cfg_snps"
	    ]
	},
     "chiaiu_random_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
		"flavors": {
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0",
											"+connectivity_testing": "1",
											"+error_test": "1", 
											"+prob_ace_snp_resp_error": "0",
											"+prob_ace_slave_rd_resp_error": "0",
											"+prob_ace_slave_wr_resp_error": "0",
											"+SNPrsp_with_non_data_error": 	"0",
											"+SNPrsp_with_data_error": 		"0",
											"+chi_data_flit_non_data_err": 	"0",
											"+chi_data_flit_data_err": 		"0",
											"+EN_FSYS_SCB" : "0"},
							  "_hashtag":"#Stimulus.FSYS.address_dec_error.unconnectedDMI",
							  "_hashtag1":"#Stimulus.FSYS.address_dec_error.unconnectedDII",
							  "_hashtag2":"#Stimulus.FSYS.address_dec_error.unconnectedDCE"
										}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"conn_fregr_snps",
		"fregr_snps",
		"sregr_snps",
		"connectivity_snps"
	    ]
	},
	"chiaiu_random_noncoh_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random NONCOH write/read with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
		"flavors": {
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0",
											"+error_test": "1", 
											"+prob_ace_snp_resp_error": "0",
											"+prob_ace_slave_rd_resp_error": "0",
											"+prob_ace_slave_wr_resp_error": "0",
											"+SNPrsp_with_non_data_error": 	"0",
											"+SNPrsp_with_data_error": 		"0",
											"+chi_data_flit_non_data_err": 	"0",
											"+chi_data_flit_data_err": 		"0",
											"+EN_FSYS_SCB" : "0"}}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
                "+noncoherent_test": "1",
		"+connectivity_testing":"1",
        "+k_coh_noncoh_collision":"ignore",
		"+connectivity_dce_cross_check":"1",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"conn_fregr_snps",
		"fregr_snps",
		"sregr_snps",
		"connectivity_snps"
	    ]
	},
	"chiaiu_random_coherent_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random COHERENT write/read only coherent with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
		"flavors": {
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0",
										  "+error_test": "1", 
		                                  "+prob_ace_snp_resp_error": "0",
										  "+prob_ace_slave_rd_resp_error": "0",
										  "+SNPrsp_with_non_data_error": 	"0",
										  "+SNPrsp_with_data_error": 		"0",
										  "+chi_data_flit_non_data_err": 	"0",
										  "+chi_data_flit_data_err": 		"0",
										  "+prob_ace_slave_wr_resp_error": "0", "+EN_FSYS_SCB" : "0"}}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+connectivity_testing":"1",
		"+coherent_test": "1",
		"+connectivity_dce_cross_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"conn_fregr_snps",
		"fregr_snps",
		"sregr_snps",
		"tempo_snps",
		"connectivity_snps"
	    ]
	},

	"chiaiu_random_corr_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with correctable error injection",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_all_ecc":{},
		"hw_cfg_7_all_parity":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
                "+CONC-8860-WORKAROUND": "1",

		"+chi_num_trans": "100",
		"+error_test": "1",
		"+inject_correctable_error": "1",
		"+k_sim_timeout": "10",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
		"fregr_snps",
                "chiaiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"concerto_fsc_reg_bit_bash_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "FSC register bit bash test",
	    "config": [
		"hw_cfg_7_all_ecc",
		"hw_cfg_7_all_parity"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+sysco_disable": null,
		"+error_test": "1",
		"+k_csr_access_only": "1",
		"+use_fsys_fsc_reg_bit_bash_seq":"1",
		"+k_sim_timeout": "10",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"misc_fregr_snps",
		"fregr_snps",
		"tempo_snps"
	    ]
	},
	"concerto_fsc_reg_hw_reset_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "FSC register hw reset test",
	    "config": [
		"hw_cfg_7_all_ecc",
		"hw_cfg_7_all_parity"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+sysco_disable": null,
		"+error_test": "1",
		"+k_csr_access_only": "1",
		"+use_fsys_fsc_reg_hw_reset_seq":"1",
		"+k_sim_timeout": "10",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"misc_fregr_snps",
		"fregr_snps",
		"tempo_snps"
	    ]
	},
	"concerto_apb_debug_test": {
	    "name": "concerto_apb_debug_test",
	    "purpose": "Check Ncore APB debug port can access to all units",
	    "config": [
		    "hw_cfg_3"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		},
	    "label": [
		"misc_fregr_snps",
		"fregr_snps",
		"tempo_snps",
		"apb_debug_snps"
	    ]
	},
        "concerto_corr_error_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "Inject corr error test and verify FSC",
	    "config": [
        "hw_cfg_resiltech_final",
        "hw_cfg_2"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+fsc_inject_correctable_err":"1",
		"+k_sim_timeout": "10",
		"+EN_FSYS_SCB" : "0"
		},
		"flavors": {
			"dmi_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "dmi_fsc_snps"
	                        ]
			},
			"dmi_corr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_snps"
	                        ]
			},
			"dce_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_corr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dve_corr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "dve_fsc_snps"
	                        ]
			},
			"dii_corr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "dii_fsc_snps"
	                        ]
			},
			"chiaiu_corr_err_inj_bist_manuel" : {
				"plusargs": {
					"+chiaiu_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+chiaiu_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"ioaiu_corr_err_inj_bist_manuel" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "ioaiu_fsc_snps"
	                        ]
			}
                 },
	    "label": [
		"fsc_snps",
		"fsc_fregr_snps",
		"fsc_corr_snps",
		"fregr_snps",
		"tempo_snps",
		"bist_snps"
	    ]
	},

	"concerto_uncorr_error_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "Inject uncorr error test and verify FSC",
	    "config": [
        "hw_cfg_7_all_ecc",
        "hw_cfg_7_all_parity",
        "hw_cfg_resiltech_final"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+bypass_fsys_fault_inject_reg_check_error": "0",
		"+error_test": "1",
		"+k_csr_access_only": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_uncorrectable_error":"1",
		"+k_sim_timeout": "10",
		"+EN_FSYS_SCB" : "0"
		},
		"flavors": {
			"dce_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_func_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_dup_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dce_both_units_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_snps"
	                        ]
			},
			"dmi_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				}
			},
			"dmi_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "dmi_fsc_snps"
	                        ]
			},
			"dmi_func_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_snps"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dmi_fsc_snps"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_snps"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_snps"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dmi_fsc_snps"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_snps"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_snps"
	                        ]
			},
			"dve_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_func_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_dup_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dve_both_units_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_snps"
	                        ]
			},
			"dii_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_func_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_dup_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"dii_both_units_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_snps"
	                        ]
			},
			"chiaiu_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_func_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_dup_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"chiaiu_both_units_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_snps"
	                        ]
			},
			"ioaiu_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity_snps",
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_func_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_dup_unit_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			},
			"ioaiu_both_units_uncorr_err_inj_bist_manuel" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_snps"
	                        ]
			}
		},
	    "label": [
		"fsc_uncorr",
		"fregr_snps",
		"tempo_snps",
		"fsc_fregr_snps",
		"fsc_snps",
		"bist_snps"
	    ]
	},

	"placeholder_test": {
	    "name": "concerto_placeholder_test",
	    "purpose": "CHIAIU random write/read",
	    "config": [
		"hw_cfg_7_parity_e"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+error_test": "1",
		"+k_csr_access_only": "1",
		"test_placeholder_connectivity": "1",
		"+k_sim_timeout": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps"
	    ]
	},
	"chiaiu_random_nondata": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with clean/make",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_60_2":{"plusargs":{}},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10",
		"+coherent_test": "1",
		"+use_user_addrq": "200",
		"+use_nondata": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
		"fregr_snps",
                "chiaiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"chiaiu_random_copyback": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with copyback",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10",
		"+coherent_test": "1",
		"+use_nondata": "1",
		"+use_copyback": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
                "chiaiu_random_fregr_snps",
		"fregr_snps"
	    ]
	},
	"chiaiu_random_stash": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with stash",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10",
		"+use_genuce": "1",
		"+use_stash": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
                "chiaiu_random_fregr_snps",
		"fregr_snps"
	    ]
	},
        "chiaiu_random_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f",
	    "config": {
                "hw_cfg_42":{"plusargs":{}},
                "hw_cfg_42_e":{"plusargs":{}},
                "hw_cfg_42_e_DVMv84":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_7_e":{"plusargs":{}},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "0",
		"+svt_ace_auto_gen_dvm_complete_enable": "1",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"chiaiu_dvm_v8_fregr_snps",
		"chiaiu_dvm_fregr_snps"
	    ]
	},
        "chiaiu_random_dvm_long": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f",
	    "config": {
                "hw_cfg_42":{"plusargs":{}},
                "hw_cfg_42_e":{"plusargs":{}},
                "hw_cfg_42_e_DVMv84":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_7_e":{"plusargs":{}},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}}

	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "0",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"chiaiu_dvm_v8_fregr_long_snps",
		"chiaiu_dvm_fregr_long_snps"
	    ]
	},
        "chiaiu_random_dvm_snp_resp_err": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f. Inject snp resp err.",
	    "config": {
                "hw_cfg_42":{"plusargs":{}},
                "hw_cfg_42_e":{"plusargs":{}},
                "hw_cfg_42_e_DVMv84":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+exp_cmp_rsp_cmstatus_error_in_chi":"1",
		"+SNPrsp_with_non_data_error": 	"1",
		"+SNPrsp_with_data_error": "1",
		"+error_test": "1",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "0",
		"+svt_ace_auto_gen_dvm_complete_enable": "1",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
		"+chi_snp_seq_name": "chi_subsys_snoop_error_item",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"chiaiu_dvm_v8_fregr_snps",
		"chiaiu_dvm_err_fregr_snps",
		"chiaiu_dvm_fregr_snps"
	    ]
	},
	"chiaiu_random_all_ops_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random access without DVM ops",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_20":{},
		"hw_cfg_22":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
      "hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
                "weekly_snps",
                "chiaiu_random_fregr_snps",
		"fregr_snps"
	    ]
	},
	"chiaiu_random_all_ops_no_dvm_high_delay": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random access without DVM ops. svt delays enabled, high delay value, more chi txns",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_20":{},
		"hw_cfg_22":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
      "hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+svt_chi_delay_en": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
                "weekly_snps",
                "chiaiu_random_fregr_snps",
		"fregr_snps"
	    ]
	},
	"chiaiu_random_all_ops": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random access",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_12":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
                "chiaiu_random_fregr_snps",
		"fregr_snps"
	    ]
	},
	"chiaiu_random_atomic": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with atomic",
	    "config": {
		"hw_config_atomic_1":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_config_atomic":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "400",
		"+use_atomic": "1",
		"+mixed_atomics": "1",
		"+k_sim_timeout": "10"
	    },
	    "label": [
                "atomic_fregr_snps",
                "fsys_scb_regr_snps",
		"fregr_snps"
	    ]
	},
	"chiaiu_dvm_hang": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU dvm hang scenario",
	    "config": [
		"hw_cfg_nxpauto",
		"hw_cfg_nxpauto"
	    ],
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "1",
		"+chiaiu_en": "0n1",
		"+snprsp_skip_chiaiu_id": "1",
		"+dvm_hang_test": "1",
		"+use_dvm": "1",
		"+no_delay": "1",
		"+k_sim_timeout": "1"
	    },
	    "label": [
		"dvm_hang"
	    ]
	},
	"ioaiu_random_dii_cmo_noncoh": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU non-coherent write/read with CMOs msg to DII",
	    "config": {
		"hw_cfg_40":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+noncoherent_test": "1",
		"+dii_cmo_test": "1",
		"+prob_of_dmi_dii_addr":"0",
		"+dii_mem_order":"16",
		"+use_dii_intrlv_grp":"1",
		"+exclusive_weight":"0",
		"+ioaiu_num_trans": "300",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
        "+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_snps",
		"ioaiu_random_fregr_snps",
		"dii_cmo_snps"
	    ]
	},
        "ioaiu_random_coh_dii_err": {
	    "name": "concerto_fullsys_test",
		"_hashtag":"#Stimulus.FSYS.address_dec_error.illegalDII.access",
	    "purpose": "IOAIU illegal coherent write/read  to DII",
	    "config": {
			"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},       	
			"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
			"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
			"hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
			"+ioaiu_num_trans": "100",
			"+k_sim_timeout": "15",
			"+boot_from_ioaiu": "1",
			"+coherent_dii":"1",
			"+prob_of_dmi_dii_addr":"0",
			"+error_test":"1", 
		  "+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_snps",
		"ioaiu_random_fregr_snps",
		"smcmntop_snps"
	    ]
	},
        "chiaiu_random_coh_dii_err": {
	    "name": "concerto_fullsys_test",
		"_hashtag":"#Stimulus.FSYS.address_dec_error.illegalDII.access",
	    "purpose": "IOAIU illegal coherent write/read  to DII",
	    "config": {       	
			"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
			"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
			"hw_cfg_2":{}
	    },
	    "iter": 1,
	    "plusargs": {
			"+chi_num_trans": "100",
			"+ioaiu_num_trans": "0",
			"+k_sim_timeout": "15",
			"+noncoherent_test": "1",
			"+use_nondata": "1",
			"+use_dii_intrlv_grp":"1",
			"+dii_mem_order":"18",
			"dii_cmo_test":"1",
			"chi_coh_dii_test":"1",
			"+prob_ace_snp_resp_error": "0",
			"+prob_ace_slave_rd_resp_error": "0", 
			"+prob_ace_slave_wr_resp_error": "0",
			"+SNPrsp_with_non_data_error": 	"0",
			"+SNPrsp_with_data_error": 		"0",
			"+chi_data_flit_non_data_err": 	"0",
			"+chi_data_flit_data_err": 		"0",			
		  	"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_snps",
                "chiaiu_random_fregr_snps",
		"smcmntop_snps"
	    ]
	},
	"ioaiu_random_smc_proxy_mntop": {
	    "name": "concerto_fullsys_smc_mntop_test",
	    "purpose": "IOAIU non-coherent write/read with proxy cache MntOp",
		"_hashtag":"#Stimulus.FSYS.cache.PC.maintenance_without_tx",
		"config": {
		"hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
		"+dmi_cmc_mntop_test": "1",
		"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_snps",
                "ioaiu_random_fregr_snps",
		"smcmntop_snps"
	    ]
	},
	"ioaiu_random_smc_cmc_mntop": {
	    "name": "concerto_fullsys_smc_mntop_test",
		"_hashtag":"#Stimulus.FSYS.cache.SMC.maintenance_without_tx", 
	    "purpose": "IOAIU non-coherent write/read with dmi cmc MntOp",
	    "config": {
		"hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
		"+dmi_cmc_mntop_test": "1",
		"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_snps",
                "ioaiu_random_fregr_snps",
		"smcmntop_snps"
	    ]
	},
	"ioaiu_random": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_40_mdii_skid":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ 
                    "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]
                },
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "2500000000"
	    },
            "flavors": {
              "noncoh"                   : {"plusargs": {
                "+noncoherent_test": "1"
              },
	      "purpose": "IOAIU non-coherent write/read",	
	      "label": ["ioaiu_noncoh_snps"]
			  },
	      "noncoh_dii_cmo"                   : {"plusargs": {
				"+noncoherent_test": "1",
				"+dii_cmo_test": "1",
				"+prob_of_dmi_dii_addr":"0",
				"+use_dii_intrlv_grp":"1",
				"+dii_mem_order":"16",
				"+exclusive_weight":"0"
              },
			  "purpose": "IOAIU non-coherent write/read",	
			  "label": ["ioaiu_noncoh_snps"]
				  },
			  "dmiusmc_policy"                   : {"plusargs": {
                "+dmiusmc_policy": "0",
				"+EN_FSYS_SCB": "0",
				"+dmiusmc_policy_test": "1"
              },
			  "purpose": "IOAIU IOAIU random with dmiusmc policy   write/read write/read",	
			  "label": ["ioaiu_dmiusmc_policy_snps"]
				  },
				  "dmiusmc_policyrdallocdis"                   : {"plusargs": {
					"+dmiusmc_policy": "8",
					"+dmi_rdalloc_dis":"1"

				  },
				  "purpose": "IOAIU IOAIU random with dmiusmc policy RdAllocDisable  write/read write/read",	
				  "label": ["ioaiu_dmiusmc_policy_snps"]
					  },
				  "dmiusmc_policywrallocdis"                   : {"plusargs": {
					"+dmiusmc_policy": "16",
					"dmi_wralloc_dis":"1"

				  },
				  "purpose": "IOAIU IOAIU random with dmiusmc policy WrAllocDisable  write/read write/read",	
				  "label": ["ioaiu_dmiusmc_policy_snps"]
					  },			  					  			  
			  "proxy_updatedis"                   : {"plusargs": {
                "+update_cmd_disable": "1"
              },
	      "purpose": "IOAIU random with disables sending update commands for evictions  write/read",	
	      "label": ["ioaiu_proxy_updatedis_snps"]
              },
              "noncoh_writes"                   : {"plusargs": {
                "+k_coh_noncoh_collision":"ignore",
                "+noncoherent_test": "1",
                "+write_test": "1"
              },
	      "purpose": "IOAIU non-coherent write",	
	      "label": ["ioaiu_noncoh_snps"]
              },
                "noncoh_reads"                   : {"plusargs": {
                "+k_coh_noncoh_collision":"ignore",
                "+noncoherent_test": "1",
                "+read_test": "1"
              },
	      "purpose": "IOAIU coherent read",	
	      "label": ["ioaiu_noncoh_snps"]
              },
              "coh_reads"                   : {"plusargs": {
                "+read_test": "1"
              },
	      "purpose": "IOAIU coherent rw",	
	      "label": ["ioaiu_coh_snps"]
              }
            },
            
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
		"fregr_snps",
                "fsys_scb_regr_snps",
		"sregr_snps",
		"mini_regr_snps",
		"ioaiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"ioaiu_random_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
		"flavors": {
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
        "+prob_ace_snp_resp_error": "0",
										  "+prob_ace_slave_rd_resp_error": "0",
										  "+SNPrsp_with_non_data_error": 	"0",
										  "+SNPrsp_with_data_error": 		"0",
										  "+chi_data_flit_non_data_err": 	"0",
										  "+chi_data_flit_data_err": 		"0", "+prob_ace_slave_wr_resp_error": "0", "+EN_FSYS_SCB" : "0"}}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"conn_fregr_snps",
		"fregr_snps",
		"sregr_snps",
		"mini_regr_snps",
		"connectivity_snps",
		"tempo_snps"
	    ]
	},
    "ioaiu_random_coherent_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read coherency with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
       "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
       "hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
	   "hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
		"flavors": {      
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
                                           "+prob_ace_snp_resp_error": "0",
										  "+prob_ace_slave_rd_resp_error": "0",
										  "+SNPrsp_with_non_data_error": 	"0",
										  "+SNPrsp_with_data_error": 		"0",
										  "+chi_data_flit_non_data_err": 	"0",
										  "+chi_data_flit_data_err": 		"0", "+prob_ace_slave_wr_resp_error": "0", "+EN_FSYS_SCB" : "0"}}
		},
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+use_large_memregion": "1",
		"+coherent_test": "1",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"conn_fregr_snps",
		"fregr_snps",
		"mini_regr_snps",
		"sregr_snps",
		"connectivity_snps",
		"june_rel_snps",
		"tempo_snps"
	    ]
	},
	"ioaiu_random_cohe": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read coherency",
	    "config": {
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_40":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+use_user_addrq": "200",
		"+coherent_test": "1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"fregr_snps",
		"mini_regr_snps",
		"sregr_snps",
		"june_rel_snps",
		"tempo_snps"
	    ]
	},
	"ioaiu_random_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read",
	    "config": {
		"hw_cfg_ace32":{},
		"hw_cfg_40":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "15",
		"+use_large_memregion": "1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"lregr_snps"
	    ]
	},
	"ioaiu_random_resp_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with correctable error injection",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+CONC-8860-WORKAROUND": "1",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+error_test": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
		"fregr_snps",
		"mini_regr_snps",
		"ioaiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"chi_random_resp_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHI random write/read with correctable error injection",
	    "config": {
		"hw_cfg_2":{},
		"hw_cfg_3":{},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{},
		"hw_cfg_40":{},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+CONC-8860-WORKAROUND": "1",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "0",
		"+chi_num_trans": "400",
		"+k_sim_timeout": "15",
		"+error_test": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
		},
		"flavors": {
			"SNPrsp_with_data_error": 		{"plusargs": {"+coherent_test": "1", "+k_coh_noncoh_collision":"ignore","+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "40"}},
			"SNPrsp_with_non_data_error": 	{"plusargs": {"+coherent_test": "1","+k_coh_noncoh_collision":"ignore","+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "40","+SNPrsp_with_data_error": "0"}},
			"data_flit_non_data_err": 		{"plusargs": {"+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "40","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "0"}},
			"data_flit_data_err":			{"plusargs": {"+chi_data_flit_data_err": "40","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "0"}},
			"with_ioaiu_no_err":			{"plusargs": {	"+ioaiu_num_trans": "200",
															"+prob_ace_snp_resp_error": "0",
															"+prob_ace_slave_rd_resp_error": "0", 
															"+prob_ace_slave_wr_resp_error": "0"}},
			"only_on_slv":					{"plusargs": {	"+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "0",
															"+prob_ace_slave_rd_resp_error": "60", 
															"+prob_ace_slave_wr_resp_error": "60"}},
			"only_on_slv_with_excl":		{"plusargs": {	"+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "0",
															"+prob_ace_snp_resp_error": "0",
															"+chi_num_trans": "100",
															"+prob_ace_slave_rd_resp_error": "60", 
															"+prob_ace_slave_wr_resp_error": "60",
															"+noncoherent_test": "1",
															"+en_excl_noncoh_txn": "1"}}
		},
	    "label": [
		"fregr_snps",
		"mini_regr_snps",
		"tempo_snps",
                "chiaiu_random_fregr_snps",
		"chi_resp_err"
	    ]
	},
	"ioaiu_random_corr_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with correctable error injection",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+CONC-8860-WORKAROUND": "1",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_correctable_error": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
		"fregr_snps",
		"mini_regr_snps",
		"ioaiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"aiu_directed_test_coverage": {
	    "name": "concerto_fullsys_test",
	    "purpose": "AIU random write/read txn",
	    "config": {
		"hw_cfg_44":{},
		"hw_cfg_45":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202"}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202"}, "label": ["vcs_migr_snps","migr_snps"]}
	    },
	    "iter": 4,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+fsys_coverage":"1",
		"+FSYS_TIME_DECAY": "450000000",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",

		"+no_delay":"0",
		"+k_ace_slave_random_dly_dis":"0",
		"+k_ace_slave_read_data_interbeatdly_dis":"1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "0",
		"+k_ace_slave_read_data_chnl_burst_pct": "0",
		"+k_ace_slave_write_addr_chnl_burst_pct":"0",
		"+k_ace_slave_write_data_chnl_burst_pct":"0",
		"+k_ace_slave_write_resp_chnl_burst_pct":"0",

		"+k_ace_slave_write_addr_chnl_delay_min" : "5",
		"+k_ace_slave_write_addr_chnl_delay_max" : "5",
		"+k_ace_slave_write_data_chnl_delay_min" : "5",
		"+k_ace_slave_write_data_chnl_delay_max" : "5",
		"+k_ace_slave_write_resp_chnl_delay_min" : "5",
		"+k_ace_slave_write_resp_chnl_delay_max" : "5",
		"+k_ace_slave_read_addr_chnl_delay_min"  : "5",
		"+k_ace_slave_read_addr_chnl_delay_max"  : "5",
		"+k_ace_slave_read_data_chnl_delay_min"  : "5",
		"+k_ace_slave_read_data_chnl_delay_max"  : "5",
		"+k_txreq_hld_dly" : "1",
		"+k_txrsp_hld_dly" : "1",
		"+k_txdat_hld_dly" : "1",
		"+k_txreq_dly_min" : "5",
		"+k_txreq_dly_max" : "5",
		"+k_txrsp_dly_min" : "5",
		"+k_txrsp_dly_max" : "5",
		"+k_txdat_dly_min" : "5",
		"+k_txdat_dly_max" : "5",

		
        "+m_uc_to_ix_st_ch_pct":"0",
        "+m_sd_to_ix_st_ch_pct":"0",
        "+m_ud_to_ix_st_ch_pct":"0",
        "+m_sc_to_ix_st_ch_pct":"0",
        "+m_uce_to_ix_st_ch_pct":"0",
        "+m_udp_to_ix_st_ch_pct":"0",

        "+m_sd_to_sc_st_ch_pct":"0",

        "+m_uc_to_ud_st_ch_pct":"0",
        "+m_uc_to_udp_st_ch_pct":"0",
        "+m_uc_to_sc_st_ch_pct":"0",

        "+m_ud_to_sd_st_ch_pct":"0",
        "+m_ud_to_sc_st_ch_pct":"0",
        "+m_ud_to_uc_st_ch_pct":"0",

		"+start_ix":"1",

		"+ioaiu_num_trans": "3000",
		"+chi_num_trans": "3000",
		"+use_user_addrq": "500",

		"+wt_expected_end_state": "10",
		"+wt_legal_end_state_with_sf": "90",
		"+wt_legal_end_state_without_sf": "0",

        "+prob_ace_wr_ix_start_state":"100",
        "+prob_ace_rd_ix_start_state":"100",

		"+wt_expected_start_state": "100",
		"+wt_legal_start_state": "0",

		"+prob_of_dmi_dii_addr": "100",
		"+k_device_type_mem_pct": "0",
		"+prob_of_new_addr":"90",
		"+k_new_addr_pct":"90"
	    },
		"flavors": {
			"stash": {"plusargs": {"+use_stash": "1","+k_stashing_datapull_pct":"100"}},
			"copyback": {"plusargs": {"+use_copyback": "1","+k_coh_noncoh_collision":"ignore"}},
			"nondata" : {"plusargs": {"+use_nondata": "1"}},
			"dvm" : {"plusargs": {"+use_dvm": "1", "+ioaiu_num_trans": "300", "+chi_num_trans": "300"}},
			"coherent" : {"plusargs": {"+coherent_test": "1"}},
			"all_ops_without_dvm" : {"plusargs": {"+coherent_test": "1", "+use_copyback": "1","+use_nondata": "1","+use_stash": "1"}},
			"en_excl_txn" : {"plusargs": {"+en_excl_txn": "1"}},
			"targeting_dmi" : {"plusargs": {"+coherent_test": "1", "+prob_of_dmi_dii_addr": "100", "+k_device_type_mem_pct": "0","+k_coh_addr_pct": "100","+k_noncoh_addr_pct": "0","+force_allocate_txn": "1", "+force_cacheable_txn": "1", "+force_chi_snoopable_txn": "1", "+force_chi_ewa_txn": "1"}},
			"targeting_dii" : {"plusargs": {"+noncoherent_test": "1","+dii_cmo_test": "0","+prob_of_dmi_dii_addr": "0", "+k_device_type_mem_pct": "100","+k_coh_addr_pct": "0","+k_noncoh_addr_pct": "100","+ioaiu_num_trans": "400","+chi_num_trans": "400"}} 
		},
	    "label": [
		"dbg_cov_snps",	
		"cov_fregr_snps",	
		"fregr_snps"
	    ]
	},

	"ioaiu_random_nondata": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with make/clean",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+coherent_test": "1",
		"+use_user_addrq": "100",
		"+use_nondata": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
		"sregr_snps",
		"fregr_snps",
		"mini_regr_snps",
		"ioaiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"ioaiu_random_nondata_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with make/clean",
	    "config": [
		"hw_cfg_nxpauto"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+coherent_test": "1",
		"+use_user_addrq": "200",
		"+use_nondata": "1"
	    },
	    "label": [
		"lregr_snps"
	    ]
	},
	"ioaiu_random_copyback": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with copyback",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
      "+FSYS_TIME_DECAY": "1550000000"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
		"ioaiu_random_fregr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
		"fregr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_random_stash": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with stash",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+use_stash": "1",
      "+FSYS_TIME_DECAY": "500000000"
	    },
	    "label": [
		"fregr_snps",
                "fsys_scb_regr_snps",
		"ioaiu_random_fregr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_random_stash_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with stash",
	    "config": [
		"hw_cfg_nxpauto"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+use_stash": "1"
	    },
	    "label": [
		"lregr_snps"
	    ]
	},
	"ioaiu_random_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated ioaiu_num_trans for io native i/f.",
	    "config": {
                "hw_cfg_43_DVMv80":{"plusargs":{}},
                "hw_cfg_43":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_7_e":{"plusargs":{}},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+wt_multipart_dvm": "0",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "1000",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"ioaiu_dvm_v8_fregr_snps",
		"ioaiu_dvm_fregr_snps"
	    ]
	},
	"ioaiu_random_two_part_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated ioaiu_num_trans for io native i/f.",
	    "config": {
                "hw_cfg_43_DVMv80":{"plusargs":{}},
                "hw_cfg_43":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_7_e":{"plusargs":{}},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{"+svt_chi_ll_protocol_checks_enable":"0"}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+wt_multipart_dvm": "100",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "500",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+k_sim_timeout": "30"
	    },
	    "label": [
		"ioaiu_dvm_v8_fregr_snps",
		"ioaiu_dvm_fregr_snps"
	    ]
	},
	"ioaiu_random_dvm_long": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated ioaiu_num_trans for io native i/f.",
	    "config": {
                "hw_cfg_43_DVMv80":{"plusargs":{}},
                "hw_cfg_43":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_7_e":{"plusargs":{}},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "100",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"ioaiu_dvm_v8_fregr_snps",
		"ioaiu_dvm_fregr_snps"
	    ]
	},
	"ioaiu_random_dvm_snp_resp_err": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated ioaiu_num_trans for io native i/f. Inject snp resp err.",
	    "config": {
                "hw_cfg_43_DVMv80":{"plusargs":{}},
                "hw_cfg_43":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
                "+axi_snp_seq_name":"cust_svt_axi_snoop_err_transaction",
		"+error_test": "1",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "1000",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"ioaiu_dvm_v8_fregr_snps",
		"ioaiu_dvm_fregr_snps",
		"ioaiu_dvm_err_fregr_snps"
	    ]
	},
	"ioaiu_random_all_ops_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access without DVM ops",
	    "config": {
		"hw_cfg_7_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_stash": "1",
      "+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
                "fsys_scb_regr_snps",
		"fregr_snps",
		"ioaiu_random_fregr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_random_all_ops_long_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access without DVM ops",
	    "config": {
		"hw_cfg_8_e":{},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+k_coh_noncoh_collision":"1",
		"+use_stash": "1"
	    },
	    "label": [
		"lregr_snps"
	    ]
	},
	"ioaiu_random_all_ops": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_8_e":{},
		"hw_cfg_12":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ 
                    "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]
                },
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_46":{},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_codasip":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
 		"+start_ix" : "1",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_dvm": "1",
		"+k_coh_noncoh_collision":"1",
      "+FSYS_TIME_DECAY": "250000000",
		"+use_stash": "1"
	    },
            "flavors":{},
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr_snps",
                "sw_crdt_mgmt_mini_regr_snps",
		"sregr_snps",
		"fregr_snps",
		"ioaiu_random_fregr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_random_all_ops_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access",
	    "config": {
		"hw_cfg_7_e":{},
                "hw_cfg_ace32":{},
                "hw_cfg_43":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
 		"+start_ix" : "1",
 		"+use_large_memregion" : "1",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_dvm": "1",
		"+use_stash": "1"
	    },
	    "label": [
		"lregr_snps"
	    ]
	},
	"ioaiu_random_atomic_compare": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with atomic",
	    "config": {
		"hw_config_atomic_1":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
			"hw_config_atomic":{"label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
		},
		"iter": 3,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "400",
		"+k_sim_timeout": "10",
		"+prob_of_dmi_dii_addr":"100",
		"+use_atomic_compare": "1",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"f_atom_cmp_snps"
	    ]
	},
	"ioaiu_random_atomic": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with atomic",
	    "config": {
		"hw_config_atomic_1":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
			"hw_config_atomic":{"label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
		},
		"iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "10",
		"+prob_of_dmi_dii_addr":"100",
		"+use_atomic": "1",
		"+mixed_atomics": "1",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
                "atomic_fregr_snps",
		"fregr_snps",
		"mini_regr_snps"
	    ]
	},
	"aiu_random_2nditer_cachelookuponly": {
	    "name": "concerto_fullsys_2ndIter_cachelookuponly",
	    "purpose": "1st iteration (50 txn) with cache enable 2nd iteration (50txn) with lookupen only",
		"_hastag":"#Stimulus.FSYS.PxC.lookupen_noallocen",
		"_hastag2":"#Stimulus.FSYS.SMC.lookupen_noallocen",
	    "config": {
		"hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
	    },
	    "iter":1,
		"plusargs": {
			"+chi_num_trans": "50",
			"+ioaiu_num_trans": "50",
			"+k_sim_timeout": "25",
			"+k_coh_noncoh_collision":"1",
			"+boot_from_ioaiu": "1",
			"+EN_FSYS_SCB": 0,
		    "+FSYS_TIME_DECAY": "610000000"
			},
			"label": [
		"aiu_random_fregr_snps",
			"fregr_snps"
			]
	},
	"aiu_random": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_7_e":{},
		"hw_cfg_7_ecc_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_46":{},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_45":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"7e7e"}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"7e7e"}, "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"7e7e"}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+k_coh_noncoh_collision":"1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "610000000"
	    },
	    "label": [
		"shortregr_snps",
		"fregr_snps",
		"tempo_snps",
		"aiu_random_fregr_snps",
		"mini_regr_snps"
	    ]
	},
	"aiu_random_alloc_lkup": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with random ",
	    "config": {
		"hw_cfg_rydx":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+k_coh_noncoh_collision":"1",
		"+rand_alloc_lookup":"1",
		"+boot_from_ioaiu": "1",
       "+FSYS_TIME_DECAY": "610000000"
	    },
	    "label": [
		"fregr_snps"
	    ]
	},
	"aiu_random_gpra_nsx": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read GPRA are randomly configured secure/non-secure, so addresses secure should be send only to the secure region ",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_7_e":{},
		"hw_cfg_7_ecc_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+k_coh_noncoh_collision":"1",
		"+random_gpra_nsx":null,
		"+random_gpra_secure":null,
		"+noncoherent_test": "1",
		"+ccp_lookupen":0,
		"+ccp_allocen":0,
		"+all_gpra_ncmode":1,
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0",
      "+FSYS_TIME_DECAY": "450000000"
	    },
	    "label": [
		"fregr_snps",
		"tempo_snps",
		"aiu_random_fregr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_random_gpra_nsx_error": {
	    "name": "concerto_fullsys_test",
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "purpose": "GPRA are randomly configured secure/non-secure, so addresses with NS=1 that hit a NSX=0 region should be terminated with an address error ",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_7_e":{},
		"hw_cfg_7_ecc_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},       	
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+noncoherent_test": "1",
		"+ccp_lookupen":0,
		"+ccp_allocen":0,
		"+all_gpra_ncmode":1,
		"+k_coh_noncoh_collision":"1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+random_gpra_secure":"1",
		"+gpra_secure_uncorr_err":"1",
		"+error_test": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
		"ioaiu_random_fregr_snps",
		"mini_regr_snps",
		"error_test_snps"
	    ]
	},
	"chiaiu_random_gpra_nsx_error": {
	    "name": "concerto_fullsys_test",
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "purpose": "GPRA are randomly configured secure/non-secure, so addresses with NS=1 that hit a NSX=0 region should be terminated with an address error ",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},   	
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "20",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "25",
		"+k_coh_noncoh_collision":"1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+random_gpra_secure":"1",
		"+gpra_secure_uncorr_err":"1",
		"+error_test": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
		"mini_regr_snps",
                "chiaiu_random_fregr_snps",
		"error_test_snps"
	    ]
	},
	"chiaiu_unconnected_addr_dii": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All CHI random write/read with stach and connectivity",
		"note":"using specific config with unconneted DII from CAIUs to cover undonnected_dii feature",
	    "config": {
			"hw_cfg_resiltech_connectivity_3_fix_unconn_dii":{}
	    },
		"iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "25",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+k_coh_noncoh_collision":"1",
       	"+boot_from_ioaiu": "0",
		"+unmapped_add_access": "0"
		,"+error_test": "1", 
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+prob_ace_slave_wr_resp_error": "0",
		"+enable_dii_atomic": null,
		"+atomic_txn_test": null,							
		"+prob_of_dmi_dii_addr": "0", 
		"+k_device_type_mem_pct": "100",
		"+use_dii_intrlv_grp":"1",
		"+k_coh_addr_pct": "0",
		"+k_noncoh_addr_pct": "100",
		"+noncoherent_test": "1",
		"+use_stash": "ignore",
		"+use_nondata": "ignore",
		"+use_copyback": "ignore",
		"+EN_FSYS_SCB" : "0"	,	
		"+FSYS_TIME_DECAY": "500000000"
	    },
	    "label": [
		"fregr_snps",
		"mini_regr_snps",
		"connectivity_snps",
		"error_test_snps"
	    ]
	},
	
	"aiu_random_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with stach and connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
			"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
			"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
			"hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
	    },
		"iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+use_stash": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+k_coh_noncoh_collision":"1",
       	"+boot_from_ioaiu": "1",
		"+FSYS_TIME_DECAY": "500000000"
	    },
		"flavors": {
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
                                          "+prob_ace_snp_resp_error": "0",
										   "+prob_ace_slave_rd_resp_error": "0",
										   "+SNPrsp_with_non_data_error": 	"0",
										   "+SNPrsp_with_data_error": 		"0",
										   "+chi_data_flit_non_data_err": 	"0",
										   "+chi_data_flit_data_err": 		"0",
										   "+prob_ace_slave_wr_resp_error": "0", "+EN_FSYS_SCB" : "0"}
							},
		"unconnected_addr_dii": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
								"+prob_ace_snp_resp_error": "0",
								"+prob_ace_slave_rd_resp_error": "0",
								"+SNPrsp_with_non_data_error": 	"0",
								"+SNPrsp_with_data_error": 		"0",
								"+chi_data_flit_non_data_err": 	"0",
								"+chi_data_flit_data_err": 		"0",
								"+prob_ace_slave_wr_resp_error": "0",
								"+prob_of_dmi_dii_addr": "0", "+k_device_type_mem_pct": "100",
								"+k_coh_addr_pct": "0", "+k_noncoh_addr_pct": "100",
								"+ioaiu_num_trans": "100", "+chi_num_trans": "100",
								"+noncoherent_test": "1","+use_stash": "ignore", "+use_nondata": "ignore", "+use_copyback": "ignore",
								"+EN_FSYS_SCB" : "0"}
							}
		},
	    "label": [
		"conn_fregr_snps",
		"fregr_snps",
		"tempo_snps",
		"connectivity_snps",
		"mini_regr_snps"
	    ]
	},
	"aiu_random_trace_capture_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
         "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+trace_capture_en": "1",
		"+native_trace_weight": "50",
        "+rand_capture": "1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "650000000"
	    },
	    "label": [
		"trace_fregr_snps",
		"fregr_snps",
		"tempo_snps",
		"mini_regr_snps"
	    ]
	},
	"aiu_random_pcie_order": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
                "hw_cfg_6":{},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+ace_transorder_mode": "2",
      "+FSYS_TIME_DECAY": "700000000"
	    },
	    "label": [
		"aiu_random_fregr_snps",
		"fregr_snps"
	    ]
	},
	"aiu_random_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": [
		"hw_cfg_ace32",
                "hw_cfg_41",
                "hw_cfg_49",
		"hw_cfg_nxpauto"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+k_coh_noncoh_collision":"1",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
                "weekly_snps",
		"lregr_snps"
	    ]
	},
	"aiu_random_short": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb_e":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_ace32":{},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_41":{},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent":{"plusargs":{}},
		"hw_cfg_nxpauto":{}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "50",
      "+FSYS_TIME_DECAY": "300000000",
		"+k_coh_noncoh_collision":"1",
		"+boot_from_ioaiu": "1",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"cfg_test_snps",
                "weekly_snps",
		"shortregr_snps",
		"fregr_snps",
		"tempo_snps"
	    ]
	},
	"aiu_random_no_delay": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+no_delay": "1",
		"+k_coh_noncoh_collision":"1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "500000000"
	    },
	    "label": [
		"fregr_snps",
		"aiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"aiu_random_xprop": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": [
		"hw_cfg_7_all_ecc_xprop_xtrap_e",
		"hw_cfg_7_all_ecc_xprop_resolve_e",
		"hw_cfg_7_all_ecc_xprop_pass_e",
		"hw_cfg_10_xprop_xtrap",
		"hw_cfg_10_xprop_resolve",
		"hw_cfg_10_xprop_pass",
		"hw_cfg_23_xprop_xtrap",
		"hw_cfg_23_xprop_resolve",
		"hw_cfg_23_xprop_pass",
		"hw_cfg_31_xprop_xtrap",
		"hw_cfg_31_xprop_resolve",
		"hw_cfg_31_xprop_pass",
		"hw_cfg_40_xprop_xtrap",
		"hw_cfg_40_xprop_resolve",
		"hw_cfg_40_xprop_pass"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "xpropargs": {
		"xprop_init_disable_time": "100ns"
	    },
	    "label": [
                "weekly_snps",
		"regr_xprop_snps"
	    ]
	},
	"aiu_random_reset": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with hard reset",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_7_e":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "20",
		"+ioaiu_num_trans": "20",
		"+hard_reset_en": "null",
		"+k_sim_timeout": "5"
	    },
	    "label": [
		"fregr_reset_snps"
	    ]
	},
	"aiu_random_tempo_neg_test_dmi_smc": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with Data integrity error injected in DMI SMC for Tempo sanity test",
	    "config": [
		"hw_cfg_7_e",
		"hw_cfg_7_parity_e",
		"hw_cfg_8_e",
		"hw_cfg_23",
		"hw_cfg_12",
		"hw_cfg_14",
		"hw_cfg_30"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+inject_error_all_dmi_smc":null,
		"+chiaiu_scb_en": "0",
		"+ioaiu_scb_en": "0",
		"+dce_scb_en": "0",
		"+dmi_scb_en": "0",
		"+disable_pri_check":"1",
		"+disable_qos_check":"1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
                "aiu_random_fregr_snps",
		"tempo_snps",
		"mini_regr_snps"
	    ]
	},
	"aiu_random_tempo_neg_test_chi_snp_dat": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with Data integrity error injected in CHI Snp Data Resp for Tempo sanity test",
	    "config": [
		"hw_cfg_7_e",
		"hw_cfg_7_parity_e",
		"hw_cfg_8_e",
		"hw_cfg_23",
		"hw_cfg_12",
		"hw_cfg_14",
		"hw_cfg_30"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+inject_error_all_chi_snp_data_rsp":null,
		"+chiaiu_scb_en": "0",
		"+ioaiu_scb_en": "0",
		"+dce_scb_en": "0",
		"+dmi_scb_en": "0",
		"+disable_pri_check":"1",
		"+disable_qos_check":"1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
                "aiu_random_fregr_snps",
		"fregr_snps",
		"tempo_snps",
		"mini_regr_snps"
	    ]
	},
	"aiu_random_resp_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with rd , wr or snoop resp error",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+CONC-8860-WORKAROUND": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+error_test":"1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
		"tempo_snps",
		"aiu_random_fregr_snps",
		"mini_regr_snps"
	    ]
	},
	
	"aiu_random_all_ops_resp_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with rd , wr or snoop resp error",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
      },
	    "iter": 10,
	    "qrsimoptions": "-P",
	    "plusargs": {
                "+CONC-8860-WORKAROUND": "1",
		"+chi_num_trans": "100",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+error_test":"1",
		"+exp_cmp_rsp_cmstatus_error_in_chi":"1",
        "+use_nondata": "1",
        "+use_copyback": "1",
        "+use_dvm": "1",
        "+use_stash": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
		"tempo_snps",
		"aiu_random_fregr_snps",
		"mini_regr_snps"
	    ]
	},	
	"aiu_random_corr_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with correctable error injection & check resp error",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
      },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+CONC-8860-WORKAROUND": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+error_test":"1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_correctable_error": "1",
		"+boot_from_ioaiu": "1",
		"+EN_FSYS_SCB" : "0"
	    },
	    "label": [
		"fregr_snps",
		"tempo_snps",
		"aiu_random_fregr_snps",
		"mini_regr_snps"
	    ]
	},
	"aiu_random_dce_fix_index": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read to same index in dce snoop filter",
	    "config": {
		"hw_cfg_7_parity_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 2,
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+dce_fix_index": null,
		"+use_large_memregion": "1",
		"+use_user_addrq": "400"
	    },
	    "label": [
		"aiu_random_fregr_snps",
		"fregr_snps"
	    ]
	},
	"aiu_random_dce_fix_index_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read to same index in dce snoop filter",
	    "config": [
		"hw_cfg_7_e",
		"hw_cfg_8_e"
	    ],
	    "iter": 2,
	    "plusargs": {
		"+chi_num_trans": "400",
		"+ioaiu_num_trans": "400",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+dce_fix_index": null,
		"+use_large_memregion": "1",
		"+use_user_addrq": "400"
	    },
	    "label": [
		"lregr_snps"
	    ]
	},
	"aiu_random_dmi_fix_index": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read to same index in dmi smc",
	    "config": [
		"hw_cfg_12",
		"hw_cfg_23",
		"hw_cfg_30",
		"hw_cfg_31",
		"hw_cfg_32"
	    ],
	    "iter": 2,
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+dmi_fix_index": null,
		"+use_large_memregion": "1",
		"+use_user_addrq": "400",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"fregr_snps"
	    ]
	},
	"aiu_random_dmi_fix_index_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read to same index in dmi smc",
	    "config": [
		"hw_cfg_14"
	    ],
	    "iter": 2,
	    "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+dmi_fix_index": null,
		"+use_large_memregion": "1",
		"+use_user_addrq": "400"
	    },
	    "label": [
		"lregr_snps"
	    ]
	},
	"chiaiu_random_excl_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All chi Aius random write(clnunq)/read(rdshd) to same address and exclusive txn",
	    "config": {
		"hw_cfg_2":{},
		"hw_cfg_3":{"plusargs":{"+use_user_addrq": "5","+chiaiu_en":"0n1","+min_use_user_addrq":"5"}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{"+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{"+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "0",
		"+coherent_test": "1",
		"+en_excl_txn": "1",
		"+use_large_memregion": "1",
		"+use_user_addrq": "20"
	    },
	    "label": [
		"fregr_snps",
		"exclusive_fregr_snps",
		"chiaiu_exclusive_regr_snps",
		"coh_exclusive_regr_snps",
		"sys_event_regr_snps"
	    ]
	},
	"chiaiu_random_excl_noncoh_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All chi Aius random readnosnp and writenosnp to same address and exclusive txn",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "0",
		"+use_large_memregion": "1",
		"+en_excl_noncoh_txn": "1",
                "+noncoherent_test": "1",
		"+use_user_addrq": "10"
	    },
	    "label": [
		"fregr_snps",
		"exclusive_fregr_snps",
		"chiaiu_exclusive_regr_snps",
		"noncoh_exclusive_regr_snps",
		"sys_event_regr_snps"
	    ]
	},

	"ioaiu_random_excl_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All IOAius random write(clnunq)/read(rdshd) to same address and exclusive txn",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+use_user_addrq": "30","+min_use_user_addrq":"15"}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 2,
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+axi4_none_exclusive": "0",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+en_excl_txn": "1",
		"+coherent_test": "1",
		"+use_large_memregion": "1",
      "+FSYS_TIME_DECAY": "750000000",
      "+exclusive_weight": "90",
                "+alloc_rd_en":"0",
                "+alloc_wr_en":"0",
		"+use_user_addrq": "20"
	    },
	    "label": [
		"exclusive_fregr_snps",
		"coh_exclusive_regr_snps",
		"ioaiu_exclusive_regr_snps",
		"fregr_snps",
      "fsys_scb_regr_snps",
		"sys_event_regr_snps"
	    ]
	},
	"ioaiu_random_excl_noncoh_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All IOAius random readnosnp and writenosnp to same address and exclusive txn",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 2,
	    "plusargs": {
		"+ioaiu_num_trans": "50",
		"+axi4_none_exclusive": "0",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+boot_from_ioaiu": "1",
                "+noncoherent_test": "1",
		"+en_excl_noncoh_txn": "1",
	        "+exclusive_weight": "90",
                "+alloc_rd_en":"0",
                "+alloc_wr_en":"0",
		"+use_user_addrq": "100"
	    },
	    "label": [
		"exclusive_fregr_snps",
		"ioaiu_exclusive_regr_snps",
		"noncoh_exclusive_regr_snps",
		"fregr_snps",
      "fsys_scb_regr_snps",
		"sys_event_regr_snps"
	    ]
	},

	"aiu_random_excl_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write(clnunq)/read(rdshd) to same address and exclusive txn",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{"+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10","+ioaiu_en": "0"}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{"+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10","+ioaiu_en": "0"}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "0",
		"+en_excl_txn": "1",
		"+use_large_memregion": "1",
		"+axi4_none_exclusive": "0",
	        "+exclusive_weight": "90",
                "+alloc_rd_en":"0",
                "+alloc_wr_en":"0",
		"+coherent_test": "1",
		"+use_user_addrq": "20"
	    },
	    "label": [
		"fregr_snps",
		"exclusive_fregr_snps",
		"chiaiu_exclusive_regr_snps",
		"ioaiu_exclusive_regr_snps",
		"coh_exclusive_regr_snps",
		"sys_event_regr_snps"
	    ]
	},
	"aiu_random_excl_noncoh_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random readnosnp and writenosnp to same address and exclusive txn",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_parity_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+boot_from_ioaiu": "0",
		"+en_excl_noncoh_txn": "1",
                "+noncoherent_test": "1",
		"+axi4_none_exclusive": "0",
	        "+exclusive_weight": "90",
                "+alloc_rd_en":"0",
                "+alloc_wr_en":"0",
		"+use_user_addrq": "100"
	    },
	    "label": [
		"fregr_snps",
		"exclusive_fregr_snps",
		"chiaiu_exclusive_regr_snps",
		"ioaiu_exclusive_regr_snps",
		"noncoh_exclusive_regr_snps",
		"sys_event_regr_snps"
	    ]
	},

	"aiu_random_nondata": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with make/clean",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent":{"plusargs":{}},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+use_large_memregion": "1",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+k_coh_noncoh_collision":"1",
		"+use_nondata": "1",
      "+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_snps",
		"aiu_random_fregr_snps",
		"tempo_snps"
	    ]
	},
	"aiu_random_stash": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All AIUs random write/read with stash",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_codasip":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+use_stash": "1",
		"+FSYS_TIME_DECAY": "390000000"
	    },
	    "label": [
		"aiu_random_fregr_snps",
		"fregr_snps"
	    ]
	},
	"aiu_random_all_ops_no_dvm_checkin": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	     "config": {
                "hw_cfg_2_e":{"plusargs":{"+k_enable_domain_based_addr_gen":1}}
	     },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+en_all_txn_wts": null,
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+k_coh_noncoh_collision":"1",
		"+FSYS_TIME_DECAY": "800000000"
	    },
	    "label": [
		"shortregr_snps",
		"fregr_snps",
		"aiu_random_fregr_snps",
		"sys_event_regr_snps",
		"checkin_disable"
	    ]
	},
	"acelitee_atomics_only":{
           "name": "concerto_fullsys_test",
            "purpose": "Testcase generates atomic txns only from ioaiu ace_lite_e master. Make sure to add configs with at least one ACE_Lite_E",
	    "config": {
                "hw_cfg_2_e":{"plusargs":{"+k_enable_domain_based_addr_gen":1}}
	     },
	    "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "200",
                "+ioaiu_num_trans": "200",
                "+ace_seq":"io_subsys_atomic_seq",
                "+en_all_txn_wts": null
            },
            "label": [
                "fregr"
            ]
        },

	"aiu_random_all_ops_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{"+k_enable_domain_based_addr_gen":1}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{"plusargs":{"+k_enable_domain_based_addr_gen":1}},
		"hw_cfg_8_e":{},
		"hw_cfg_10":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent":{"plusargs":{}},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+k_coh_noncoh_collision":"1",
		"+use_stash": "1",
		"+FSYS_TIME_DECAY": "800000000"
	    },
	    "label": [
		"shortregr_snps",
		"fregr_snps",
		"aiu_random_fregr_snps",
		"sys_event_regr_snps"
	    ]
	},
	"aiu_random_all_ops_no_dvm_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_43":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+k_coh_noncoh_collision":"1",
		"+use_stash": "1"
	    },
	    "label": [
                "weekly_snps",
		"lregr_snps",
		"sys_event_regr_snps"
	    ]
	},
	"aiu_random_all_ops": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
		"hw_cfg_2":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{"+k_enable_domain_based_addr_gen":1}},
		"hw_cfg_8_e":{},
		"hw_cfg_12":{},
		"hw_cfg_10":{"plusargs":{}},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_41":{},
		"hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+k_coh_noncoh_collision":"1",
		"+multi_ACE_DVM_agents": "1",
      "+FSYS_TIME_DECAY": "500000000",
		"+EN_FSYS_SCB": "0"
	    },
	    "label": [
		"fregr_snps",
		"aiu_random_fregr_snps",
		"sys_event_regr_snps"
	    ]
	},
	"aiu_random_all_ops_short": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent":{"plusargs":{}},
		"hw_cfg_10":{"plusargs":{ }}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+k_coh_noncoh_collision":"1",
		"+multi_ACE_DVM_agents": "1"
	    },
	    "label": [
		"shortregr_snps",
		"fregr_snps",
		"sys_event_regr_snps"
	    ]
	},
	"aiu_random_all_ops_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_ace32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
		"hw_cfg_44":{},
		"hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "2000",
		"+ioaiu_num_trans": "2000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+start_ix" : "1"
	    },
	    "label": [
		"lregr_snps",
		"sys_event_regr_snps"
	    ]
	},
	"aiu_random_atomic": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All AIUs random write/read with atomic",
	    "config": {
		"hw_config_atomic_1":{ "label": ["vcs_migr_snps","migr_snps"]},
			"hw_config_atomic":{ "label": ["vcs_migr_snps","migr_snps"]}
			},
			"iter": 3,
            "qrsimoptions": "-P",
            "plusargs": {
	        "+chi_num_trans": "300",
	        "+ioaiu_num_trans": "300",
	        "+k_sim_timeout": "20",
	        "+boot_from_ioaiu": "1",
	        "+use_atomic": "1",
	        "+mixed_atomics": "1"
            },
            "label": [
                "atomic_fregr_snps",
                "fregr_snps"
            ]
        },
        "aiu_random_qos_base": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: randomize QOS values",
            "config": [
                "hw_config_qos_e",
                "hw_cfg_23"
            ],
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
      "+FSYS_TIME_DECAY": "250000000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "fregr_snps"
            ]
        },
        "aiu_random_qos_0": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: All AIUs have QOS values 0",
            "config": [
                "hw_config_qos_e",
                "hw_cfg_23"
            ],
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
                "+aiu_qos": "0",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
      "+FSYS_TIME_DECAY": "250000000",
		"+k_coh_noncoh_collision":"1",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "fregr_snps"
            ]
        },
        "aiu_random_qos_ncaiu0_7": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: All AIUs have QOS values 0 except ncaiu0 has 7",
            "config": [
                "hw_config_qos_e",
                "hw_cfg_23"
            ],
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
                "+ioaiu_qos": "7",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
      "+FSYS_TIME_DECAY": "225000000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "fregr_snps"
            ]
        },
        "aiu_random_qos_caiu1_7": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: All AIUs have QOS values 0 except caiu1 has 7",
            "config": [
                "hw_config_qos_e",
                "hw_cfg_23"
            ],
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
                "+chiaiu_qos": "0n7",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
      "+FSYS_TIME_DECAY": "250000000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "fregr_snps"
            ]
        },
        "ace_random": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_40":{"plusargs":{}},
                "hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
                "hw_cfg_44":{},
                "hw_cfg_oppo":{},
		        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
                "hw_cfg_rydx":{},
                "hw_cfg_codasip":{}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
		"+k_coh_noncoh_collision":"1",
		"+multi_ACE_DVM_agents": "1",
      "+FSYS_TIME_DECAY": "550000000"
            },
            "label": [
                "ioaiu_random_fregr_snps",
                "fregr_snps",
                "tempo_snps",
		"mini_regr_snps"
            ]
        },
        "ace_random_all_ops_no_dvm": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access without DVM ops",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
                "hw_cfg_44":{},
                "hw_cfg_oppo":{},
		        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
                "hw_cfg_rydx":{},
                "hw_cfg_codasip":{}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+k_coh_noncoh_collision":"1",
		"+use_stash": "1",
      "+FSYS_TIME_DECAY": "900000000"
            },
            "label": [
                "ioaiu_random_fregr_snps",
                "fregr_snps"
            ]
        },
        "ace_random_all_ops_no_dvm_long": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access without DVM ops",
            "config": {
                "hw_cfg_ace32":{},
                "hw_cfg_41":{},
                "hw_cfg_40":{"plusargs":{}}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+k_coh_noncoh_collision":"1",
		"+use_stash": "1"
            },
            "label": [
                "lregr_snps"
            ]
        },
		"dtwmrgmrd_directed_test": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access",
            "config": {
                "hw_cfg_44":{},
				"hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
				"hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
				"hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
		
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
				"+FSYS_TIME_DECAY": "250000000",
				"+k_sim_timeout": "10",
				"+boot_from_ioaiu": "1",
				"+use_large_memregion": "1",
		
				"+no_delay":"0",
				"+k_ace_slave_random_dly_dis":"0",
				"+k_ace_slave_read_data_interbeatdly_dis":"1",
				"+k_ace_slave_read_addr_chnl_burst_pct": "0",
				"+k_ace_slave_read_data_chnl_burst_pct": "0",
				"+k_ace_slave_write_addr_chnl_burst_pct":"0",
				"+k_ace_slave_write_data_chnl_burst_pct":"0",
				"+k_ace_slave_write_resp_chnl_burst_pct":"0",
		
				"+k_ace_slave_write_addr_chnl_delay_min" : "5",
				"+k_ace_slave_write_addr_chnl_delay_max" : "5",
				"+k_ace_slave_write_data_chnl_delay_min" : "5",
				"+k_ace_slave_write_data_chnl_delay_max" : "5",
				"+k_ace_slave_write_resp_chnl_delay_min" : "5",
				"+k_ace_slave_write_resp_chnl_delay_max" : "5",
				"+k_ace_slave_read_addr_chnl_delay_min"  : "5",
				"+k_ace_slave_read_addr_chnl_delay_max"  : "5",
				"+k_ace_slave_read_data_chnl_delay_min"  : "5",
				"+k_ace_slave_read_data_chnl_delay_max"  : "5",
				"+k_txreq_hld_dly" : "1",
				"+k_txrsp_hld_dly" : "1",
				"+k_txdat_hld_dly" : "1",
				"+k_txreq_dly_min" : "5",
				"+k_txreq_dly_max" : "5",
				"+k_txrsp_dly_min" : "5",
				"+k_txrsp_dly_max" : "5",
				"+k_txdat_dly_min" : "5",
				"+k_txdat_dly_max" : "5",
		
				
				"+m_uc_to_ix_st_ch_pct":"0",
				"+m_sd_to_ix_st_ch_pct":"0",
				"+m_ud_to_ix_st_ch_pct":"0",
				"+m_sc_to_ix_st_ch_pct":"0",
				"+m_uce_to_ix_st_ch_pct":"0",
				"+m_udp_to_ix_st_ch_pct":"0",
		
				"+m_sd_to_sc_st_ch_pct":"0",
		
				"+m_uc_to_ud_st_ch_pct":"0",
				"+m_uc_to_udp_st_ch_pct":"0",
				"+m_uc_to_sc_st_ch_pct":"0",
		
				"+m_ud_to_sd_st_ch_pct":"0",
				"+m_ud_to_sc_st_ch_pct":"0",
				"+m_ud_to_uc_st_ch_pct":"0",
		
				"+start_ix":"1",
		
				"+ioaiu_num_trans": "3000",
				"+chi_num_trans": "3000",
				"+use_user_addrq": "500",
		
				"+wt_expected_end_state": "10",
				"+wt_legal_end_state_with_sf": "90",
				"+wt_legal_end_state_without_sf": "0",
		
				"+prob_ace_wr_ix_start_state":"100",
				"+prob_ace_rd_ix_start_state":"100",
		
				"+wt_expected_start_state": "100",
				"+wt_legal_start_state": "0",
		
				"+prob_of_dmi_dii_addr": "100",
				"+k_device_type_mem_pct": "0",
				"+prob_of_new_addr":"90",
				"+k_new_addr_pct":"90",
		
				"+directed_dtwmrg_test":"100",
				"+fsys_chi_force_cleanunique":"1",
				"+force_snpdataptl":"1",
		
				"+chi0_clnunique":"1","+chi2_clnunique":"1","+chi4_clnunique":"1","+chi6_clnunique":"1","+chi8_clnunique":"1",
				"+ace0_clnunique":"1","+ace2_clnunique":"1","+ace4_clnunique":"1","+ace6_clnunique":"1","+ace8_clnunique":"1","+ace10_clnunique":"1","+ace12_clnunique":"1","+ace14_clnunique":"1"
					},
            "label": [
                "fsys_scb_regr_snps",
                "misc_fregr_snps",
                "fregr_snps"
            ]
        },

        "ace_random_all_ops": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_44":{},
                "hw_cfg_oppo":{},
		        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]},
                "hw_cfg_rydx":{},
                "hw_cfg_codasip":{}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
        "+use_ace_dvmsync": "1",
		"+k_coh_noncoh_collision":"1",
      "+FSYS_TIME_DECAY": "1500000000",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "ioaiu_random_fregr_snps",
                "fsys_scb_regr_snps",
                "fregr_snps"
            ]
        },
        "ace_random_all_ops_long": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access",
            "config": {
                "hw_cfg_ace32":{},
                "hw_cfg_40":{"plusargs":{}}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "500",
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
                "+use_ace_dvmsync": "1",
				"+k_coh_noncoh_collision":"1",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "lregr_snps"
            ]
        },
        "directed_wr_rd": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_32":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_43":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_44":{},
                "hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_oppo":{},
		        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_rydx":{},
                "hw_cfg_ipsg_mpf":{},
                "hw_cfg_ipsg_1ca":{},
                "hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "20",
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+use_single_memregion": "1",
		        "+boot_from_ioaiu": "1",
                "+use_large_memregion": "1",
                "+k_directed_64B_aligned": null, 
      "+FSYS_TIME_DECAY": "250000000"
            },
            "label": [
		"sregr_snps",
		"misc_fregr_snps",
                "fregr_snps"
            ]
		},
		"master_cnt_enable": {
			"name": "concerto_fullsys_perfmon_test",
			"purpose": "performance master enable in DVE register testing",
			 "_comment1": "4 iterations in the same simulation on CHI txn // All agents DIV16 events",
			 "_comment2": "1st iterations: use count enable// 2nd local count enable //3rd &4th master enable",
			 "config": {
				"hw_cfg_2":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
					 "+chi_num_trans": "100",
					 "+ioaiu_num_trans": "0",
					 "+noncoherent_test" : 1,
					 "+event_first":"30",
					 "+event_second": "0",
					 "+use_large_memregion": "1",
					 "counter_control": "0",
					 "+min_stall_period": "0",
					 "+filter_select": "0",
					 "+ssr_count": "1",
					 "+interrupt_enable" :"0",
					 "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
					 "+k_ace_slave_read_data_chnl_burst_pct" : "100",
					 "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
					 "+k_ace_slave_write_data_chnl_burst_pct" : "100",
					 "+k_ace_slave_write_resp_chnl_burst_pct" : "100",
					 "+k_ace_slave_read_data_interleave_dis" :"1", 
                "+FSYS_TIME_DECAY": "300000000"
			},
			 "label": [
		"misc_fregr_snps",
                "fregr_snps","perfmon_master_en_snps"
            ]
	     },

        "perf_monitor_test": {
            "name": "concerto_fullsys_test",
            "purpose": "performance monitor testing IRQ legacy 3.2",
            "config": {
                "hw_cfg_2":{"plusargs":{}}
            },
            "iter": 1,
            "plusargs": {
		"+chi_num_trans": "1",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "20",
                "+k_ace_slave_read_addr_chnl_burst_pct": "0",
                "+k_ace_slave_read_data_chnl_burst_pct": "0",
                "+k_directed_test": "1",
                "+use_user_addrq": null,
                "+use_seq_user_addrq": null,
                "+use_single_memregion": "1",
                "+use_large_memregion": "1",
		"+perfmon_test": null,
                "+k_directed_64B_aligned": null 
            },
            "label": [
                "misc_fregr_snps",
                "fregr_snps"
            ]
        },
        "directed_wr_rd_same_aiu_ver1": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
		       "sregr_snps",
                "data_chk_snps",
                "tempo_snps"
            ]
        },
        "directed_wr_rd_same_aiu_all_aius_ver1": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps",
                "tempo_snps"
            ]
        },
        "directed_atomic_all_chiaius_to_all_targets": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_config_atomic":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
                "hw_config_atomic_1":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
            },
            "iter": 1,
            "flavors": {
              "AtomicStore_ADD"                   : {"plusargs": {"+AtomicStore_ADD": "1"}},
              "AtomicStore_CLR"                   : {"plusargs": {"+AtomicStore_CLR": "1"}},
              "AtomicStore_OR"                    : {"plusargs": {"+AtomicStore_OR": "1"}},
              "AtomicStore_SET"                   : {"plusargs": {"+AtomicStore_SET": "1"}},
              "AtomicStore_MAX"                   : {"plusargs": {"+AtomicStore_MAX": "1"}},
              "AtomicStore_MIN"                   : {"plusargs": {"+AtomicStore_MIN": "1"}},
              "AtomicStore_UMAX"                  : {"plusargs": {"+AtomicStore_UMAX": "1"}},
              "AtomicStore_UMIN"                  : {"plusargs": {"+AtomicStore_UMIN": "1"}},
              "AtomicLoad_ADD"                    : {"plusargs": {"+AtomicLoad_ADD": "1"}},
              "AtomicLoad_CLR"                    : {"plusargs": {"+AtomicLoad_CLR": "1"}},
              "AtomicLoad_OR"                     : {"plusargs": {"+AtomicLoad_OR": "1"}},
              "AtomicLoad_SET"                    : {"plusargs": {"+AtomicLoad_SET": "1"}},
              "AtomicLoad_MAX"                    : {"plusargs": {"+AtomicLoad_MAX": "1"}},
              "AtomicLoad_MIN"                    : {"plusargs": {"+AtomicLoad_MIN": "1"}},
              "AtomicLoad_UMAX"                   : {"plusargs": {"+AtomicLoad_UMAX": "1"}},
              "AtomicLoad_UMIN"                   : {"plusargs": {"+AtomicLoad_UMIN": "1"}},
              "AtomicSwap"                        : {"plusargs": {"+AtomicSwap": "1"}},
              "AtomicCompare_case1"               : {"plusargs": {"+AtomicCompare": "1","AtomicCompare_case1":null}},
              "AtomicCompare_case2"               : {"plusargs": {"+AtomicCompare": "1"}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+k_device_type_mem_pct": "0",
                "+chi_num_trans": "1", 
                "+ioaiu_num_trans": "0", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_all_non_coh": "1",
                "+k_directed_test_atomic_all_aius": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_atomic_all_chiaius_to_all_targets": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "atomic_fregr_snps",
                "fregr_snps",
                "CONC_11504_snps"
            ]
        },
        "directed_wr_rd_all_chiaius_to_all_targets_noncoh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_42":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
                "hw_cfg_flc":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
            },
            "iter": 1,
            "flavors": {
              "device_memory"                   : {"plusargs": {"+k_device_type_mem_pct": "100"}},
              "normal_memory"                   : {"plusargs": {"+k_device_type_mem_pct": "0"}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+k_device_type_mem_pct": "0",
                "+chi_num_trans": "1", 
                "+ioaiu_num_trans": "0", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_noncoh": "1",
                "+k_directed_test_all_non_coh": "1",
                "+k_coh_noncoh_collision":"ignore",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "CONC_11133_snps",
                "fregr_snps"
            ]
        },
        "directed_wr_rd_all_chiaius_to_all_targets_coh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_42":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
                "hw_cfg_flc":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","chiaiu_tests_migr_snps"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "1", 
                "+ioaiu_num_trans": "0", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_coh": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "CONC_11133_snps",
                "fregr_snps"
            ]
        },
        "directed_wr_rd_all_ioaius_to_all_targets_noncoh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_codasip":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "1", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_ioaius_to_all_targets_noncoh": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "CONC_11133_snps",
                "fregr_snps"
            ]
        },
        "directed_wr_rd_all_ioaius_to_all_targets_coh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_codasip":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps","ioaiu_tests_migr_snps"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "1", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_ioaius_to_all_targets_coh": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "CONC_11133_snps",
                "fregr_snps"
            ]
        },
        "directed_wr_rd_all_aius_to_all_targets_noncoh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
            },
            "iter": 1,
            "flavors": {
              "device_memory"                   : {"plusargs": {"+k_device_type_mem_pct": "100"}},
              "normal_memory"                   : {"plusargs": {"+k_device_type_mem_pct": "0"}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+k_device_type_mem_pct": "0",
                "+chi_num_trans": "1", 
                "+ioaiu_num_trans": "1", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_ioaius_to_all_targets_noncoh": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_noncoh": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+en_all_f_wstrb": "1",
                "+use_seq_user_addrq": "1",
                "+k_coh_noncoh_collision":"ignore",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "CONC_11133_snps",
                "fregr_snps"
            ]
        },
        "directed_wr_rd_all_aius_to_all_targets_coh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "1", 
                "+ioaiu_num_trans": "1", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_ioaius_to_all_targets_coh": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_coh": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "CONC_11133_snps",
                "fregr_snps"
            ]
        },
        "directed_wr_rd_all_aius_random_ver1": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius_random": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps",
                "tempo_snps"
            ]
        },
        "directed_wr_rd_same_aiu_ver2": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_60_4":{"plusargs":{}},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
		       "sregr_snps",
                "data_chk_snps"
            ]
        },
        "directed_wr_rd_same_aiu_all_aius_ver2": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps"
            ]
        },
        "directed_wr_rd_all_aius_random_ver2": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd_all_aius_random": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps"
            ]
        },
        "directed_wr_rd_same_aiu_coh_noncoh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test mix of coherent and coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "k_directed_test_noncoh_addr_pct": "50",
                "k_directed_test_coh_addr_pct": "50",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps"
            ]
        },
        "directed_wr_rd_same_aiu_coh_noncoh_all_aius": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test mix of coherent and coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "k_directed_test_noncoh_addr_pct": "50",
                "k_directed_test_coh_addr_pct": "50",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps"
            ]
        },
        "directed_wr_rd_coh_noncoh_all_aius_random": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test mix of coherent and coherent",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius_random": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "k_directed_test_noncoh_addr_pct": "50",
                "k_directed_test_coh_addr_pct": "50",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps"
            ]
        },
        "directed_wr_rd_same_aiu_default": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test default Same AIU",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps",
                "tempo_snps"
            ]
        },
        "directed_wr_rd_aiu_default": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test default Different AIU",
            "config": {
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_23":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{ },
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk_snps",
                "tempo_snps"
            ]
        },
        "qchannel_sanity_test": {
            "name": "concerto_fullsys_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_7_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_8_e":{},
                "hw_cfg_ace32":{},
                "hw_config_qos_e":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "50",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
                "+num_qchannel_loop" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "fregr_snps",
                "pma_fregr_snps",
                "pma_snps"
                
            ]
        },
        "qchannel_req_during_cmd_test": {
            "name": "concerto_fullsys_test",
			"_hash_tag": "#Stimulus.FSYS.qchannel.during_cmd_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_7_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_8_e":{},
                "hw_cfg_ace32":{},
                "hw_config_qos_e":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "20",
                "+qchannel_req_during_txn" : null,
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
                "+num_qchannel_loop" : "3",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "fregr_snps",
                "pma_fregr_snps",
                "pma_snps"
            ]
        },
        "qchannel_req_between_cmd_test": {
            "name": "concerto_fullsys_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_7_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_8_e":{},
                "hw_cfg_ace32":{},
                "hw_config_qos_e":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "20",
                "+qchannel_req_between_cmd_test" : "1",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "fregr_snps",
                "pma_fregr_snps",
                "pma_snps"
            ]
        },
        "qchannel_multiple_request_test": {
            "name": "concerto_fullsys_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_7_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_8_e":{},
                "hw_cfg_ace32":{},
                "hw_config_qos_e":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "20",
                "+qchannel_multiple_request_test" : "1",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "fregr_snps",
                "pma_fregr_snps",
                "pma_snps"
            ]
        },
        "qchannel_reset_test": {
            "name": "concerto_fullsys_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_7_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_8_e":{},
                "hw_cfg_ace32":{},
                "hw_config_qos_e":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "20",
                "+qchannel_reset_test" : "1",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
                "+num_qchannel_loop" : "3",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "fregr_snps",
                "pma_fregr_snps",
                "pma_snps"
            ]
        },
        "qchannel_all_aius_coh_read": {
            "name": "concerto_fullsys_qos_test",
            "purpose": "All AIUs coherent read with PMA",
			"_hashtag":"#Stimulus.FSYS.qchannel.all_aius_coh_read",
            "config": {
                "hw_cfg_7_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_8_e":{},
                "hw_cfg_ace32":{}
            },
            "iter": 1,
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "64",
		"+ioaiu_num_trans": "64",
		"+chiaiu_slow_master": "all",
		"+ioaiu_slow_master": "all",
                "+aiu_qos": "0",
		"+dmi_alloc_dis": "1",
                "+qchannel_req_between_cmd_test" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "20",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+no_bfm_delays": "1",
		"+perf_test": "1",
		"+read_test": "1",
		"+use_large_memregion": "1",
		"+use_user_addrq": "64",
		"+use_seq_user_addrq": "1",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "pma_snps"
            ]
        },
        "qchannel_all_aius_noncoh_read": {
            "name": "concerto_fullsys_qos_test",
			"_hashtag":"#Stimulus.FSYS.qchannel.all_aius_noncoh_read",
            "purpose": "All AIUs non-coherent read with PMA",
            "config": {
                "hw_cfg_7_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_8_e":{}
            },
            "iter": 1,
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chiaiu_en": "0",
		"+ioaiu_en": "0",
		"+chi_num_trans": "64",
		"+ioaiu_num_trans": "64",
		"+chiaiu_slow_master": "all",
		"+ioaiu_slow_master": "all",
                "+aiu_qos": "0",
		"+dmi_alloc_dis": "1",
                "+qchannel_req_between_cmd_test" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "20",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+no_bfm_delays": "1",
		"+perf_test": "1",
		"+read_test": "1",
		"+noncoherent_test": "1",
		"+use_dii_intrlv_grp": "1",
		"+k_axcache_0_to_dii": "1",
		"+use_large_memregion": "1",
		"+use_user_addrq": "64",
		"+use_seq_user_addrq": "1",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "pma_snps"
            ]
        },
        "chiaiu_random_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read",
            "config": {
                "hw_cfg_1_rand_0":{},
                "hw_cfg_2_rand_0":{},
                "hw_cfg_2_rand_1":{},
                "hw_cfg_2_rand_2":{},
                "hw_cfg_2_rand_3":{},
                "hw_cfg_3_rand_0":{},
                "hw_cfg_7_rand_0":{},
                "hw_cfg_7_rand_1":{},
                "hw_cfg_7_rand_2":{},
                "hw_cfg_7_rand_3":{},
                "hw_cfg_7_rand_4":{},
                "hw_cfg_7_rand_5":{},
                "hw_cfg_10_rand_0":{},
                "hw_cfg_11_rand_0":{},
                "hw_cfg_12_rand_0":{},
                "hw_cfg_14_rand_0":{},
                "hw_cfg_20_rand_0":{},
                "hw_cfg_22_rand_0":{},
                "hw_cfg_22_rand_1":{},
                "hw_cfg_30_rand_0":{},
                "hw_cfg_30_rand_1":{},
                "hw_cfg_32_rand_0":{},
                "hw_cfg_32_rand_1":{},
                "hw_cfg_ace32_rand_0":{},
                "hw_cfg_ace32_rand_1":{},
                "hw_cfg_40_rand_0":{},
                "hw_cfg_40_rand_1":{},
                "hw_cfg_41_rand_0":{},
                "hw_cfg_42_rand_0":{},
                "hw_cfg_43_rand_0":{},
                "hw_cfg_44_rand_0":{},
                "hw_cfg_rand_0":{},
                "hw_cfg_rand_1":{},
                "hw_cfg_rand_2":{},
                "hw_cfg_rand_3":{},
                "hw_cfg_rand_4":{},
                "hw_config_atomic":{},
                "hw_cfg_7_e":{},
                "hw_cfg_23":{}
            },
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2"
            },
            "label": [
                "rand_snps",
                "tempo_snps"
            ]
        },
        "chiaiu_snoop_tempo": {
            "name": "concerto_fullsys_wrrd_test",
            "purpose": "CHIAIU random write/read with snooping",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_7_e":{},
				"hw_cfg_60_4":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+chiaiu_en": "1",
		"+perf_test": "1",
		"+read_test": "1",
		"+add_makeclean": "1",
		"+use_user_addrq": "100",
		"+use_seq_user_addrq": "1",
		"+k_sim_timeout": "2"
            },
            "label": [
				"sregr_snps",
				"tempo_snps"
            ]
        },
        "chiaiu_random_nondata_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with clean/make",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_7_e":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+coherent_test": "1",
		"+use_user_addrq": "200",
		"+use_nondata": "1"
            },
            "label": [
                "tempo_snps"
            ]
        },
        "chiaiu_random_copyback_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with copyback",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_7_e":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+coherent_test": "1",
		"+use_user_addrq": "200",
		"+use_copyback": "1"
            },
            "label": [
                "tempo_snps"
            ]
        },
        "chiaiu_random_stash_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with stash",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_7_e":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
                "+use_genuce": "1",
		"+use_stash": "1"
            },
            "label": [
                "tempo_snps"
            ]
        },
        "chiaiu_random_dvm_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with DVM",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_7_e":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+use_dvm": "1"
            },
            "label": [
                "tempo_snps"
            ]
        },
        "chiaiu_random_all_ops_no_dvm_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random access without DVM ops",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_7_e":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+use_user_addrq": "200",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1"
            },
            "label": [
                "tempo_snps"
            ]
        },
        "chiaiu_random_all_ops_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random access",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_7_e":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+use_user_addrq": "200",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1"
            },
            "label": [
                "tempo_snps"
            ]
        },
        "chiaiu_atomic_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with atomic",
            "config": {
                "hw_config_atomic":{}},
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chiaiu_en": "0",
		"+chi_num_trans": "4",
		"+use_atomic": "1",
		"+add_atomic": "1",
		"+coherent_atomics": "1",
		"+use_user_addrq": "4",
		"+use_seq_user_addrq": "1",
		"+coherent_test": "1",
		"+k_sim_timeout": "2"
            },
            "label": [
                "tempo_snps"
            ]
        },
        "chiaiu_random_atomic_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with atomic",
            "config": {
                "hw_config_atomic":{}},
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+use_atomic": "1",
		"+coherent_atomics": "1",
		"+k_sim_timeout": "2"
            },
            "label": [
                "tempo_snps"
            ]
        },
        "aiu0_trace_capture_test": {
            "name": "concerto_fullsys_test",
            "purpose": "ranom traffic with AIU0 trace capture enabled",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
		"+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+tcap_scb_en": "1",
		"+trace_capture_en": "1",
		"+aiu0_trace_capture": "0xff",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace_snps",
                "trace_capture_snps"
            ]
        },
        "dmi0_trace_capture_test": {
            "name": "concerto_fullsys_test",
            "purpose": "random traffic with DMI0 trace capture enabled",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
		"+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+tcap_scb_en": "1",
		"+trace_capture_en": "1",
		"+dmi0_trace_capture": "0xff",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace_snps",
                "trace_capture_snps"
            ]
        },
        "dii0_trace_capture_test": {
            "name": "concerto_fullsys_test",
            "purpose": "random traffic with DII0 trace capture enabled",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
		"+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+tcap_scb_en": "1",
		"+trace_capture_en": "1",
		"+dii0_trace_capture": "0xff",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace_snps",
                "trace_capture_snps"
            ]
        },
        "aiu0_dmi0_dii0_trace_capture_test": {
            "name": "concerto_fullsys_test",
            "purpose": "random traffic with DII0 trace capture enabled",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_ecc_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
				"+trace_accum_check":1,
		"+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+tcap_scb_en": "1",
		"+trace_capture_en": "1",
		"+aiu0_trace_capture": "0xff",
		"+dii0_trace_capture": "0x0f",
                "+dmi0_trace_capture": "0xf0",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace_snps",
                "trace_capture_snps"
            ]
        },
        "chi_native_trace_coh_test": {
            "name": "concerto_fullsys_test",
            "purpose": "CHI write/read traffic with traceme signal",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_ecc_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
		"+chi_trace_weight": "50",
		"+sys_event_dis": "1",
		"+coherent_test": "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace_snps",
                "trace_trigger_snps"
            ]
        },
        "chi_native_trace_noncoh_test": {
            "name": "concerto_fullsys_test",
            "purpose": "CHI write/read traffic with traceme signal",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_ecc_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
		"+chi_trace_weight": "50",
		"+sys_event_dis": "1",
		"+noncoherent_test": "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace_snps",
                "trace_trigger_snps"
            ]
        },
        "ace_native_trace_coh_test": {
            "name": "concerto_fullsys_test",
            "purpose": "CHI write/read traffic with traceme signal",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_ecc_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
                "+ioaiu_num_trans":"100",
		"+axi_trace_weight": "50",
		"+sys_event_dis": "1",
		"+coherent_test": "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace_snps",
                "trace_trigger_snps"
            ]
        },
        "ace_native_trace_noncoh_test": {
            "name": "concerto_fullsys_test",
            "purpose": "IOAIU write/read traffic with traceme signal",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_7_ecc_e":{},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
                "+ioaiu_num_trans":"100",
		"+axi_trace_weight": "50",
		"+sys_event_dis": "1",
		"+noncoherent_test": "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace_snps",
                "trace_trigger_snps"
            ]
        },
        "ttrig": {
            "name": "concerto_fullsys_test",
            "purpose": "Ncore initiated trigger",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_10":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
				"hw_cfg_resiltech_final":{"flavors":{ "disable": {"plusargs":{"+disable_bist":1}}}},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "flavors": {
              "ncore_init_addr_match"              : {"plusargs": {"+aiu0_tctrlr0": "0x00000002", "+aiu1_tctrlr0": "0x00000002", "+aiu2_tctrlr0": "0x00000002", "+aiu3_tctrlr0": "0x00000002", "+aiu4_tctrlr0": "0x00000002", "+aiu5_tctrlr0": "0x00000002",
                                                                   "+aiu0_tctrlr1": "0x00000002", "+aiu1_tctrlr1": "0x00000002", "+aiu2_tctrlr1": "0x00000002", "+aiu3_tctrlr1": "0x00000002", "+aiu4_tctrlr1": "0x00000002", "+aiu5_tctrlr1": "0x00000002",
                                                                   "+aiu0_tctrlr2": "0x00000002", "+aiu1_tctrlr2": "0x00000002", "+aiu2_tctrlr2": "0x00000002", "+aiu3_tctrlr2": "0x00000002", "+aiu4_tctrlr2": "0x00000002", "+aiu5_tctrlr2": "0x00000002",
                                                                   "+aiu0_tctrlr3": "0x00000002", "+aiu1_tctrlr3": "0x00000002", "+aiu2_tctrlr3": "0x00000002", "+aiu3_tctrlr3": "0x00000002", "+aiu4_tctrlr3": "0x00000002", "+aiu5_tctrlr3": "0x00000002"}},
              "ncore_init_op_code_match"           : {"plusargs": {"+aiu0_tctrlr0": "0x00000004", "+aiu1_tctrlr0": "0x00000004", "+aiu2_tctrlr0": "0x00000004", "+aiu3_tctrlr0": "0x00000004", "+aiu4_tctrlr0": "0x00000004", "+aiu5_tctrlr0": "0x00000004",
                                                                   "+aiu0_tctrlr1": "0x00000004", "+aiu1_tctrlr1": "0x00000004", "+aiu2_tctrlr1": "0x00000004", "+aiu3_tctrlr1": "0x00000004", "+aiu4_tctrlr1": "0x00000004", "+aiu5_tctrlr1": "0x00000004",
                                                                   "+aiu0_tctrlr2": "0x00000004", "+aiu1_tctrlr2": "0x00000004", "+aiu2_tctrlr2": "0x00000004", "+aiu3_tctrlr2": "0x00000004", "+aiu4_tctrlr2": "0x00000004", "+aiu5_tctrlr2": "0x00000004",
                                                                   "+aiu0_tctrlr3": "0x00000004", "+aiu1_tctrlr3": "0x00000004", "+aiu2_tctrlr3": "0x00000004", "+aiu3_tctrlr3": "0x00000004", "+aiu4_tctrlr3": "0x00000004", "+aiu5_tctrlr3": "0x00000004"}},
              "ncore_init_mem_attr_match"          : {"plusargs": {"+aiu0_tctrlr0": "0x08000008", "+aiu1_tctrlr0": "0x08000008", "+aiu2_tctrlr0": "0x08000008", "+aiu3_tctrlr0": "0x08000008", "+aiu4_tctrlr0": "0x08000008", "+aiu5_tctrlr0": "0x08000008",
                                                                   "+aiu0_tctrlr1": "0x08000008", "+aiu1_tctrlr1": "0x08000008", "+aiu2_tctrlr1": "0x08000008", "+aiu3_tctrlr1": "0x08000008", "+aiu4_tctrlr1": "0x08000008", "+aiu5_tctrlr1": "0x08000008",
                                                                   "+aiu0_tctrlr2": "0x08000008", "+aiu1_tctrlr2": "0x08000008", "+aiu2_tctrlr2": "0x08000008", "+aiu3_tctrlr2": "0x08000008", "+aiu4_tctrlr2": "0x08000008", "+aiu5_tctrlr2": "0x08000008",
                                                                   "+aiu0_tctrlr3": "0x08000008", "+aiu1_tctrlr3": "0x08000008", "+aiu2_tctrlr3": "0x08000008", "+aiu3_tctrlr3": "0x08000008", "+aiu4_tctrlr3": "0x08000008", "+aiu5_tctrlr3": "0x08000008"}},
              "ncore_init_user_match"              : {"plusargs": {"+aiu0_tctrlr0": "0x00000010", "+aiu1_tctrlr0": "0x00000010", "+aiu2_tctrlr0": "0x00000010", "+aiu3_tctrlr0": "0x00000010", "+aiu4_tctrlr0": "0x00000010", "+aiu5_tctrlr0": "0x00000010",
                                                                   "+aiu0_tctrlr1": "0x00000010", "+aiu1_tctrlr1": "0x00000010", "+aiu2_tctrlr1": "0x00000010", "+aiu3_tctrlr1": "0x00000010", "+aiu4_tctrlr1": "0x00000010", "+aiu5_tctrlr1": "0x00000010",
                                                                   "+aiu0_tctrlr2": "0x00000010", "+aiu1_tctrlr2": "0x00000010", "+aiu2_tctrlr2": "0x00000010", "+aiu3_tctrlr2": "0x00000010", "+aiu4_tctrlr2": "0x00000010", "+aiu5_tctrlr2": "0x00000010",
                                                                   "+aiu0_tctrlr3": "0x00000010", "+aiu1_tctrlr3": "0x00000010", "+aiu2_tctrlr3": "0x00000010", "+aiu3_tctrlr3": "0x00000010", "+aiu4_tctrlr3": "0x00000010", "+aiu5_tctrlr3": "0x00000010"}},
              "ncore_init_target_type_dmi_match"   : {"plusargs": {"+aiu0_tctrlr0": "0x00000020", "+aiu1_tctrlr0": "0x00000020", "+aiu2_tctrlr0": "0x00000020", "+aiu3_tctrlr0": "0x00000020", "+aiu4_tctrlr0": "0x00000020", "+aiu5_tctrlr0": "0x00000020",
                                                                   "+aiu0_tctrlr1": "0x00000020", "+aiu1_tctrlr1": "0x00000020", "+aiu2_tctrlr1": "0x00000020", "+aiu3_tctrlr1": "0x00000020", "+aiu4_tctrlr1": "0x00000020", "+aiu5_tctrlr1": "0x00000020",
                                                                   "+aiu0_tctrlr2": "0x00000020", "+aiu1_tctrlr2": "0x00000020", "+aiu2_tctrlr2": "0x00000020", "+aiu3_tctrlr2": "0x00000020", "+aiu4_tctrlr2": "0x00000020", "+aiu5_tctrlr2": "0x00000020",
                                                                   "+aiu0_tctrlr3": "0x00000020", "+aiu1_tctrlr3": "0x00000020", "+aiu2_tctrlr3": "0x00000020", "+aiu3_tctrlr3": "0x00000020", "+aiu4_tctrlr3": "0x00000020", "+aiu5_tctrlr3": "0x00000020"}},
              "ncore_init_target_type_dii_match"   : {"plusargs": {"+aiu0_tctrlr0": "0x00000060", "+aiu1_tctrlr0": "0x00000060", "+aiu2_tctrlr0": "0x00000060", "+aiu3_tctrlr0": "0x00000060", "+aiu4_tctrlr0": "0x00000060", "+aiu5_tctrlr0": "0x00000060",
                                                                   "+aiu0_tctrlr1": "0x00000060", "+aiu1_tctrlr1": "0x00000060", "+aiu2_tctrlr1": "0x00000060", "+aiu3_tctrlr1": "0x00000060", "+aiu4_tctrlr1": "0x00000060", "+aiu5_tctrlr1": "0x00000060",
                                                                   "+aiu0_tctrlr2": "0x00000060", "+aiu1_tctrlr2": "0x00000060", "+aiu2_tctrlr2": "0x00000060", "+aiu3_tctrlr2": "0x00000060", "+aiu4_tctrlr2": "0x00000060", "+aiu5_tctrlr2": "0x00000060",
                                                                   "+aiu0_tctrlr3": "0x00000060", "+aiu1_tctrlr3": "0x00000060", "+aiu2_tctrlr3": "0x00000060", "+aiu3_tctrlr3": "0x00000060", "+aiu4_tctrlr3": "0x00000060", "+aiu5_tctrlr3": "0x00000060"}}
            },
			"_comment":"by default master_init_only",
            "plusargs": {
				"+aiu0_tctrlr0": "0x00000001", "+aiu1_tctrlr0": "0x00000001", "+aiu2_tctrlr0": "0x00000001", "+aiu3_tctrlr0": "0x00000001", "+aiu4_tctrlr0": "0x00000001", "+aiu5_tctrlr0": "0x00000001",
				"+aiu0_tctrlr1": "0x00000001", "+aiu1_tctrlr1": "0x00000001", "+aiu2_tctrlr1": "0x00000001", "+aiu3_tctrlr1": "0x00000001", "+aiu4_tctrlr1": "0x00000001", "+aiu5_tctrlr1": "0x00000001",
				"+aiu0_tctrlr2": "0x00000001", "+aiu1_tctrlr2": "0x00000001", "+aiu2_tctrlr2": "0x00000001", "+aiu3_tctrlr2": "0x00000001", "+aiu4_tctrlr2": "0x00000001", "+aiu5_tctrlr2": "0x00000001",
				"+aiu0_tctrlr3": "0x00000001", "+aiu1_tctrlr3": "0x00000001", "+aiu2_tctrlr3": "0x00000001", "+aiu3_tctrlr3": "0x00000001", "+aiu4_tctrlr3": "0x00000001", "+aiu5_tctrlr3": "0x00000001",
			    "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
				"+trace_accum_check":1,
		        "+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		        "+tcap_scb_en": "1",
		        "+trace_capture_en": "1",
                "+trace_trigger_en": "1",
                "+aiu0_trace_capture": "0xff",
                "+aiu1_trace_capture": "0xff",
                "+aiu2_trace_capture": "0xff",
                "+aiu3_trace_capture": "0xff",
                "+aiu4_trace_capture": "0xff",
                "+aiu5_trace_capture": "0xff",
                "+dii0_trace_capture": "0xff",
                "+dmi0_trace_capture": "0xff",
                "+dmi1_trace_capture": "0xff",
                "+dmi2_trace_capture": "0xff",
		"+rand_capture": "1",
                "boot_from_ioaiu" : "1",
      "+FSYS_TIME_DECAY": "200000000",
		"+k_sim_timeout": "10"
            },
            "label": [
                "fregr_snps",
                "trace_fregr_snps",
		"regr_sanity_snps",
		"regr_cov_snps",
                "ttri_tcap_snps",
                "trace_snps",
		"trace_capture_snps",
		"trace_trigger_snps"
            ]
        },
        "chiaiu_csr_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU csr access",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 2,
            "plusargs": {
		"+k_sim_timeout": "1",
		"+k_csr_access_only": "1"
            },
            "label": [
                "cfg_test_snps",
                "rand_snps"
            ]
        },
        "ioaiu_csr_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "IOAIU csr access",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 2,
            "plusargs": {
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1"
            },
            "label": [
                "cfg_test_snps",
                "rand_snps"
            ]
        },
        "chiaiu_random_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10",
 		"+start_ix" : "1"
            },
            "label": [
                "cfg_test_snps",
                "rand_snps"
            ]
        },
        "ioaiu_random_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "IOAIU random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "30",
		"+trace_capture_en": "1",
                "+rand_capture": "1",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "cfg_test_snps",
                "rand_snps"
            ]
        },
        "ioaiu_random_long_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "IOAIU random write/read",
            "config": [
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "30",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "lregr_snps"
            ]
        },
        "aiu_random_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "cfg_test_snps",
                "rand_snps"
            ]
        },
        "aiu_random_long_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "lregr_snps"
            ]
        },
        "aiu_random_all_ops_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
 		"+start_ix" : "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "cfg_test_snps",
                "rand_snps"
            ]
        },
        "aiu_random_all_ops_trace_capture_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+trace_capture_en": "1",
                "+rand_capture": "1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
 		"+start_ix" : "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "cfg_test_snps",
                "rand_snps"
            ]
        },
        "aiu_random_all_ops_long_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+trace_capture_en": "1",
                "+rand_capture": "1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
 		"+start_ix" : "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+use_large_memregion": "1",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "lregr_snps"
            ]
        },
        "compile_test": {
            "name": "concerto compile only test",
            "purpose": "to test RTL and DV file generation without running simulation",
            "config": {
               "hw_cfg_60_2":{},
               "hw_cfg_60_4":{ "label": ["vcs_migr_snps","migr_snps"]},
               "hw_cfg_resiltech_connectivity_3_fix_mpu":{},
               "hw_cfg_resiltech_connectivity_3_fix":{},
               "hw_cfg_meye_q7_interleave_beta715":{},
               "hw_cfg_meye_q7_interleave_beta3":{},
               "hw_cfg_meye_q7_interleave_rc":{},
               "hw_cfg_meye_q7_interleave_fr":{},
               "hw_cfg_meye_q7_latest":{},
               "hw_cfg_meye_q7_mpf":{}
            },
            "qrsimoptions": "-P",
            "label": [
                "comp_snps"
            ]
        },
        "aiu_random_sysco_detach": {
            "name": "concerto_fullsys_sysco_test",
            "purpose": "AIUs random traffic with random number of transactions, follow by SysCo Detach",
            "config": {
                "hw_cfg_2":{},
                "hw_cfg_6":{},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_10":{},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_60_2":{},
                "hw_cfg_60_4":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_nxpauto":{},
                "hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+use_nondata": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+force_single_dvm": "1",
		"+k_sim_timeout": "25",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "fregr_snps",
                "fregr_sysco_snps"
            ]
        },
        "aiu_random_sysco_detach_clk_off": {
            "name": "concerto_fullsys_sysco_test",
            "purpose": "AIUs random traffic with random number of transactions, follow by SysCo Detach, follow by turning off clock",
            "config": {
                "hw_cfg_8_e":{},
                "hw_cfg_10":{},
                "hw_cfg_45":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+use_nondata": "1",
 		"+start_ix" : "1",
		"+link_ctrl_test": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+force_single_dvm": "1",
		"+clk_off_en": "0",
		"+clk_off_time": "5000",
		"+clk_off_chiaiu": "0",
		"+k_sim_timeout": "25",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "fregr_snps",
                "fregr_sysco_snps"
            ]
        },
        "aiu_random_sysco_reattach": {
            "name": "concerto_fullsys_sysco_test",
            "purpose": "AIUs random traffic with random number of transactions, follow by SysCo Detach, follow by SysCo Attach",
            "config": {
                "hw_cfg_2":{},
                "hw_cfg_6":{},
                "hw_cfg_7_e":{},
                "hw_cfg_8_e":{},
                "hw_cfg_10":{},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_60_2":{},
                "hw_cfg_60_4":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_45":{ "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_nxpauto":{},
				"hw_cfg_resiltech_connectivity_3_fix":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
                "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr_snps","migr_snps"]}
			},
            "iter": 1,
            "qrsimoptions": "-P",
            "flavors": {
              "cache_flush"                   : {"plusargs": {
                "+en_processor_cache_flush": "1"
              }},
              "coh_traffic"                   : {"plusargs": {
                "+en_processor_cache_flush": "1",
                "+num_test_loop": "1"
              }},
              "no_delay"                      : {"plusargs": {
 	        "+k_ace_slave_read_data_interleave_dis": "1",
	        "+k_ace_slave_read_data_reorder_size": "1",
	        "+k_ace_slave_write_addr_chnl_burst_pct": "100",
	        "+k_ace_slave_write_data_chnl_burst_pct": "100",
	        "+k_ace_slave_write_resp_chnl_burst_pct": "100",
	        "+k_ace_master_read_addr_chnl_burst_pct": "100",
	        "+k_ace_master_read_data_chnl_burst_pct": "100",
	        "+k_ace_master_write_addr_chnl_burst_pct": "100",
	        "+k_ace_master_write_data_chnl_burst_pct": "100",
	        "+k_ace_master_write_resp_chnl_burst_pct": "100"
              }}
            },
            "plusargs": {
		"+use_nondata": "1",
                "+en_chi_cache_flush": "1",
 		"+start_ix" : "1",
		"+use_large_memregion": "1",
		"+use_dvm": "1",
		"+multi_ACE_DVM_agents": "1",
		"+force_single_dvm": "1",
		"+enable_sysco_reattach": "1",
		"+k_sim_timeout": "25",
		"+EN_FSYS_SCB" : "0"
            },
            "label": [
                "fregr_snps",
                "fregr_sysco_snps"
            ]
		},

		"perf_nxp":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "performance test with nxp config",
					"config":{"hw_cfg_nxpauto_legacy":{"plusargs":{"+EN_FSYS_SCB": "0"}}},
					"label" :["use_flavor_label_snps"],		
					"iter":1,
					"plusargs": {
   						 "+UVM_MAX_QUIT_COUNT": "1",
                         "+UVM_VERBOSITY": "UVM_NONE",
                         "+UVM_TIMEOUT": "200000000000",
                         "+k_targ_src_id_chk_en": "1",
                         "+chiaiu_scb_en": "1",
                         "+ioaiu_scb_en": "1",
                         "+dce_scb_en": "1",
                         "+dmi_scb_en": "1",
                         "+dii_scb_en": "1",
	                     "+legato_scb_dis": "1",
                         "+k_ace_slave_read_data_interleave_dis": "1",
                         "+k_timeout": "500000",
                         "+wt_expected_end_state": "70",
                         "+wt_legal_end_state_with_sf": "30",
                         "+disable_pri_check":"1",
                         "+wt_legal_end_state_without_sf": "0",
	                     "+disable_qos_check":"1",
	                     "+k_sim_timeout":"20",
	                     "+k_ace_slave_read_data_reorder_size":"1",
	                     "+no_bfm_delays":"1",
			             "+m_sc_to_ix_st_ch_pct":"0",
                         "+m_uc_to_ix_st_ch_pct":"0",
                         "+m_uce_to_ix_st_ch_pct":"0",
                         "+m_sd_to_ix_st_ch_pct":"0",
                         "+m_ud_to_ix_st_ch_pct":"0",
                         "+m_udp_to_ix_st_ch_pct":"0",
                         "+m_uc_to_sc_st_ch_pct":"0",
                         "+m_ud_to_sd_st_ch_pct":"0",
                         "+m_sd_to_sc_st_ch_pct":"0",
                         "+m_ud_to_sc_st_ch_pct":"0",
                         "+m_ud_to_uc_st_ch_pct":"0",
                         "+m_uc_to_ud_st_ch_pct":"0",
                         "+m_uc_to_udp_st_ch_pct":"0",
                         "+m_uce_to_ud_st_ch_pct":"0",
                         "+m_uce_to_udp_st_ch_pct":"0",
                         "+m_udp_to_ud_st_ch_pct":"0",
                         "+k_snprspdata_in_uc_pct":"100",
                         "+k_snprspdata_in_sc_pct":"100",
	                     "+k_stashing_datapull_pct":"100",			 
					     "+use_large_memregion":"1",
					     "+use_dmi_ig_id":"0",
					     "+perf_test":"1",
					     "+no_way_partitioning":"1",
					     "+k_ace_slave_read_data_interbeatdly_dis":"1",
					     "+k_ace_slave_read_addr_chnl_burst_pct":"100",
					     "+k_ace_slave_read_data_chnl_burst_pct":"100",
					     "+k_ace_slave_write_addr_chnl_burst_pct":"100",
					     "+k_ace_slave_write_data_chnl_burst_pct":"100",
					     "+k_ace_slave_write_resp_chnl_burst_pct":"100",
					     "+k_ace_slave_read_data_chnl_delay_max":"0",
					     "+k_ace_slave_write_resp_chnl_delay_max":"0",
					     "+k_ace_slave_random_dly_dis":"1",
					     "+aiu_qos_threshold": 0,
					     "+dce_qos_threshold": 0,
					     "+dmi_qos_threshold": 0,
					     "+one_memregion_by_aiu":1,
					     "+use_burst_incr":1,
					     "+all_ways_for_cache":1,
					     "+dmi_mem_order":"16",
					     "+newperf_test_scb":"1",
						 "+ace_transorder_mode":"3",
						 "+use_sw_crdt_mgr_cls":"1",
						 "+use_custom_credit":"1",
						 "+check_bw":1,
     					 "+check_bw_tolerance_pct":10,
                   "+FSYS_TIME_DECAY": "500000000"
					 },
					"flavors":{
						"caiu0_rw_0ns":   {
							"purpose": "1 CHI (coh) R:80% W:20% 0ns delay on the DMI",	
							"label": ["nxp_fsys_perf_snps","fregr_snps"],
							"plusargs":{
					                  "+max_bw_aim":42,
					                  "+force_allocate_txn":"1",
					                  "+force_cacheable_txn":"1",
					                  "+coherent_test":"1",
					                  "+use_user_addrq":"1000",
					                  "+use_seq_user_addrq":"1",
					                  "+chi_num_trans":"1000",
					                  "+seq_case":"1",
					                  "+chiaiu_en":"0",
					                  "+ioaiu_en":"none",
					                  "+k_rd_rdonce_pct":"80",
					                  "+k_wr_cohunq_pct":"20",
					                  "+chi0_duty_cycle":"5"
							}
						},
	                    "caiu0_rd_0ns":   {
							"label": ["nxp_fsys_perf_snps","fregr_snps"],
							"purpose": "1 CHI (coh) R:100% 0ns delay on the DMI",	
							"plusargs":{
					                  "+force_allocate_txn":"1",
					                  "+force_cacheable_txn":"1",
					                  "+coherent_test":"1",
					                  "+use_user_addrq":"1000",
					                  "+use_seq_user_addrq":"1",
					                  "+chi_num_trans":"1000",
					                  "+seq_case":"1",
					                  "+chiaiu_en":"0",
					                  "+ioaiu_en":"none",
					                  "+k_rd_rdonce_pct":"100",
					                  "+k_wr_cohunq_pct":"0",
					                  "+chi0_duty_cycle":"5"
							}
						},
                       "caiu0_wr_0ns":   {
							"label": ["nxp_fsys_perf_snps","fregr_snps"],
							"purpose": "1 CHI (coh)  W:100% 0ns delay on the DMI",	
							"_comment": "bw aim only 30GB due to DCE credit",
							"plusargs":{
									  "+max_bw_aim":41,
					                  "+force_allocate_txn":"1",
					                  "+force_cacheable_txn":"1",
					                  "+coherent_test":"1",
					                  "+use_user_addrq":"1000",
					                  "+use_seq_user_addrq":"1",
					                  "+chi_num_trans":"1000",
					                  "+seq_case":"1",
					                  "+chiaiu_en":"0",
					                  "+ioaiu_en":"none",
					                  "+k_rd_rdonce_pct":"0",
					                  "+k_wr_cohunq_pct":"100",
					                  "+chi0_duty_cycle":"5"
							}
						},
					  "ncaiu0_256B_rd_0ns":{
                              "purpose": "IO0  ReadNoSnp / unique id /256B",
							  "_comment": "BW=50% DMI MAX because we have a mux 1/2 in the network",
						      "label": ["nxp_fsys_perf_snps","fregr_snps"],
					          "plusargs":{
					            "+max_bw_aim":20,
                                "+force_allocate_txn":"1",
                                "+force_cacheable_txn":"1",
	          				   	"+ioaiu0_noncoherent_test":"1",
	          					"+use_user_addrq":"1000",
	          				   	"+use_seq_user_addrq":"1",
	          				    "+chi_num_trans":"0",
	          				   	"+ioaiu0_num_addr":"1000",
	          				    "+ioaiu_num_trans":"1000",
	          				    "+ioaiu0_seq_case":"1",
	          				   	"+chiaiu_en":"none",
	          				   	"+ioaiu_en":"0",
							    "+read_test":"1",
	          				    "+wt_ace_rdnosnp":"100",      
	          				    "+wt_ace_wrnosnp":"0",   
	          					"+wt_axlen_256B":"100",		
	          				    "+k_duty_cycle_ioaiu0":"5"
	          			}
	          	     },	
					"ncaiu4_256B_rd_0ns":{
                              "purpose": "IO4  ReadNoSnp / unique id /256B",
							  "_comment": "BW=50% DMI MAX because we have a mux 1/2 in the network",
						      "label": ["nxp_fsys_perf_snps","fregr_snps"],
					          "plusargs":{
					            "+max_bw_aim":13,
                                "+force_allocate_txn":"1",
                                "+force_cacheable_txn":"1",
	          				   	"+ioaiu0_noncoherent_test":"1",
	          					"+use_user_addrq":"1000",
	          				   	"+use_seq_user_addrq":"1",
	          				    "+chi_num_trans":"0",
	          				   	"+ioaiu4_num_addr":"1000",
	          				    "+ioaiu_num_trans":"1000",
	          				    "+ioaiu4_seq_case":"1",
	          				   	"+chiaiu_en":"none",
	          				   	"+ioaiu_en":"4",
							    "+read_test":"1",
	          				    "+wt_ace_rdnosnp":"100",      
	          				    "+wt_ace_wrnosnp":"0",   
	          					"+wt_axlen_256B":"100",		
	          				    "+k_duty_cycle_ioaiu4":"5"
	          			}
	          	     },		
   	   
					"caiu0_1ncaiu_rw_0ns":{
						"purpose": "1 CHI (coh) & 1 IO (noncoh) R:80% W:20% 0ns delay on the DMI",	
						"label": ["nxp_fsys_perf_snps","fregr_snps"],
					    "plusargs":{
					        "+max_bw_aim":40,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
						   	"+ioaiu_en":"0",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1"
						}
					},

               	"caiu0_2ncaiu_rw_0ns":{
    				"purpose": "1 CHI (coh) & 2 IO(noncoh) R:80% W:20% 0ns delay on the DMI",	
			    	"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+max_bw_aim":50,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
						   	"+ioaiu_en":"0n1",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1"
				        	}
					},

			"caiu0_3ncaiu_rd_0ns":{
    				"purpose": "1 CHI(coh) & 3 IO(noncoh) R:80% W:20% 0ns delay on the DMI",	
			    	"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"100",
						    "+k_wr_cohunq_pct":"0",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2",
						   	"+wt_ace_rdnosnp":"100",      
						    "+wt_ace_wrnosnp":"0", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1"
				        	}
					},
			
			"caiu0_3ncaiu_rw_0ns":{
    				"purpose": "1 CHI(coh) & 3 IO(noncoh) R:80% W:20% 0ns delay on the DMI",	
			    	"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+max_bw_aim":50,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1"
				        	}
					},
				"caiu0_1ncaiu_rw_200ns":{
						"purpose": "1 CHI (coh) & 1 IO(noncoh) R:80% W:20% 200ns delay on the DMI => 50% BW",
						"label": ["nxp_fsys_perf_snps","fregr_snps"],
					    "plusargs":{
					        "+k_ace_slave_read_data_chnl_delay_max":"280",
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
					        "+max_bw_aim":20,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
						   	"+ioaiu_en":"0",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1"
						}
					},
		      "caiu0_4ncaiu_rw_200ns":{
						"purpose": "1 CHI(coh) & 4 IO(noncoh) R:80% W:20% 200ns delay on the DMI => 50% BW",
						"label": ["nxp_fsys_perf_snps","fregr_snps"],
					    "plusargs":{
					        "+k_ace_slave_read_data_chnl_delay_max":"280",
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
					        "+max_bw_aim":20,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"5000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"5000",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
							"+ioaiu1_num_addr":"5000",
						   	"+ioaiu1_seq_case":"1",
						   	"+ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
		                	"+ioaiu2_num_addr":"5000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
                        	"+ioaiu3_num_addr":"5000",
						   	"+ioaiu3_seq_case":"1",
						   	"+ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1"

						}
					},
		 "caiu0_5ncaiu_rd_noncoh_200ns":{
						"purpose": "1 CHI(noncoh) & 5 IO(noncoh) R:80% W:20% 200ns delay on the DMI => 50% BW",
						"label": ["nxp_fsys_perf_snps","fregr_snps"],
					    "plusargs":{
					        "+k_ace_slave_read_data_chnl_delay_max":"280",
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":18,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+read_test":"1",
							"+use_user_addrq":"6000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3n4",
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"6000",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
							"+ioaiu1_num_addr":"6000",
						   	"+ioaiu1_seq_case":"1",
						   	"+ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
		                	"+ioaiu2_num_addr":"5000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
                        	"+ioaiu3_num_addr":"6000",
						   	"+ioaiu3_seq_case":"1",
						   	"+ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1",
	                        "+ioaiu4_num_addr":"6000",
						   	"+ioaiu4_seq_case":"1",
						   	"+ioaiu4_addr_idx_offset":"20",
						   	"+ioaiu4_noncoherent_test":"1"
						}
					},				
	     "caiu0_5ncaiu_rw_200ns":{
						"purpose": "1 CHI(coh) & 5 IO(noncoh) R:80% W:20% 200ns delay on the DMI => 50% BW",
						"label": ["nxp_fsys_perf_snps","fregr_snps"],
					    "plusargs":{
					        "+k_ace_slave_read_data_chnl_delay_max":"280",
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
					        "+max_bw_aim":20,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"6000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"6000",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
							"+ioaiu1_num_addr":"6000",
						   	"+ioaiu1_seq_case":"1",
						   	"+ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
		                	"+ioaiu2_num_addr":"5000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
                        	"+ioaiu3_num_addr":"6000",
						   	"+ioaiu3_seq_case":"1",
						   	"+ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1",
	                        "+ioaiu4_num_addr":"6000",
						   	"+ioaiu4_seq_case":"1",
						   	"+ioaiu4_addr_idx_offset":"20",
						   	"+ioaiu4_noncoherent_test":"1"
						}
					},
               "ncaiu0_Write-Through_RW_allocate_NoBuff_200ns":{
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW  / unique id /64B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":20,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+ioaiu0_write_through":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
							"+chiaiu_en":"none",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},
           "ncaiu0_Write-Back_RW_allocate_200ns":{
                    "purpose": "Write-Through Read and Write Allocate, on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / unique id /64B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":20,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
							"+ioaiu_en":"0",
							"+chiaiu_en":"none",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},
            "ncaiu0_write_NoCach_NoBuff_200ns":{
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":8,
							"+check_bw_tolerance_pct":11,
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+ioaiu0_seq_case":"1",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},
            "ncaiu0_write_256B_NoCach_Buff_200ns":{
                    "purpose": "Normal, No cacheable,bufferable,1400 consecutive addresses/ remove 400 first tx to calculate the BW / unique id /256B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":10,
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+ioaiu0_seq_case":"1",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},

    "ncaiu0_write_4K_NoCach_Buff_200ns":{
                    "purpose": "Normal, No cacheable,bufferable,1400 consecutive addresses/ remove 400 first tx to calculate the BW / unique id /4096B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+k_ace_slave_write_addr_chnl_wait_for_vld":"1",
							"+k_ace_slave_write_data_chnl_wait_for_vld":"1",
							"+ace_transorder_mode":"2",
							"+dmi_mem_order":"3",
							"+max_bw_aim":10,
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"22",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"22",
						    "+ioaiu_num_trans":"22",
							"+doff_ioaiu0_nbr_wr_tx":"4",
						    "+ioaiu0_seq_case":"1",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
							"+perf_txn_size":"4096",
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},
      "ncaiu0_write_1K_NoCach_Buff_200ns":{
                    "purpose": "Normal, No cacheable,bufferable,1400 consecutive addresses/ remove 400 first tx to calculate the BW / unique id /1024B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
						"+k_ace_slave_write_resp_chnl_delay_max":"280",
					        "+max_bw_aim":10,
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"88",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"88",
						    "+ioaiu_num_trans":"88",
							"+doff_ioaiu0_nbr_wr_tx":"25",
						    "+ioaiu0_seq_case":"1",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
                            "+perf_txn_size":"1024",
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},

           "ncaiu0_rd_noncoh_pciedii_order16_0ns":{
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / same ARID=2 /64B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+max_bw_aim":3.5,
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
                            "+ace_transorder_mode":"2",
						    "+dii_mem_order":"16"
					}
			},
           "ncaiu0_rd_noncoh_pciedii_order18_0ns":{
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / same ARID=2",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+max_bw_aim":3.5,
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
						    "+dii_mem_order":"18"
					}
			},
           "ncaiu0_rd_noncoh_pciedii_order10_0ns":{
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same ARID=2 /64B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+max_bw_aim":3.5,
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
						    "+dii_mem_order":"10"
					}
			},
           "ncaiu0_rd_coh_pciedmi_order10_256B":{
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=2 /256B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+max_bw_aim":2.7,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"10"
					}
			},
	 "ncaiu0_wr_coh_pciedmi_order16_256B":{
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /256B",
					"label": ["nxp_fsys_perf_snps","fregr_snps"],
					"plusargs":{
					        "+max_bw_aim":20,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					}
			}
					}
				},	
			"all_aiu_seq_true_noncoh":{
				"hashtag":"#Stimulus.FSYS.GPRAR.NC.with_proxycache_disable",
				"name": "concerto_fullsys_qos_test",
				"_hashtag":"#Stimulus.FSYS.true_noncoh.PC",
				 "purpose":"all agents noncoh txn + GPRA.NC=1 & proxy cache disable",
				"config":{
				   "hw_cfg_60_2":{"plusargs":{}},
				   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
            },
				"iter":1,
				"plusargs":{
					"+use_large_memregion":"1",
					"+use_dmi_ig_id":"0",
					"+perf_test":"1",
					"+perf_txn_size":64,
					"+no_way_partitioning":"1",
					"+qos_threshold": 0,
					"+one_memregion_by_aiu":1,
					"+use_burst_incr":1,
					"+all_ways_for_cache":1,
					"+dmi_mem_order":"16",
					"+ccp_lookupen":0,
					"+ccp_allocen":0,
					"+all_gpra_ncmode":1,
					"+force_allocate_txn":"1",
					"+force_cacheable_txn":"1",
				    "+noncoherent_test":"1",
					"+use_user_addrq":"3000",
					"+use_seq_user_addrq":"1",
					"+chi_num_trans":"100",
					"+seq_case":"1",		
					"+k_duty_cycle":"5",
					"+k_rd_noncoh_pct":"80",
					"+k_wr_noncoh_pct":"20",
					"+ioaiu_num_trans":"100",
					"+wt_ace_rdnosnp":"80",      
					"+wt_ace_wrnosnp":"20" 
				},
			   "label":[ "misc_fregr_snps","fregr_snps","MPU_4_snps","mpu_dbg_snps"]
			},
			"all_aiu_seq_true_noncoh_conn":{
				"name": "concerto_fullsys_test",
				 "purpose":"all agents noncoh txn + GPRA.NC=1 & proxy cache disable with connectivity",
				 "note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
				"config":{
				   "hw_cfg_resiltech_connectivity_3_fix":{ "label": ["vcs_migr_snps","migr_snps"]},
				   "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]},
				   "hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+boot_from_ioaiu": "1"}, "label": ["vcs_migr_snps","migr_snps"]}
            },
				"iter":1,
					"plusargs":{
					"+use_large_memregion":"1",
					"+no_way_partitioning":"1",
					"+qos_threshold": 0,
					"+use_burst_incr":1,
					"+all_ways_for_cache":1,
					"+dmi_mem_order":"16",
					"+ccp_lookupen":0,
					"+ccp_allocen":0,
					"+all_gpra_ncmode":1,
				    "+noncoherent_test":"1",
					"+chi_num_trans":"100",
					"+ioaiu_num_trans":"100",
               "+FSYS_TIME_DECAY": "850000000"
				},
			   "label":["conn_fregr_snps", "fregr_snps"]
			},

			"only_ioaiu_seq_true_noncoh":{
				"name": "concerto_fullsys_qos_test",
				 "purpose":"all IO agents noncoh txn + GPRA.NC=1 & proxy cache disable",
				"config":{
				   "hw_cfg_60_2":{"plusargs":{}},
				   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
            },
				"iter":1,
				"plusargs":{
					"+use_large_memregion":"1",
					"+use_dmi_ig_id":"0",
					"+perf_test":"1",
					"+perf_txn_size":64,
					"+no_way_partitioning":"1",
					"+qos_threshold": 0,
					"+one_memregion_by_aiu":1,
					"+use_burst_incr":1,
					"+all_ways_for_cache":1,
					"+dmi_mem_order":"16",
					"+ccp_lookupen":0,
					"+ccp_allocen":0,
					"+all_gpra_ncmode":1,
					"+force_allocate_txn":"1",
					"+force_cacheable_txn":"1",
				    "+noncoherent_test":"1",
					"+use_user_addrq":"300",
					"+use_seq_user_addrq":"1",
					"+chi_num_trans":"none",
					"+seq_case":"1",		
					"+k_duty_cycle":"5",
					"+k_rd_noncoh_pct":"80",
					"+k_wr_noncoh_pct":"20",
					"+ioaiu_num_trans":"100",
					"+wt_ace_rdnosnp":"80",      
					"+wt_ace_wrnosnp":"20" 
				},
			   "label":[ "misc_fregr_snps","fregr_snps","MPU_4_snps","mpu_dbg_snps"]
			},


			"all_aiu_seq_noncoh":{
				"name": "concerto_fullsys_qos_test",
				"purpose":"all agents noncoh txn + GPRA.NC=0 & proxy cache enable",
				"config":{
				   "hw_cfg_60_2":{"plusargs":{}},
				   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
            },
				"iter":1,
				"plusargs":{
					"+use_large_memregion":"1",
					"+use_dmi_ig_id":"0",
					"+perf_test":"1",
					"+no_way_partitioning":"1",
					"+qos_threshold": 0,
					"+one_memregion_by_aiu":1,
					"+use_burst_incr":1,
					"+all_ways_for_cache":1,
					"+dmi_mem_order":"16",
					"+force_allocate_txn":"1",
					"+force_cacheable_txn":"1",
					"+noncoherent_test":"1",
					"+use_user_addrq":"3000",
					"+use_seq_user_addrq":"1",
					"+chi_num_trans":"100",
					"+seq_case":"1",		
					"+k_duty_cycle":"5",
					"+k_rd_noncoh_pct":"80",
					"+k_wr_noncoh_pct":"20",
					"+ioaiu_num_trans":"100",
					"+wt_ace_rdnosnp":"80",      
					"+wt_ace_wrnosnp":"20" 
				},
			   "label":[ "misc_fregr_snps","fregr_snps", "sregr_snps","MPU_4_snps","mpu_dbg_snps"]
			},
			"ncaiu1_io_rw_noncoh_dii":{
				"name": "concerto_fullsys_qos_test",
				"purpose": "MPU non coh access to DII",
				"config":{
				   "hw_cfg_60_2":{"plusargs":{}},
				   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
            },
				"iter":1,
				"plusargs":{
				        "+use_large_memregion":"1",
				        "+use_dmi_ig_id":"0",
				        "+perf_test":"1",
				        "+qos_threshold": 0,
				        "+one_memregion_by_aiu":1,
				        "+use_burst_incr":1,
					    "+ioaiu0_noncoherent_test":"1",
						"+force_unbufferable_txn":"1",
						"+use_user_addrq":"2000",
					    "+use_seq_user_addrq":"1",
						"+chi_num_trans":"0",
					    "+ioaiu1_num_addr":"1000",
						"+ioaiu_num_trans":"100",
						"+ioaiu1_seq_case":"1",
						"+ioaiu_en":"1",
						"+perf_txn_size": "64",
						"+use_dii_intrlv_grp": "1",
						"+k_axcache_0_to_dii": "1",
						"+wt_ace_rdnosnp":"50",      
						"+wt_ace_wrnosnp":"50",       
						"+k_duty_cycle_ioaiu1":"10"
				},
			   "label":[ "misc_fregr_snps","fregr_snps","MPU_4_snps","mpu_dbg_snps"]
		},
		"caiu0_5ncaiu_coh_qos_th48_100ns":{
			"name": "concerto_fullsys_qos_test",
			 "purpose":"alternate QOS with no allocate , no adress collision",
			 "iter":1,
			"plusargs":{
			           "+use_large_memregion":"1",
			           "+use_dmi_ig_id":"0",
			           "+perf_test":"1",
			           "+no_way_partitioning":"1",
			           "+k_ace_slave_read_data_interbeatdly_dis":"1",
			           "+k_ace_slave_read_addr_chnl_burst_pct":"100",
			           "+k_ace_slave_read_data_chnl_burst_pct":"100",
			           "+k_ace_slave_write_addr_chnl_burst_pct":"100",
			           "+k_ace_slave_write_data_chnl_burst_pct":"100",
			           "+k_ace_slave_write_resp_chnl_burst_pct":"100",
			           "+use_burst_incr":1,
			           "+one_memregion_by_aiu":1,
			           "+all_ways_for_cache":1,
			           "+dmi_mem_order":"16",
			           "+newperf_test_scb":"1",
				       "+coherent_test":"1",
					   "+use_user_addrq":"50000",
					   "+use_seq_user_addrq":"1",
					   "+chi_num_trans":"500",
					   "+chiaiu_qos":"0",
					   "+chiaiu_en":"0",
					   "+chiaiu0_alt_qos_values":"2",
		               "+chiaiu0_aiu_qos1":"10",
		               "+chiaiu0_aiu_qos2":"2",
		               "+chiaiu0_aiu_qos1_cycle":"20",
					   "+chiaiu0_aiu_qos2_cycle":"10",
					   "+chi_txreq_delay":"12",
					   "+seq_case":"1",		
					   "+chi0_duty_cycle":"10",
					   "+k_rd_rdonce_pct":"80",
					   "+k_wr_cohunq_pct":"20",
					   "+ioaiu0_num_trans":"500",
					   "+ioaiu1_num_trans":"500",
					   "+ioaiu2_num_trans":"500",
					   "+ioaiu3_num_trans":"500",
					   "+ioaiu4_num_trans":"500",
					   "+ioaiu5_num_trans":"500",
					   "+ioaiu_en":"0n1n2n3n4n5",
					   "+ioaiu0_alt_qos_values":"2",
		               "+ioaiu0_aiu_qos1_cycle":"20",
		               "+ioaiu0_aiu_qos2_cycle":"10",
		               "+ioaiu0_aiu_qos1":"15",
		               "+ioaiu0_aiu_qos2":"5",
		               "+ioaiu1_alt_qos_values":"2",
		               "+ioaiu1_aiu_qos1_cycle":"10",
		               "+ioaiu1_aiu_qos2_cycle":"10",
		               "+ioaiu1_aiu_qos1":"7",
		               "+ioaiu1_aiu_qos2":"9",
		               "+ioaiu2_alt_qos_values":"2",
		               "+ioaiu2_aiu_qos1_cycle":"10",
		               "+ioaiu2_aiu_qos2_cycle":"10",
		               "+ioaiu2_aiu_qos1":"4",
		               "+ioaiu2_aiu_qos2":"3",
					   "+ioaiu3_alt_qos_values":"2",
		               "+ioaiu3_aiu_qos1_cycle":"10",
		               "+ioaiu3_aiu_qos2_cycle":"10",
		               "+ioaiu3_aiu_qos1":"10",
		               "+ioaiu3_aiu_qos2":"1",
                       "+ioaiu4_alt_qos_values":"2",
		               "+ioaiu4_aiu_qos1_cycle":"10",
		               "+ioaiu4_aiu_qos2_cycle":"10",
		               "+ioaiu4_aiu_qos1":"15",
		               "+ioaiu4_aiu_qos2":"10",
                       "+ioaiu5_alt_qos_values":"2",
		               "+ioaiu5_aiu_qos1_cycle":"10",
		               "+ioaiu5_aiu_qos2_cycle":"10",
		               "+ioaiu5_aiu_qos1":"6",
		               "+ioaiu5_aiu_qos2":"3",
		               "+ioaiu0_axi_master_delay":"6",
		               "+ioaiu1_axi_master_delay":"9",
		               "+ioaiu2_axi_master_delay":"9",
		               "+ioaiu3_axi_master_delay":"10",
		               "+ioaiu4_axi_master_delay":"20",
		               "+ioaiu5_axi_master_delay":"3",
					   "+wt_ace_rdonce":"50",      
					   "+wt_ace_wrunq":"50", 
					   "+k_duty_cycle_ioaiu0":"10",
					   "+ioaiu0_num_addr":"500",
					   "ioaiu0_addr_idx_offset":"500",
					   "+ioaiu0_coherent_test":"1",
					   "+k_duty_cycle_ioaiu1":"10",
					   "+ioaiu1_num_addr":"5000",
					   "ioaiu1_addr_idx_offset":"2000",
					   "+ioaiu1_coherent_test":"1",
					   "+k_duty_cycle_ioaiu2":"10",
					   "+ioaiu2_num_addr":"500",
					   "ioaiu2_addr_idx_offset":"3000",
					   "+ioaiu2_coherent_test":"1",
					   "+k_duty_cycle_ioaiu3":"10",
					   "+ioaiu3_num_addr":"500",
					   "ioaiu3_addr_idx_offset":"4000",
					   "+ioaiu3_coherent_test":"1",
                       "+k_duty_cycle_ioaiu4":"10",
					   "+ioaiu4_num_addr":"500",
					   "ioaiu4_addr_idx_offset":"5000",
					   "+ioaiu4_coherent_test":"1",
                       "+k_duty_cycle_ioaiu5":"10",
					   "+ioaiu5_num_addr":"500",
					   "ioaiu5_addr_idx_offset":"3000",
					   "+ioaiu5_noncoherent_test":"1",
					   "k_ace_slave_read_data_chnl_delay_max":130,
					   "k_ace_slave_write_resp_chnl_delay_max":130,
					   "k_ace_slave_random_dly_dis":1,
					    "+qos_threshold":"48"
			},
			"config": {
			   "hw_config_meye_q7_interleave_fr":{},
			   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr_snps","migr_snps"]}
         },
			"label":[ "misc_fregr_snps","fregr_snps","MPU_4_snps","mpu_dbg_snps"]
			 },		
	"chiaiu_random_atomic_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random atomic ",
	    "config": [
		"hw_cfg_45"
		],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "1000",
                "+use_atomic": "1",
                "+atomic_cfg_45": null,
                "+coherent_atomics": "1",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"chiaiu_regr_snps",
		"chiaiu_non_tempo_regr_snps",
		"fcov_regr_snps",
		"regr_snps"
	    ]
	},
        "chiaiu_random_concurrent_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random concurrent for overlapping and non-overlapping ",
	    "config": [
		"hw_cfg_45"
		],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "500",
                "+coh_concurrent": "1",
                "+overlapping": "1",       
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"chiaiu_regr_snps",
		"chiaiu_non_tempo_regr_snps",
		"fcov_regr_snps",
		"regr_snps"
	    ]
	},
	"chiaiu_random_copyback_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random copyback",
	    "config": [
		"hw_cfg_45"
		],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "500",
		"+k_sim_timeout": "10",
		"+coherent_test": "1",
		"+add_initialize_read": "1",
		"+copyback_seq": "1",
                "+use_copyback": "1",
		"+use_nondata": "1"
	    },
	    "label": [
		"chiaiu_regr_snps",
		"chiaiu_non_tempo_regr_snps",
		"fcov_regr_snps",
		"regr_snps"
	    ]
	},	
	"chiaiu_random_rd_exclusive_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU readnotshareddirty exclusive",
	    "config": [
		"hw_cfg_45"
		],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "500",
		"+k_sim_timeout": "10",
		"+read_test": "1",
		"+rd_exclusive_seq": "1"
	    },
	    "label": [
		"chiaiu_regr_snps",
		"chiaiu_non_tempo_regr_snps",
		"fcov_regr_snps",
		"regr_snps"
	    ]
	},
	"chiaiu_random_rd_shared_state_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU read shared cache state",
	    "config": [
		"hw_cfg_45"
		],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "500",
		"+k_sim_timeout": "10",
		"+read_test": "1",
		"+overlapping": "1",
		"+rd_shared_state_seq": "1"
	    },
	    "label": [
		"chiaiu_regr_snps",
		"chiaiu_non_tempo_regr_snps",
		"fcov_regr_snps",
		"regr_snps"
	    ]
	},
        "ioaiu_random_excl_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random exclusive write/read",
	    "config": [
		"hw_cfg_2",
		"hw_cfg_60_4",
		"hw_cfg_meye_q7_latest",
		"hw_cfg_nxpauto_v11"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "800",
		"+k_sim_timeout": "15",
		"+excl_txn_en": "1",
		"+same_innershareable_range": "1",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"mini_regr_snps",
                "ioaiu_random_snps",
		"tempo_snps",
		"fcov_regr_snps",
                "ioaiu_regr_snps"
	    ]
	},
	"ioaiu_random_long_delay_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random exclusive write/read",
	    "config": [
		"hw_cfg_2",
		"hw_cfg_60_4",
		"hw_cfg_45",
		"hw_cfg_meye_q7_latest",
		"hw_cfg_nxpauto_v11"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "800",
		"+k_sim_timeout": "20",
		"+long_delay_en": "1",
                "+k_coh_noncoh_collision":"1",
		"+same_innershareable_range": "1",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"mini_regr_snps",
                "ioaiu_random_snps",
		"fcov_regr_snps",
		"tempo_snps",
                "ioaiu_regr_snps"
	    ]
	},
	"ioaiu_random_snoop_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with SNOOP",
	    "config": [
		"hw_cfg_40",
		"hw_cfg_43",
		"hw_cfg_45",
		"hw_cfg_meye_q7_latest"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "500",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+dce_fix_index": "1",
		"+ace_snoop_enable": "1",
		"+same_innershareable_range": "1"
	    },
	    "label": [
                "ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_random_copyback_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with copyback",
	    "config": [
		"hw_cfg_40",
		"hw_cfg_43",
		"hw_cfg_60_4",
        	"hw_cfg_meye_q7_latest",
		"hw_cfg_45"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "500",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+dce_fix_index": "1",
		"+coherent_test": "1",
		"+copyback_txn_enable": "1",
                "+k_coh_noncoh_collision":"1",
		"+same_innershareable_range": "1"
	    },
	    "label": [
                "ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
	    ]
	},
        "ioaiu_outstanding_dvm_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random outstanding dvm with same awid/arid",
	    "config": [
		"hw_cfg_40",
		"hw_cfg_43",
        	"hw_cfg_meye_q7_latest",
		"hw_cfg_45"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
                "+RDY_NOT_ASSERTED_TIMEOUT": "250000",
		"+boot_from_ioaiu": "1",
		"+same_id": null, 
		"+same_innershareable_range": "1",
		"+CONC-8860-WORKAROUND": "1",
		"+error_test": "1",
		"+outstanding_dvm": "1",
		"+en_outstanding_txn": null 
	    },
	    "label": [
                "ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_outstanding_same_arid_awid_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random outstanding write/read with same awid/arid",
	    "config": [
		"hw_cfg_40",
		"hw_cfg_43",
        	"hw_cfg_meye_q7_latest",
		"hw_cfg_45"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
                "+RDY_NOT_ASSERTED_TIMEOUT": "250000",
		"+boot_from_ioaiu": "1",
		"+same_id": null, 
		"+same_innershareable_range": "1",
		"+en_outstanding_txn": null 
	    },
	    "label": [
                "ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_outstanding_diff_arid_awid_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random outstanding write/read with different awid/arid",
	    "config": [
		"hw_cfg_40",
		"hw_cfg_43",
        	"hw_cfg_meye_q7_latest",
		"hw_cfg_45"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
                "+RDY_NOT_ASSERTED_TIMEOUT": "250000",
		"+boot_from_ioaiu": "1",
		"+same_innershareable_range": "1",
		"+en_outstanding_txn": null 
	    },
	    "label": [
                "ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
	    ]
	},
        "ioaiu_random_exclusive_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random Exclusive write/read Transactions",
	    "config": [
		"hw_cfg_40",
		"hw_cfg_43",
        	"hw_cfg_meye_q7_latest",
		"hw_cfg_45"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "500",
		"+k_sim_timeout": "25",
                "+RDY_NOT_ASSERTED_TIMEOUT": "250000",
		"+same_innershareable_range": "1",
		"+boot_from_ioaiu": "1",
                  	"+same_id": null, 
		"+en_exclusive_txn": null 
	    },
	    "label": [
                "ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
	    ]
	},
	"ioaiu_random_ace_read_write_fcov_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random ace write/read Transactions",
	    "config": [
		"hw_cfg_40",
		"hw_cfg_43",
        	"hw_cfg_meye_q7_latest",
		"hw_cfg_45"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
        	"+RDY_NOT_ASSERTED_TIMEOUT": "250000",
		"+boot_from_ioaiu": "1",
		"+same_innershareable_range": "1",
                "+k_coh_noncoh_collision":"1",
                "+en_outershareable_range":"1",
		"+en_ace_rd_wr_txn": null 
	    },
	    "label": [
                "ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
	    ]
	},
        "ioaiu_random_axi4_read_write_fcov_snps": {
            "name": "concerto_fullsys_test",
            "purpose": "Axi4 Read Write Transaction",
            "config": [
                "hw_cfg_40",
                "hw_cfg_43",
                "hw_cfg_45",
        	"hw_cfg_meye_q7_latest",
                "hw_cfg_oppo"
            ],
            "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "500",
		"+k_sim_timeout": "25",
           	"+RDY_NOT_ASSERTED_TIMEOUT": "250000",
		"+boot_from_ioaiu": "1",
		"+same_innershareable_range": "1",
		"+random_resp_en": "1",
		"+CONC-8860-WORKAROUND": "1",
		"+error_test": "1",
            	"+k_axi4_seq_f_cov": "1"  
            },
            "label": [
		"ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
            ]
        },
        "ioaiu_random_dii_access_fcov_snps": {
            "name": "concerto_fullsys_test",
            "purpose": "Read Write Transaction to access DII memregions",
            "config": [
                "hw_cfg_40",
                "hw_cfg_43",
                "hw_cfg_45",
        	"hw_cfg_meye_q7_latest",
                "hw_cfg_oppo"
            ],
            "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "500",
		"+k_sim_timeout": "25",
           	"+RDY_NOT_ASSERTED_TIMEOUT": "250000",
		"+boot_from_ioaiu": "1",
		"+same_innershareable_range": "1",
		"+dii_access": "1",
            	"+k_axi4_seq_f_cov": "1"  
            },
            "label": [
		"ioaiu_random_snps",
		"fcov_regr_snps",
		"mini_regr_snps"
            ]
        },
	"directed_wr_rd_data_integrity_fcov_snps": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all coherent",
            "config": [
                "hw_cfg_40",
                "hw_cfg_43",
                "hw_cfg_44",
                "hw_cfg_45",
                "hw_cfg_60_4",
		"hw_cfg_meye_q7_latest",
                "hw_cfg_oppo"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "1000", 
                "+boot_from_ioaiu" : "1",
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null,  
                "+k_directed_data_integrity": "1",  
		"+same_innershareable_range": "1"
            },
            "label": [
		"fcov_regr_snps",
		"aiu_mini_regr_snps"
            ]
        },
	"directed_wrlunq_test_fcov_snps": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test for wrunq and wrlunq transactions",
            "config": [
                "hw_cfg_40",
                "hw_cfg_43",
                "hw_cfg_44",
                "hw_cfg_45",
                "hw_cfg_60_4",
		"hw_cfg_meye_q7_latest",
                "hw_cfg_oppo"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "1000", 
                "+boot_from_ioaiu" : "1",
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+k_directed_wrunq_wrevict": "1", 
                "+wrlunq_wrunq_test": "1", 
                "+k_directed_data_integrity": "1",  
		"+same_innershareable_range": "1"
            },
            "label": [
		"fcov_regr_snps",
		"aiu_mini_regr_snps"
            ]
        },
        "directed_cache_maintainance_test_fcov_snps": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test for wrunq and wrlunq transactions",
            "config": [
                "hw_cfg_40",
                "hw_cfg_43",
                "hw_cfg_44",
                "hw_cfg_45",
                "hw_cfg_60_4",
		"hw_cfg_meye_q7_latest",
                "hw_cfg_oppo"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "1000", 
                "+boot_from_ioaiu" : "1",
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+k_directed_wrunq_wrevict": "1", 
                "+cache_maintainance_test": "1", 
                "+k_directed_data_integrity": "1",  
		"+same_innershareable_range": "1"
            },
            "label": [
		"fcov_regr_snps",
		"aiu_mini_regr_snps"
            ]
        }
    }
}
