INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/sync up counter/sync up counter.srcs/sources_1/new/syncUp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFlipFlop
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/User/Desktop/1070Anujeet verma/sync up counter/sync up counter.srcs/sources_1/new/syncUp.v:27]
INFO: [VRFC 10-311] analyzing module syncUp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/sync up counter/sync up counter.srcs/sim_1/new/syncUpTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncUpTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/sync up counter/sync up counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
