/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.1 at 7/5/2021 7:01:28 AM.
 * 
 * @copyright copyright(c) 2018 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup LARK_BF
 * @{
 */
#ifndef __ADI_LARK_BF_DATA_SYNC_H__
#define __ADI_LARK_BF_DATA_SYNC_H__

/*============= D E F I N E S ==============*/
#define REG_DS_CTRL_ADDR               0x40040300
#define BF_RDY_RATE_DIV_INFO           0x40040300, 0x00001000
#define BF_LT_RDY_WIDTH_INFO           0x40040300, 0x00000810
#define BF_LT_EN_INFO                  0x40040300, 0x00000118

#define REG_DS_DMA_CTRL_ADDR           0x40040304
#define BF_DMA_REQ_EN_INFO             0x40040304, 0x00001000

#define REG_DS_OUT_CTRL_ADDR           0x40040308
#define BF_RESYNC2RDY_EN_INFO          0x40040308, 0x00001000

#define REG_DS_INT_MASK_ADDR           0x4004030C
#define BF_INT_MASK_ADC01_INFO         0x4004030C, 0x00000100
#define BF_INT_MASK_ADC23_INFO         0x4004030C, 0x00000101
#define BF_INT_MASK_DMIC01_INFO        0x4004030C, 0x00000102
#define BF_INT_MASK_DMIC23_INFO        0x4004030C, 0x00000103
#define BF_INT_MASK_ASRCI_INFO         0x4004030C, 0x00000104
#define BF_INT_MASK_SPT0_INFO          0x4004030C, 0x00000105
#define BF_INT_MASK_SPT1_INFO          0x4004030C, 0x00000106
#define BF_INT_MASK_FDEC01_INFO        0x4004030C, 0x00000107
#define BF_INT_MASK_FDEC23_INFO        0x4004030C, 0x00000108
#define BF_INT_MASK_FDEC45_INFO        0x4004030C, 0x00000109
#define BF_INT_MASK_FDEC67_INFO        0x4004030C, 0x0000010A
#define BF_INT_MASK_FINT01_INFO        0x4004030C, 0x0000010B
#define BF_INT_MASK_FINT23_INFO        0x4004030C, 0x0000010C
#define BF_INT_MASK_FINT45_INFO        0x4004030C, 0x0000010D
#define BF_INT_MASK_FINT67_INFO        0x4004030C, 0x0000010E
#define BF_INT_MASK_FDSP_INFO          0x4004030C, 0x0000010F
#define BF_INT_MASK_ME_INFO            0x4004030C, 0x00000110
#define BF_INT_MASK_FIXED_INFO         0x4004030C, 0x00000111

#define REG_DS_INT_STATUS_ADDR         0x40040310
#define BF_INT_STATUS_ADC01_INFO       0x40040310, 0x00000100
#define BF_INT_STATUS_ADC23_INFO       0x40040310, 0x00000101
#define BF_INT_STATUS_DMIC01_INFO      0x40040310, 0x00000102
#define BF_INT_STATUS_DMIC23_INFO      0x40040310, 0x00000103
#define BF_INT_STATUS_ASRCI_INFO       0x40040310, 0x00000104
#define BF_INT_STATUS_SPT0_INFO        0x40040310, 0x00000105
#define BF_INT_STATUS_SPT1_INFO        0x40040310, 0x00000106
#define BF_INT_STATUS_FDEC01_INFO      0x40040310, 0x00000107
#define BF_INT_STATUS_FDEC23_INFO      0x40040310, 0x00000108
#define BF_INT_STATUS_FDEC45_INFO      0x40040310, 0x00000109
#define BF_INT_STATUS_FDEC67_INFO      0x40040310, 0x0000010A
#define BF_INT_STATUS_FINT01_INFO      0x40040310, 0x0000010B
#define BF_INT_STATUS_FINT23_INFO      0x40040310, 0x0000010C
#define BF_INT_STATUS_FINT45_INFO      0x40040310, 0x0000010D
#define BF_INT_STATUS_FINT67_INFO      0x40040310, 0x0000010E
#define BF_INT_STATUS_FDSP_INFO        0x40040310, 0x0000010F
#define BF_INT_STATUS_ME_INFO          0x40040310, 0x00000110
#define BF_INT_STATUS_FIXED_INFO       0x40040310, 0x00000111

#define REG_DS_INT_CLR_CFG_ADDR        0x40040314
#define BF_INT_ACLR_ADC01_INFO         0x40040314, 0x00000100
#define BF_INT_ACLR_ADC23_INFO         0x40040314, 0x00000101
#define BF_INT_ACLR_DMIC01_INFO        0x40040314, 0x00000102
#define BF_INT_ACLR_DMIC23_INFO        0x40040314, 0x00000103
#define BF_INT_ACLR_ASRCI_INFO         0x40040314, 0x00000104
#define BF_INT_ACLR_SPT0_INFO          0x40040314, 0x00000105
#define BF_INT_ACLR_SPT1_INFO          0x40040314, 0x00000106
#define BF_INT_ACLR_FDEC01_INFO        0x40040314, 0x00000107
#define BF_INT_ACLR_FDEC23_INFO        0x40040314, 0x00000108
#define BF_INT_ACLR_FDEC45_INFO        0x40040314, 0x00000109
#define BF_INT_ACLR_FDEC67_INFO        0x40040314, 0x0000010A
#define BF_INT_ACLR_FINT01_INFO        0x40040314, 0x0000010B
#define BF_INT_ACLR_FINT23_INFO        0x40040314, 0x0000010C
#define BF_INT_ACLR_FINT45_INFO        0x40040314, 0x0000010D
#define BF_INT_ACLR_FINT67_INFO        0x40040314, 0x0000010E
#define BF_INT_ACLR_FDSP_INFO          0x40040314, 0x0000010F
#define BF_INT_ACLR_ME_INFO            0x40040314, 0x00000110
#define BF_INT_ACLR_FIXED_INFO         0x40040314, 0x00000111

#define REG_DS_RDY2DMA_SEL0_ADDR       0x40040340
#define BF_RDY2DMA_SEL0_INFO           0x40040340, 0x00000700

#define REG_DS_RDY2DMA_SEL1_ADDR       0x40040344
#define BF_RDY2DMA_SEL1_INFO           0x40040344, 0x00000700

#define REG_DS_RDY2DMA_SEL2_ADDR       0x40040348
#define BF_RDY2DMA_SEL2_INFO           0x40040348, 0x00000700

#define REG_DS_RDY2DMA_SEL3_ADDR       0x4004034C
#define BF_RDY2DMA_SEL3_INFO           0x4004034C, 0x00000700

#define REG_DS_RDY2DMA_SEL4_ADDR       0x40040350
#define BF_RDY2DMA_SEL4_INFO           0x40040350, 0x00000700

#define REG_DS_RDY2DMA_SEL5_ADDR       0x40040354
#define BF_RDY2DMA_SEL5_INFO           0x40040354, 0x00000700

#define REG_DS_RDY2DMA_SEL6_ADDR       0x40040358
#define BF_RDY2DMA_SEL6_INFO           0x40040358, 0x00000700

#define REG_DS_RDY2DMA_SEL7_ADDR       0x4004035C
#define BF_RDY2DMA_SEL7_INFO           0x4004035C, 0x00000700

#define REG_DS_RDY2DMA_SEL8_ADDR       0x40040360
#define BF_RDY2DMA_SEL8_INFO           0x40040360, 0x00000700

#define REG_DS_RDY2DMA_SEL9_ADDR       0x40040364
#define BF_RDY2DMA_SEL9_INFO           0x40040364, 0x00000700

#define REG_DS_RDY2DMA_SEL10_ADDR      0x40040368
#define BF_RDY2DMA_SEL10_INFO          0x40040368, 0x00000700

#define REG_DS_RDY2DMA_SEL11_ADDR      0x4004036C
#define BF_RDY2DMA_SEL11_INFO          0x4004036C, 0x00000700

#define REG_DS_RDY2DMA_SEL12_ADDR      0x40040370
#define BF_RDY2DMA_SEL12_INFO          0x40040370, 0x00000700

#define REG_DS_RDY2DMA_SEL13_ADDR      0x40040374
#define BF_RDY2DMA_SEL13_INFO          0x40040374, 0x00000700

#define REG_DS_RDY2DMA_SEL14_ADDR      0x40040378
#define BF_RDY2DMA_SEL14_INFO          0x40040378, 0x00000700

#define REG_DS_RDY2DMA_SEL15_ADDR      0x4004037C
#define BF_RDY2DMA_SEL15_INFO          0x4004037C, 0x00000700

#define REG_DS_RDY2OUT_SEL0_ADDR       0x40040380
#define BF_RDY2OUT_SEL0_INFO           0x40040380, 0x00000500

#define REG_DS_RDY2OUT_SEL1_ADDR       0x40040384
#define BF_RDY2OUT_SEL1_INFO           0x40040384, 0x00000500

#define REG_DS_RDY2OUT_SEL2_ADDR       0x40040388
#define BF_RDY2OUT_SEL2_INFO           0x40040388, 0x00000500

#define REG_DS_RDY2OUT_SEL3_ADDR       0x4004038C
#define BF_RDY2OUT_SEL3_INFO           0x4004038C, 0x00000500

#define REG_DS_RDY2OUT_SEL4_ADDR       0x40040390
#define BF_RDY2OUT_SEL4_INFO           0x40040390, 0x00000500

#define REG_DS_RDY2OUT_SEL5_ADDR       0x40040394
#define BF_RDY2OUT_SEL5_INFO           0x40040394, 0x00000500

#define REG_DS_RDY2OUT_SEL6_ADDR       0x40040398
#define BF_RDY2OUT_SEL6_INFO           0x40040398, 0x00000500

#define REG_DS_RDY2OUT_SEL7_ADDR       0x4004039C
#define BF_RDY2OUT_SEL7_INFO           0x4004039C, 0x00000500

#define REG_DS_RDY2OUT_SEL8_ADDR       0x400403A0
#define BF_RDY2OUT_SEL8_INFO           0x400403A0, 0x00000500

#define REG_DS_RDY2OUT_SEL9_ADDR       0x400403A4
#define BF_RDY2OUT_SEL9_INFO           0x400403A4, 0x00000500

#define REG_DS_RDY2OUT_SEL10_ADDR      0x400403A8
#define BF_RDY2OUT_SEL10_INFO          0x400403A8, 0x00000500

#define REG_DS_RDY2OUT_SEL11_ADDR      0x400403AC
#define BF_RDY2OUT_SEL11_INFO          0x400403AC, 0x00000500

#define REG_DS_RDY2OUT_SEL12_ADDR      0x400403B0
#define BF_RDY2OUT_SEL12_INFO          0x400403B0, 0x00000500

#define REG_DS_RDY2OUT_SEL13_ADDR      0x400403B4
#define BF_RDY2OUT_SEL13_INFO          0x400403B4, 0x00000500

#define REG_DS_RDY2OUT_SEL14_ADDR      0x400403B8
#define BF_RDY2OUT_SEL14_INFO          0x400403B8, 0x00000500

#define REG_DS_RDY2OUT_SEL15_ADDR      0x400403BC
#define BF_RDY2OUT_SEL15_INFO          0x400403BC, 0x00000500

#define REG_DS_FIFO_CFG0_ADDR          0x400403C0
#define BF_FIFO_CFG_SRC0_INFO          0x400403C0, 0x00000700
#define BF_FIFO_CFG_DST0_INFO          0x400403C0, 0x00000408
#define BF_FIFO_CFG_WEN0_INFO          0x400403C0, 0x00000110
#define BF_FIFO_CFG_REN0_INFO          0x400403C0, 0x00000111

#define REG_DS_FIFO_CFG1_ADDR          0x400403C4
#define BF_FIFO_CFG_SRC1_INFO          0x400403C4, 0x00000700
#define BF_FIFO_CFG_DST1_INFO          0x400403C4, 0x00000408
#define BF_FIFO_CFG_WEN1_INFO          0x400403C4, 0x00000110
#define BF_FIFO_CFG_REN1_INFO          0x400403C4, 0x00000111

#define REG_DS_FIFO_CFG2_ADDR          0x400403C8
#define BF_FIFO_CFG_SRC2_INFO          0x400403C8, 0x00000700
#define BF_FIFO_CFG_DST2_INFO          0x400403C8, 0x00000408
#define BF_FIFO_CFG_WEN2_INFO          0x400403C8, 0x00000110
#define BF_FIFO_CFG_REN2_INFO          0x400403C8, 0x00000111

#define REG_DS_FIFO_CFG3_ADDR          0x400403CC
#define BF_FIFO_CFG_SRC3_INFO          0x400403CC, 0x00000700
#define BF_FIFO_CFG_DST3_INFO          0x400403CC, 0x00000408
#define BF_FIFO_CFG_WEN3_INFO          0x400403CC, 0x00000110
#define BF_FIFO_CFG_REN3_INFO          0x400403CC, 0x00000111

#define REG_DS_FIFO_CFG4_ADDR          0x400403D0
#define BF_FIFO_CFG_SRC4_INFO          0x400403D0, 0x00000700
#define BF_FIFO_CFG_DST4_INFO          0x400403D0, 0x00000408
#define BF_FIFO_CFG_WEN4_INFO          0x400403D0, 0x00000110
#define BF_FIFO_CFG_REN4_INFO          0x400403D0, 0x00000111

#define REG_DS_FIFO_CFG5_ADDR          0x400403D4
#define BF_FIFO_CFG_SRC5_INFO          0x400403D4, 0x00000700
#define BF_FIFO_CFG_DST5_INFO          0x400403D4, 0x00000408
#define BF_FIFO_CFG_WEN5_INFO          0x400403D4, 0x00000110
#define BF_FIFO_CFG_REN5_INFO          0x400403D4, 0x00000111

#define REG_DS_FIFO_CFG6_ADDR          0x400403D8
#define BF_FIFO_CFG_SRC6_INFO          0x400403D8, 0x00000700
#define BF_FIFO_CFG_DST6_INFO          0x400403D8, 0x00000408
#define BF_FIFO_CFG_WEN6_INFO          0x400403D8, 0x00000110
#define BF_FIFO_CFG_REN6_INFO          0x400403D8, 0x00000111

#define REG_DS_FIFO_CFG7_ADDR          0x400403DC
#define BF_FIFO_CFG_SRC7_INFO          0x400403DC, 0x00000700
#define BF_FIFO_CFG_DST7_INFO          0x400403DC, 0x00000408
#define BF_FIFO_CFG_WEN7_INFO          0x400403DC, 0x00000110
#define BF_FIFO_CFG_REN7_INFO          0x400403DC, 0x00000111

#define REG_DS_FIFO_CFG8_ADDR          0x400403E0
#define BF_FIFO_CFG_SRC8_INFO          0x400403E0, 0x00000700
#define BF_FIFO_CFG_DST8_INFO          0x400403E0, 0x00000408
#define BF_FIFO_CFG_WEN8_INFO          0x400403E0, 0x00000110
#define BF_FIFO_CFG_REN8_INFO          0x400403E0, 0x00000111

#define REG_DS_FIFO_CFG9_ADDR          0x400403E4
#define BF_FIFO_CFG_SRC9_INFO          0x400403E4, 0x00000700
#define BF_FIFO_CFG_DST9_INFO          0x400403E4, 0x00000408
#define BF_FIFO_CFG_WEN9_INFO          0x400403E4, 0x00000110
#define BF_FIFO_CFG_REN9_INFO          0x400403E4, 0x00000111

#define REG_DS_FIFO_CFG10_ADDR         0x400403E8
#define BF_FIFO_CFG_SRC10_INFO         0x400403E8, 0x00000700
#define BF_FIFO_CFG_DST10_INFO         0x400403E8, 0x00000408
#define BF_FIFO_CFG_WEN10_INFO         0x400403E8, 0x00000110
#define BF_FIFO_CFG_REN10_INFO         0x400403E8, 0x00000111

#define REG_DS_FIFO_CFG11_ADDR         0x400403EC
#define BF_FIFO_CFG_SRC11_INFO         0x400403EC, 0x00000700
#define BF_FIFO_CFG_DST11_INFO         0x400403EC, 0x00000408
#define BF_FIFO_CFG_WEN11_INFO         0x400403EC, 0x00000110
#define BF_FIFO_CFG_REN11_INFO         0x400403EC, 0x00000111

#define REG_DS_TIE_DMA_TEST_CTRL_ADDR  0x400403F0
#define BF_DMA_STAT_WR_OUT_SEL_INFO    0x400403F0, 0x00000400
#define BF_DMA_STAT_RD_SRC_SEL_INFO    0x400403F0, 0x00000704
#define BF_TIE_STAT_WR_OUT_SEL_INFO    0x400403F0, 0x0000040B
#define BF_TIE_STAT_RD_SRC_SEL_INFO    0x400403F0, 0x0000070F
#define BF_DMA_WR_ERR_STAT_EN_INFO     0x400403F0, 0x0000011C
#define BF_DMA_RD_ERR_STAT_EN_INFO     0x400403F0, 0x0000011D
#define BF_TIE_WR_ERR_STAT_EN_INFO     0x400403F0, 0x0000011E
#define BF_TIE_RD_ERR_STAT_EN_INFO     0x400403F0, 0x0000011F

#define REG_DS_TIE_DMA_TEST_STATS_ADDR 0x400403F8
#define BF_DMA_WR_ERR_STATS_INFO       0x400403F8, 0x00000800
#define BF_DMA_RD_ERR_STATS_INFO       0x400403F8, 0x00000808
#define BF_TIE_WR_ERR_STATS_INFO       0x400403F8, 0x00000810
#define BF_TIE_RD_ERR_STATS_INFO       0x400403F8, 0x00000818

#endif /* __ADI_LARK_BF_DATA_SYNC_H__ */
/*! @} */
