Analysis & Synthesis report for MIPS
Thu Apr 14 12:35:17 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated
 15. Source assignments for data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated
 16. Parameter Settings for User Entity Instance: instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
 18. Parameter Settings for User Entity Instance: program_counter:ProgramCounter|LPM_DFF:133
 19. Parameter Settings for User Entity Instance: bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst1
 20. Parameter Settings for User Entity Instance: bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129
 21. Parameter Settings for User Entity Instance: bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst2
 22. Parameter Settings for User Entity Instance: data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component
 24. Parameter Settings for User Entity Instance: adder:inst7
 25. Parameter Settings for User Entity Instance: lpm_constant:48
 26. Parameter Settings for User Entity Instance: adder:inst6
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "alu32bit:inst2|alu_1_bitmsb:u_1"
 29. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:30:u_x"
 30. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:29:u_x"
 31. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:28:u_x"
 32. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:27:u_x"
 33. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:26:u_x"
 34. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:25:u_x"
 35. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:24:u_x"
 36. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:23:u_x"
 37. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:22:u_x"
 38. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:21:u_x"
 39. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:20:u_x"
 40. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:19:u_x"
 41. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:18:u_x"
 42. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:17:u_x"
 43. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:16:u_x"
 44. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:15:u_x"
 45. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:14:u_x"
 46. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:13:u_x"
 47. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:12:u_x"
 48. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:11:u_x"
 49. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:10:u_x"
 50. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:9:u_x"
 51. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:8:u_x"
 52. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:7:u_x"
 53. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:6:u_x"
 54. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:5:u_x"
 55. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:4:u_x"
 56. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:3:u_x"
 57. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:2:u_x"
 58. Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:1:u_x"
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 14 12:35:16 2016           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MIPS                                            ;
; Top-level Entity Name              ; mips_mono                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,601                                           ;
;     Total combinational functions  ; 1,641                                           ;
;     Dedicated logic registers      ; 1,025                                           ;
; Total registers                    ; 1025                                            ;
; Total pins                         ; 158                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; mips_mono          ; MIPS               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+
; mux4x1_1bit.vhd                  ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd               ;         ;
; alu32bit.vhd                     ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu32bit.vhd                  ;         ;
; alu_1_bitmsb.vhd                 ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1_bitmsb.vhd              ;         ;
; alu_1_bit.vhd                    ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1_bit.vhd                 ;         ;
; mux32x1_32bit.vhd                ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd             ;         ;
; decoder5x32.vhd                  ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder5x32.vhd               ;         ;
; decoder3x8.vhd                   ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder3x8.vhd                ;         ;
; decoder2x4.vhd                   ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder2x4.vhd                ;         ;
; alucontrol.vhd                   ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alucontrol.vhd                ;         ;
; control.vhd                      ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/control.vhd                   ;         ;
; mux2x1_5bit.vhd                  ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_5bit.vhd               ;         ;
; mux2x1_32bit.vhd                 ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_32bit.vhd              ;         ;
; mux2x1_8bit.vhd                  ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_8bit.vhd               ;         ;
; mux2x1_1bit.vhd                  ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_1bit.vhd               ;         ;
; halfadder.vhd                    ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/halfadder.vhd                 ;         ;
; fulladder.vhd                    ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/fulladder.vhd                 ;         ;
; adder.vhd                        ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/adder.vhd                     ;         ;
; twobit_left_shifter_32bit.vhd    ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/twobit_left_shifter_32bit.vhd ;         ;
; signal_extend.vhd                ; yes             ; User VHDL File                         ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/signal_extend.vhd             ;         ;
; bank_reg_32x32bit.gdf            ; yes             ; User Graphic Design File               ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/bank_reg_32x32bit.gdf         ;         ;
; mux_2x1_1bit.gdf                 ; yes             ; User Graphic Design File               ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_1bit.gdf              ;         ;
; mux_2x1_32bit.gdf                ; yes             ; User Graphic Design File               ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_32bit.gdf             ;         ;
; mux_2x1_8bit.gdf                 ; yes             ; User Graphic Design File               ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_8bit.gdf              ;         ;
; program_counter.gdf              ; yes             ; User Graphic Design File               ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/program_counter.gdf           ;         ;
; reg_pp_32bit.gdf                 ; yes             ; User Graphic Design File               ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit.gdf              ;         ;
; reg_pp_32bit_null.gdf            ; yes             ; User Graphic Design File               ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf         ;         ;
; instruction_memory.bdf           ; yes             ; User Block Diagram/Schematic File      ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/instruction_memory.bdf        ;         ;
; mips_mono.bdf                    ; yes             ; User Block Diagram/Schematic File      ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf                 ;         ;
; data_memory.bdf                  ; yes             ; User Block Diagram/Schematic File      ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/data_memory.bdf               ;         ;
; DivisorFrequencia.bdf            ; yes             ; User Block Diagram/Schematic File      ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/DivisorFrequencia.bdf         ;         ;
; lpm_add_sub0.vhd                 ; yes             ; User Wizard-Generated File             ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub0.vhd              ;         ;
; rom.vhd                          ; yes             ; User Wizard-Generated File             ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/rom.vhd                       ;         ;
; lpm_add_sub1.vhd                 ; yes             ; User Wizard-Generated File             ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub1.vhd              ;         ;
; ram.vhd                          ; yes             ; User Wizard-Generated File             ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram.vhd                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_1h91.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/altsyncram_1h91.tdf        ;         ;
; rom03.mif                        ; yes             ; Auto-Found Memory Initialization File  ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/rom03.mif                     ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf          ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc              ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc             ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc             ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc  ;         ;
; db/add_sub_eqh.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/add_sub_eqh.tdf            ;         ;
; lpm_dff.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_dff.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc               ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf         ;         ;
; db/lpm_constant_4j4.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/lpm_constant_4j4.tdf       ;         ;
; db/lpm_constant_0j4.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/lpm_constant_0j4.tdf       ;         ;
; db/altsyncram_mje1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/altsyncram_mje1.tdf        ;         ;
; ram03.mif                        ; yes             ; Auto-Found Memory Initialization File  ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram03.mif                     ;         ;
; db/lpm_constant_5j4.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/lpm_constant_5j4.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 2,601                         ;
;                                             ;                               ;
; Total combinational functions               ; 1641                          ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 1493                          ;
;     -- 3 input functions                    ; 129                           ;
;     -- <=2 input functions                  ; 19                            ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 1641                          ;
;     -- arithmetic mode                      ; 0                             ;
;                                             ;                               ;
; Total registers                             ; 1025                          ;
;     -- Dedicated logic registers            ; 1025                          ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 158                           ;
; Total memory bits                           ; 16384                         ;
; Embedded Multiplier 9-bit elements          ; 0                             ;
; Maximum fan-out node                        ; DivisorFrequencia:inst4|inst2 ;
; Maximum fan-out                             ; 1026                          ;
; Total fan-out                               ; 11250                         ;
; Average fan-out                             ; 3.90                          ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mips_mono                                   ; 1641 (15)         ; 1025 (0)     ; 16384       ; 0            ; 0       ; 0         ; 158  ; 0            ; |mips_mono                                                                                                                    ; work         ;
;    |Control:inst17|                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|Control:inst17                                                                                                     ; work         ;
;    |DivisorFrequencia:inst4|                 ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|DivisorFrequencia:inst4                                                                                            ; work         ;
;    |adder:inst6|                             ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6                                                                                                        ; work         ;
;       |fulladder:\f_0:10:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:10:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:11:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:11:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:12:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:12:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:13:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:13:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:14:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:14:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:15:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:15:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:16:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:16:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:17:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:17:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:18:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:18:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:19:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:19:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:20:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:20:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:21:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:21:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:22:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:22:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:23:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:23:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:24:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:24:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:25:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:25:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:26:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:26:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:27:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:27:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:28:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:28:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:29:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:29:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:30:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:30:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:3:u_1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:3:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:4:u_1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:4:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:5:u_1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:5:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:6:u_1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:6:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:7:u_1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:7:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:8:u_1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:8:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:9:u_1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst6|fulladder:\f_0:9:u_1                                                                                   ; work         ;
;    |adder:inst7|                             ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7                                                                                                        ; work         ;
;       |fulladder:\f_0:10:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:10:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:11:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:11:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:12:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:12:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:13:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:13:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:14:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:14:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:15:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:15:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:16:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:16:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:17:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:17:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:18:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:18:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:19:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:19:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:20:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:20:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:21:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:21:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:22:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:22:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:23:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:23:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:24:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:24:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:25:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:25:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:26:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:26:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:27:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:27:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:28:u_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:28:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:29:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:29:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:30:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:30:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:31:u_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:31:u_1                                                                                  ; work         ;
;       |fulladder:\f_0:4:u_1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:4:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:5:u_1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:5:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:6:u_1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:6:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:7:u_1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:7:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:8:u_1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:8:u_1                                                                                   ; work         ;
;       |fulladder:\f_0:9:u_1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|adder:inst7|fulladder:\f_0:9:u_1                                                                                   ; work         ;
;    |alu32bit:inst2|                          ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2                                                                                                     ; work         ;
;       |alu_1_bit:\f_0:10:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:10:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:10:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:10:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:11:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:11:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:11:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:11:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:12:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:12:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:12:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:12:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:13:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:13:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:13:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:13:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:14:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:14:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:14:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:14:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:15:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:15:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:15:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:15:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:16:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:16:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:16:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:16:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:17:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:17:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:17:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:17:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:18:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:18:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:18:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:18:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:19:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:19:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:19:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:19:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:1:u_x|                 ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:1:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:1:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:1:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:\f_0:20:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:20:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:20:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:20:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:21:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:21:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:21:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:21:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:22:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:22:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:22:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:22:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:23:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:23:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:23:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:23:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:24:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:24:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:24:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:24:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:25:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:25:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:25:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:25:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:26:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:26:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:26:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:26:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:27:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:27:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:27:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:27:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:28:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:28:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:28:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:28:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:29:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:29:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:29:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:29:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:2:u_x|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:2:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:2:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:2:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:\f_0:30:u_x|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:30:u_x                                                                               ; work         ;
;          |fulladder:u_0|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:30:u_x|fulladder:u_0                                                                 ; work         ;
;          |mux4x1_1bit:u_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:30:u_x|mux4x1_1bit:u_1                                                               ; work         ;
;       |alu_1_bit:\f_0:3:u_x|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:3:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:3:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:3:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:\f_0:4:u_x|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:4:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:4:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:4:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:\f_0:5:u_x|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:5:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:5:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:5:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:\f_0:6:u_x|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:6:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:6:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:6:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:\f_0:7:u_x|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:7:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:7:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:7:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:\f_0:8:u_x|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:8:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:8:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:8:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:\f_0:9:u_x|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:9:u_x                                                                                ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:9:u_x|fulladder:u_0                                                                  ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:9:u_x|mux4x1_1bit:u_1                                                                ; work         ;
;       |alu_1_bit:u_0|                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:u_0                                                                                       ; work         ;
;          |fulladder:u_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:u_0|fulladder:u_0                                                                         ; work         ;
;          |mux4x1_1bit:u_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bit:u_0|mux4x1_1bit:u_1                                                                       ; work         ;
;       |alu_1_bitmsb:u_1|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bitmsb:u_1                                                                                    ; work         ;
;          |fulladder:u_0|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bitmsb:u_1|fulladder:u_0                                                                      ; work         ;
;          |mux4x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alu32bit:inst2|alu_1_bitmsb:u_1|mux4x1_1bit:u_1                                                                    ; work         ;
;    |alucontrol:inst18|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|alucontrol:inst18                                                                                                  ; work         ;
;    |bank_reg_32x32bit:BancoRegistradores|    ; 1333 (34)         ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores                                                                               ; work         ;
;       |decoder5x32:inst|                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst                                                              ; work         ;
;          |decoder2x4:u_0|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder2x4:u_0                                               ; work         ;
;          |decoder3x8:u_4|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder3x8:u_4                                               ; work         ;
;       |mux32x1_32bit:inst1|                  ; 645 (645)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst1                                                           ; work         ;
;       |mux32x1_32bit:inst2|                  ; 648 (648)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst2                                                           ; work         ;
;       |reg_pp_32bit:a0|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0                                                               ; work         ;
;       |reg_pp_32bit:a1|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1                                                               ; work         ;
;       |reg_pp_32bit:a2|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2                                                               ; work         ;
;       |reg_pp_32bit:a3|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3                                                               ; work         ;
;       |reg_pp_32bit:at|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at                                                               ; work         ;
;       |reg_pp_32bit:fp|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp                                                               ; work         ;
;       |reg_pp_32bit:gp|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp                                                               ; work         ;
;       |reg_pp_32bit:k0|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0                                                               ; work         ;
;       |reg_pp_32bit:k1|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1                                                               ; work         ;
;       |reg_pp_32bit:ra|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra                                                               ; work         ;
;       |reg_pp_32bit:s0|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0                                                               ; work         ;
;       |reg_pp_32bit:s1|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1                                                               ; work         ;
;       |reg_pp_32bit:s2|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2                                                               ; work         ;
;       |reg_pp_32bit:s3|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3                                                               ; work         ;
;       |reg_pp_32bit:s4|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4                                                               ; work         ;
;       |reg_pp_32bit:s5|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5                                                               ; work         ;
;       |reg_pp_32bit:s6|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6                                                               ; work         ;
;       |reg_pp_32bit:s7|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7                                                               ; work         ;
;       |reg_pp_32bit:sp|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp                                                               ; work         ;
;       |reg_pp_32bit:t0|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0                                                               ; work         ;
;       |reg_pp_32bit:t1|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1                                                               ; work         ;
;       |reg_pp_32bit:t2|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2                                                               ; work         ;
;       |reg_pp_32bit:t3|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3                                                               ; work         ;
;       |reg_pp_32bit:t4|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4                                                               ; work         ;
;       |reg_pp_32bit:t5|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5                                                               ; work         ;
;       |reg_pp_32bit:t6|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6                                                               ; work         ;
;       |reg_pp_32bit:t7|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7                                                               ; work         ;
;       |reg_pp_32bit:t8|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8                                                               ; work         ;
;       |reg_pp_32bit:t9|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9                                                               ; work         ;
;       |reg_pp_32bit:v0|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0                                                               ; work         ;
;       |reg_pp_32bit:v1|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1                                                               ; work         ;
;    |data_memory:DataMemory|                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|data_memory:DataMemory                                                                                             ; work         ;
;       |ram:MemoriaRAM|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM                                                                              ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component                                              ; work         ;
;             |altsyncram_mje1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated               ; work         ;
;    |instruction_memory:InstructionMemory|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|instruction_memory:InstructionMemory                                                                               ; work         ;
;       |rom:MemoriaRom|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_1h91:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated ; work         ;
;    |mux2x1_32bit:inst13|                     ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13                                                                                                ; work         ;
;       |mux2x1_8bit:u_0|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0                                                                                ; work         ;
;          |mux2x1_1bit:u_0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_0                                                                ; work         ;
;          |mux2x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_1                                                                ; work         ;
;          |mux2x1_1bit:u_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_2                                                                ; work         ;
;          |mux2x1_1bit:u_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_3                                                                ; work         ;
;          |mux2x1_1bit:u_4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_4                                                                ; work         ;
;          |mux2x1_1bit:u_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_5                                                                ; work         ;
;          |mux2x1_1bit:u_6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_6                                                                ; work         ;
;          |mux2x1_1bit:u_7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_7                                                                ; work         ;
;       |mux2x1_8bit:u_1|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1                                                                                ; work         ;
;          |mux2x1_1bit:u_0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_0                                                                ; work         ;
;          |mux2x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_1                                                                ; work         ;
;          |mux2x1_1bit:u_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_2                                                                ; work         ;
;          |mux2x1_1bit:u_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_3                                                                ; work         ;
;          |mux2x1_1bit:u_4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_4                                                                ; work         ;
;          |mux2x1_1bit:u_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_5                                                                ; work         ;
;          |mux2x1_1bit:u_6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_6                                                                ; work         ;
;          |mux2x1_1bit:u_7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_7                                                                ; work         ;
;       |mux2x1_8bit:u_2|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2                                                                                ; work         ;
;          |mux2x1_1bit:u_0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_0                                                                ; work         ;
;          |mux2x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_1                                                                ; work         ;
;          |mux2x1_1bit:u_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_2                                                                ; work         ;
;          |mux2x1_1bit:u_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_3                                                                ; work         ;
;          |mux2x1_1bit:u_4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_4                                                                ; work         ;
;          |mux2x1_1bit:u_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_5                                                                ; work         ;
;          |mux2x1_1bit:u_6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_6                                                                ; work         ;
;          |mux2x1_1bit:u_7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_7                                                                ; work         ;
;       |mux2x1_8bit:u_3|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3                                                                                ; work         ;
;          |mux2x1_1bit:u_0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_0                                                                ; work         ;
;          |mux2x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_1                                                                ; work         ;
;          |mux2x1_1bit:u_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_2                                                                ; work         ;
;          |mux2x1_1bit:u_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_3                                                                ; work         ;
;          |mux2x1_1bit:u_4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_4                                                                ; work         ;
;          |mux2x1_1bit:u_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_5                                                                ; work         ;
;          |mux2x1_1bit:u_6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_6                                                                ; work         ;
;          |mux2x1_1bit:u_7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_7                                                                ; work         ;
;    |mux2x1_32bit:inst15|                     ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15                                                                                                ; work         ;
;       |mux2x1_8bit:u_0|                      ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0                                                                                ; work         ;
;          |mux2x1_1bit:u_0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_0                                                                ; work         ;
;          |mux2x1_1bit:u_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_2                                                                ; work         ;
;          |mux2x1_1bit:u_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_3                                                                ; work         ;
;          |mux2x1_1bit:u_4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_4                                                                ; work         ;
;          |mux2x1_1bit:u_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_5                                                                ; work         ;
;          |mux2x1_1bit:u_6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_6                                                                ; work         ;
;          |mux2x1_1bit:u_7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_7                                                                ; work         ;
;       |mux2x1_8bit:u_1|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1                                                                                ; work         ;
;          |mux2x1_1bit:u_0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_0                                                                ; work         ;
;          |mux2x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_1                                                                ; work         ;
;          |mux2x1_1bit:u_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_2                                                                ; work         ;
;          |mux2x1_1bit:u_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_3                                                                ; work         ;
;          |mux2x1_1bit:u_4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_4                                                                ; work         ;
;          |mux2x1_1bit:u_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_5                                                                ; work         ;
;          |mux2x1_1bit:u_6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_6                                                                ; work         ;
;          |mux2x1_1bit:u_7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_7                                                                ; work         ;
;       |mux2x1_8bit:u_2|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2                                                                                ; work         ;
;          |mux2x1_1bit:u_0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_0                                                                ; work         ;
;          |mux2x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_1                                                                ; work         ;
;          |mux2x1_1bit:u_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_2                                                                ; work         ;
;          |mux2x1_1bit:u_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_3                                                                ; work         ;
;          |mux2x1_1bit:u_4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_4                                                                ; work         ;
;          |mux2x1_1bit:u_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_5                                                                ; work         ;
;          |mux2x1_1bit:u_6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_6                                                                ; work         ;
;          |mux2x1_1bit:u_7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_7                                                                ; work         ;
;       |mux2x1_8bit:u_3|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3                                                                                ; work         ;
;          |mux2x1_1bit:u_0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_0                                                                ; work         ;
;          |mux2x1_1bit:u_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_1                                                                ; work         ;
;          |mux2x1_1bit:u_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_2                                                                ; work         ;
;          |mux2x1_1bit:u_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_3                                                                ; work         ;
;          |mux2x1_1bit:u_4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_4                                                                ; work         ;
;          |mux2x1_1bit:u_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_5                                                                ; work         ;
;          |mux2x1_1bit:u_6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_6                                                                ; work         ;
;          |mux2x1_1bit:u_7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_7                                                                ; work         ;
;    |mux2x1_5bit:inst14|                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_5bit:inst14                                                                                                 ; work         ;
;       |mux_2x1_1bit:u_0|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_5bit:inst14|mux_2x1_1bit:u_0                                                                                ; work         ;
;       |mux_2x1_1bit:u_1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_5bit:inst14|mux_2x1_1bit:u_1                                                                                ; work         ;
;       |mux_2x1_1bit:u_3|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux2x1_5bit:inst14|mux_2x1_1bit:u_3                                                                                ; work         ;
;    |mux_2x1_32bit:35|                        ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35                                                                                                   ; work         ;
;       |mux_2x1_8bit:18|                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18                                                                                   ; work         ;
;          |mux_2x1_1bit:24|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:24                                                                   ; work         ;
;          |mux_2x1_1bit:25|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:25                                                                   ; work         ;
;          |mux_2x1_1bit:26|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:26                                                                   ; work         ;
;          |mux_2x1_1bit:27|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:27                                                                   ; work         ;
;          |mux_2x1_1bit:28|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:28                                                                   ; work         ;
;          |mux_2x1_1bit:29|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:29                                                                   ; work         ;
;       |mux_2x1_8bit:19|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19                                                                                   ; work         ;
;          |mux_2x1_1bit:20|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:20                                                                   ; work         ;
;          |mux_2x1_1bit:23|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:23                                                                   ; work         ;
;          |mux_2x1_1bit:24|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:24                                                                   ; work         ;
;          |mux_2x1_1bit:25|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:25                                                                   ; work         ;
;          |mux_2x1_1bit:26|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:26                                                                   ; work         ;
;          |mux_2x1_1bit:27|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:27                                                                   ; work         ;
;          |mux_2x1_1bit:28|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:28                                                                   ; work         ;
;          |mux_2x1_1bit:29|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:29                                                                   ; work         ;
;       |mux_2x1_8bit:20|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20                                                                                   ; work         ;
;          |mux_2x1_1bit:20|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:20                                                                   ; work         ;
;          |mux_2x1_1bit:23|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:23                                                                   ; work         ;
;          |mux_2x1_1bit:24|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:24                                                                   ; work         ;
;          |mux_2x1_1bit:25|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:25                                                                   ; work         ;
;          |mux_2x1_1bit:26|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:26                                                                   ; work         ;
;          |mux_2x1_1bit:27|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:27                                                                   ; work         ;
;          |mux_2x1_1bit:28|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:28                                                                   ; work         ;
;          |mux_2x1_1bit:29|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:29                                                                   ; work         ;
;       |mux_2x1_8bit:21|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21                                                                                   ; work         ;
;          |mux_2x1_1bit:20|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:20                                                                   ; work         ;
;          |mux_2x1_1bit:23|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:23                                                                   ; work         ;
;          |mux_2x1_1bit:24|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:24                                                                   ; work         ;
;          |mux_2x1_1bit:25|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:25                                                                   ; work         ;
;          |mux_2x1_1bit:26|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:26                                                                   ; work         ;
;          |mux_2x1_1bit:27|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:27                                                                   ; work         ;
;          |mux_2x1_1bit:28|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:28                                                                   ; work         ;
;          |mux_2x1_1bit:29|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:29                                                                   ; work         ;
;    |program_counter:ProgramCounter|          ; 2 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|program_counter:ProgramCounter                                                                                     ; work         ;
;       |lpm_dff:133|                          ; 2 (2)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133                                                                         ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+
; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ALTSYNCRAM               ; M4K  ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; ram03.mif ;
; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ALTSYNCRAM ; M4K  ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; rom03.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; 9.1     ; N/A          ; N/A          ; |mips_mono|data_memory:DataMemory|lpm_add_sub1:inst               ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub1.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM                  ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram.vhd          ;
; Altera ; LPM_ADD_SUB  ; 9.1     ; N/A          ; N/A          ; |mips_mono|instruction_memory:InstructionMemory|lpm_add_sub0:inst ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub0.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom    ; E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/rom.vhd          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+----------------------------------------------------+----------------------------------------------------------------+
; Register name                                      ; Reason for Removal                                             ;
+----------------------------------------------------+----------------------------------------------------------------+
; program_counter:ProgramCounter|lpm_dff:133|dffs[0] ; Merged with program_counter:ProgramCounter|lpm_dff:133|dffs[1] ;
; program_counter:ProgramCounter|lpm_dff:133|dffs[1] ; Stuck at GND due to stuck port data_in                         ;
; Total Number of Removed Registers = 2              ;                                                                ;
+----------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1025  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1022  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; 3       ;
; Total number of inverted registers = 1              ;         ;
+-----------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |mips_mono|alu32bit:inst2|alu_1_bit:\f_0:2:u_x|mux4x1_1bit:u_1|Mux0       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst1|Mux8  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst2|Mux31 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; rom03.mif            ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_1h91      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_eqh ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:ProgramCounter|LPM_DFF:133 ;
+------------------------+------------+---------------------------------------------------+
; Parameter Name         ; Value      ; Type                                              ;
+------------------------+------------+---------------------------------------------------+
; LPM_WIDTH              ; 32         ; Untyped                                           ;
; LPM_AVALUE             ; 4194304    ; Untyped                                           ;
; LPM_SVALUE             ; 0          ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                    ;
+------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; p_width        ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129 ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                                                           ;
; LPM_CVALUE         ; 0                ; Untyped                                                                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_0j4 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; p_width        ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ram03.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_mje1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                          ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                          ;
; CBXI_PARAMETER         ; add_sub_eqh ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:inst7 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; p_width        ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant:48 ;
+--------------------+------------------+----------------------+
; Parameter Name     ; Value            ; Type                 ;
+--------------------+------------------+----------------------+
; LPM_WIDTH          ; 32               ; Untyped              ;
; LPM_CVALUE         ; 4                ; Untyped              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped              ;
; CBXI_PARAMETER     ; lpm_constant_5j4 ; Untyped              ;
+--------------------+------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:inst6 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; p_width        ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                   ;
; Entity Instance                           ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bitmsb:u_1" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; less ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:30:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:29:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:28:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:27:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:26:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:25:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:24:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:23:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:22:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:21:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:20:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:19:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:18:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:17:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:16:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:15:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:14:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:13:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:12:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:11:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:10:u_x" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; less ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:9:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:8:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:7:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:6:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:5:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:4:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:3:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:2:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alu32bit:inst2|alu_1_bit:\f_0:1:u_x" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; less ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 14 12:34:49 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_1bit.vhd
    Info (12022): Found design unit 1: mux4x1_1bit-arch
    Info (12023): Found entity 1: mux4x1_1bit
Info (12021): Found 2 design units, including 1 entities, in source file alu32bit.vhd
    Info (12022): Found design unit 1: alu32bit-arch
    Info (12023): Found entity 1: alu32bit
Info (12021): Found 2 design units, including 1 entities, in source file alu_1_bitmsb.vhd
    Info (12022): Found design unit 1: alu_1_bitmsb-arch
    Info (12023): Found entity 1: alu_1_bitmsb
Info (12021): Found 2 design units, including 1 entities, in source file alu_1_bit.vhd
    Info (12022): Found design unit 1: alu_1_bit-arch
    Info (12023): Found entity 1: alu_1_bit
Info (12021): Found 2 design units, including 1 entities, in source file mux32x1_32bit.vhd
    Info (12022): Found design unit 1: mux32x1_32bit-arch
    Info (12023): Found entity 1: mux32x1_32bit
Info (12021): Found 2 design units, including 1 entities, in source file decoder5x32.vhd
    Info (12022): Found design unit 1: decoder5x32-arch
    Info (12023): Found entity 1: decoder5x32
Info (12021): Found 2 design units, including 1 entities, in source file decoder3x8.vhd
    Info (12022): Found design unit 1: decoder3x8-arch
    Info (12023): Found entity 1: decoder3x8
Info (12021): Found 2 design units, including 1 entities, in source file decoder2x4.vhd
    Info (12022): Found design unit 1: decoder2x4-arch
    Info (12023): Found entity 1: decoder2x4
Info (12021): Found 2 design units, including 1 entities, in source file alucontrol.vhd
    Info (12022): Found design unit 1: alucontrol-arch
    Info (12023): Found entity 1: alucontrol
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: Control-arch
    Info (12023): Found entity 1: Control
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_5bit.vhd
    Info (12022): Found design unit 1: mux2x1_5bit-arch
    Info (12023): Found entity 1: mux2x1_5bit
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.gdf
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_32bit.vhd
    Info (12022): Found design unit 1: mux2x1_32bit-arch
    Info (12023): Found entity 1: mux2x1_32bit
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_8bit.vhd
    Info (12022): Found design unit 1: mux2x1_8bit-arch
    Info (12023): Found entity 1: mux2x1_8bit
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_1bit.vhd
    Info (12022): Found design unit 1: mux2x1_1bit-arch
    Info (12023): Found entity 1: mux2x1_1bit
Info (12021): Found 2 design units, including 1 entities, in source file halfadder.vhd
    Info (12022): Found design unit 1: halfadder-arch
    Info (12023): Found entity 1: halfadder
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fulladder-arch
    Info (12023): Found entity 1: fulladder
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-arch
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file twobit_left_shifter_32bit.vhd
    Info (12022): Found design unit 1: twobit_left_shifter_32bit-arch
    Info (12023): Found entity 1: twobit_left_shifter_32bit
Info (12021): Found 2 design units, including 1 entities, in source file signal_extend.vhd
    Info (12022): Found design unit 1: signal_extend-arch
    Info (12023): Found entity 1: signal_extend
Info (12021): Found 1 design units, including 1 entities, in source file alu_1bit.gdf
    Info (12023): Found entity 1: alu_1bit
Info (12021): Found 1 design units, including 1 entities, in source file alu_1bit_msb.gdf
    Info (12023): Found entity 1: alu_1bit_msb
Info (12021): Found 1 design units, including 1 entities, in source file alu_32bit.gdf
    Info (12023): Found entity 1: alu_32bit
Info (12021): Found 1 design units, including 1 entities, in source file alu_operation.gdf
    Info (12023): Found entity 1: alu_operation
Info (12021): Found 1 design units, including 1 entities, in source file bank_reg_32x32bit.gdf
    Info (12023): Found entity 1: bank_reg_32x32bit
Info (12021): Found 1 design units, including 1 entities, in source file bank_reg_32x32bit_ram_based.gdf
    Info (12023): Found entity 1: bank_reg_32x32bit_ram_based
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2x4.gdf
    Info (12023): Found entity 1: decoder_2x4
Info (12021): Found 1 design units, including 1 entities, in source file decoder_3x8.gdf
    Info (12023): Found entity 1: decoder_3x8
Info (12021): Found 1 design units, including 1 entities, in source file decoder_5x32.gdf
    Info (12023): Found entity 1: decoder_5x32
Info (12021): Found 1 design units, including 1 entities, in source file ext_sinal_32bit.gdf
    Info (12023): Found entity 1: ext_sinal_32bit
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory_4x8.gdf
    Info (12023): Found entity 1: instruction_memory_4x8
Info (12021): Found 1 design units, including 1 entities, in source file mux_16x1_32bit.gdf
    Info (12023): Found entity 1: mux_16x1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_1bit.gdf
    Info (12023): Found entity 1: mux_2x1_1bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_32bit.gdf
    Info (12023): Found entity 1: mux_2x1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_5bit.gdf
    Info (12023): Found entity 1: mux_2x1_5bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_8bit.gdf
    Info (12023): Found entity 1: mux_2x1_8bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_32x1_32bit.gdf
    Info (12023): Found entity 1: mux_32x1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_3x1_1bit.gdf
    Info (12023): Found entity 1: mux_3x1_1bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_4x1_1bit.gdf
    Info (12023): Found entity 1: mux_4x1_1bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_4x1_32bit.gdf
    Info (12023): Found entity 1: mux_4x1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.gdf
    Info (12023): Found entity 1: program_counter
Info (12021): Found 1 design units, including 1 entities, in source file reg_pp_32bit.gdf
    Info (12023): Found entity 1: reg_pp_32bit
Info (12021): Found 1 design units, including 1 entities, in source file reg_pp_32bit_null.gdf
    Info (12023): Found entity 1: reg_pp_32bit_null
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.bdf
    Info (12023): Found entity 1: instruction_memory
Info (12021): Found 1 design units, including 1 entities, in source file mips_mono.bdf
    Info (12023): Found entity 1: mips_mono
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.bdf
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file divisorfrequencia.bdf
    Info (12023): Found entity 1: DivisorFrequencia
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN
    Info (12023): Found entity 1: rom
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd
    Info (12022): Found design unit 1: lpm_add_sub1-SYN
    Info (12023): Found entity 1: lpm_add_sub1
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: ram
Info (12127): Elaborating entity "mips_mono" for the top level hierarchy
Info (12128): Elaborating entity "Control" for hierarchy "Control:inst17"
Info (12128): Elaborating entity "DivisorFrequencia" for hierarchy "DivisorFrequencia:inst4"
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:InstructionMemory"
Info (12128): Elaborating entity "rom" for hierarchy "instruction_memory:InstructionMemory|rom:MemoriaRom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom03.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1h91.tdf
    Info (12023): Found entity 1: altsyncram_1h91
Info (12128): Elaborating entity "altsyncram_1h91" for hierarchy "instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub0" for hierarchy "instruction_memory:InstructionMemory|lpm_add_sub0:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eqh.tdf
    Info (12023): Found entity 1: add_sub_eqh
Info (12128): Elaborating entity "add_sub_eqh" for hierarchy "instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_eqh:auto_generated"
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:ProgramCounter"
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "program_counter:ProgramCounter|LPM_DFF:133"
Info (12130): Elaborated megafunction instantiation "program_counter:ProgramCounter|LPM_DFF:133"
Info (12133): Instantiated megafunction "program_counter:ProgramCounter|LPM_DFF:133" with the following parameter:
    Info (12134): Parameter "LPM_AVALUE" = "4194304"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "program_counter:ProgramCounter|LPM_DFF:133|lpm_constant:ac"
Info (12131): Elaborated megafunction instantiation "program_counter:ProgramCounter|LPM_DFF:133|lpm_constant:ac", which is child of megafunction instantiation "program_counter:ProgramCounter|LPM_DFF:133"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf
    Info (12023): Found entity 1: lpm_constant_4j4
Info (12128): Elaborating entity "lpm_constant_4j4" for hierarchy "program_counter:ProgramCounter|LPM_DFF:133|lpm_constant:ac|lpm_constant_4j4:ag"
Info (12128): Elaborating entity "mux_2x1_32bit" for hierarchy "mux_2x1_32bit:35"
Info (12128): Elaborating entity "mux_2x1_8bit" for hierarchy "mux_2x1_32bit:35|mux_2x1_8bit:18"
Info (12128): Elaborating entity "mux_2x1_1bit" for hierarchy "mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:29"
Info (12128): Elaborating entity "alu32bit" for hierarchy "alu32bit:inst2"
Info (12128): Elaborating entity "alu_1_bit" for hierarchy "alu32bit:inst2|alu_1_bit:u_0"
Info (12128): Elaborating entity "fulladder" for hierarchy "alu32bit:inst2|alu_1_bit:u_0|fulladder:u_0"
Info (12128): Elaborating entity "mux4x1_1bit" for hierarchy "alu32bit:inst2|alu_1_bit:u_0|mux4x1_1bit:u_1"
Info (12128): Elaborating entity "alu_1_bitmsb" for hierarchy "alu32bit:inst2|alu_1_bitmsb:u_1"
Info (12128): Elaborating entity "alucontrol" for hierarchy "alucontrol:inst18"
Info (12128): Elaborating entity "bank_reg_32x32bit" for hierarchy "bank_reg_32x32bit:BancoRegistradores"
Info (12128): Elaborating entity "mux32x1_32bit" for hierarchy "bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst1"
Info (12128): Elaborating entity "reg_pp_32bit_null" for hierarchy "bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo"
Warning (275009): Pin "ena" not connected
Warning (275009): Pin "rst" not connected
Warning (275009): Pin "clk" not connected
Warning (275009): Pin "D" not connected
Warning (275008): Primitive "NOT" of instance "76" not used
Info (12128): Elaborating entity "lpm_constant" for hierarchy "bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129"
Info (12130): Elaborated megafunction instantiation "bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129"
Info (12133): Instantiated megafunction "bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf
    Info (12023): Found entity 1: lpm_constant_0j4
Info (12128): Elaborating entity "lpm_constant_0j4" for hierarchy "bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129|lpm_constant_0j4:ag"
Info (12128): Elaborating entity "decoder5x32" for hierarchy "bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst"
Info (12128): Elaborating entity "decoder2x4" for hierarchy "bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder2x4:u_0"
Info (12128): Elaborating entity "decoder3x8" for hierarchy "bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder3x8:u_1"
Info (12128): Elaborating entity "reg_pp_32bit" for hierarchy "bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at"
Info (12128): Elaborating entity "mux2x1_5bit" for hierarchy "mux2x1_5bit:inst14"
Info (12128): Elaborating entity "mux2x1_32bit" for hierarchy "mux2x1_32bit:inst13"
Info (12128): Elaborating entity "mux2x1_8bit" for hierarchy "mux2x1_32bit:inst13|mux2x1_8bit:u_0"
Info (12128): Elaborating entity "mux2x1_1bit" for hierarchy "mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_0"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:DataMemory"
Info (12128): Elaborating entity "ram" for hierarchy "data_memory:DataMemory|ram:MemoriaRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram03.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mje1.tdf
    Info (12023): Found entity 1: altsyncram_mje1
Info (12128): Elaborating entity "altsyncram_mje1" for hierarchy "data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub1" for hierarchy "data_memory:DataMemory|lpm_add_sub1:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12128): Elaborating entity "signal_extend" for hierarchy "signal_extend:inst3"
Info (12128): Elaborating entity "adder" for hierarchy "adder:inst7"
Info (12128): Elaborating entity "halfadder" for hierarchy "adder:inst7|halfadder:u_0"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant:48"
Info (12130): Elaborated megafunction instantiation "lpm_constant:48"
Info (12133): Instantiated megafunction "lpm_constant:48" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "4"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_5j4.tdf
    Info (12023): Found entity 1: lpm_constant_5j4
Info (12128): Elaborating entity "lpm_constant_5j4" for hierarchy "lpm_constant:48|lpm_constant_5j4:ag"
Info (12128): Elaborating entity "twobit_left_shifter_32bit" for hierarchy "twobit_left_shifter_32bit:inst5"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[1]" is stuck at GND
    Warning (13410): Pin "PC[0]" is stuck at GND
    Warning (13410): Pin "nextPC[1]" is stuck at GND
    Warning (13410): Pin "nextPC[0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2883 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 156 output pins
    Info (21061): Implemented 2661 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Thu Apr 14 12:35:17 2016
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:14


