#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5560a42e4130 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
L_0x74a943ad0180 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5560a430cd20_0 .net *"_ivl_1", 31 0, L_0x74a943ad0180;  1 drivers
v0x5560a430ce00_0 .net *"_ivl_3", 0 0, L_0x5560a431e0c0;  1 drivers
v0x5560a430cec0_0 .var "clk", 0 0;
v0x5560a430cfb0_0 .var "reset", 0 0;
E_0x5560a42a3d20 .event edge, L_0x5560a431e0c0;
L_0x5560a431e0c0 .cmp/eeq 32, v0x5560a43080f0_0, L_0x74a943ad0180;
S_0x5560a42a7b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_0x5560a42e4130;
 .timescale -9 -10;
v0x5560a42be2c0_0 .var/i "i", 31 0;
S_0x5560a4303880 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 18, 2 18 0, S_0x5560a42e4130;
 .timescale -9 -10;
v0x5560a4303a80_0 .var/i "i", 31 0;
S_0x5560a4303b60 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 23, 2 23 0, S_0x5560a42e4130;
 .timescale -9 -10;
v0x5560a4303d40_0 .var/i "i", 31 0;
S_0x5560a4303e20 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 30, 2 30 0, S_0x5560a42e4130;
 .timescale -9 -10;
v0x5560a4304000_0 .var/i "i", 31 0;
S_0x5560a4304100 .scope module, "datapath" "Datapath" 2 6, 2 46 0, S_0x5560a42e4130;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5560a430d140 .functor AND 1, v0x5560a4306360_0, v0x5560a4305720_0, C4<1>, C4<1>;
v0x5560a430b540_0 .net "ALUControl", 3 0, v0x5560a4305b60_0;  1 drivers
v0x5560a430b670_0 .net "ALUOp", 2 0, v0x5560a43061e0_0;  1 drivers
v0x5560a430b780_0 .net "ALUResult", 31 0, v0x5560a4305470_0;  1 drivers
v0x5560a430b820_0 .net "ALUSrc", 0 0, v0x5560a43062c0_0;  1 drivers
v0x5560a430b910_0 .net "Branch", 0 0, v0x5560a4306360_0;  1 drivers
v0x5560a430ba00_0 .net "Immediate", 31 0, v0x5560a4307b60_0;  1 drivers
v0x5560a430baa0_0 .net "Instruction", 31 0, v0x5560a43080f0_0;  1 drivers
v0x5560a430bbb0_0 .net "MUXOut0", 31 0, v0x5560a4308e70_0;  1 drivers
v0x5560a430bcc0_0 .net "MUXOut1", 31 0, v0x5560a4309510_0;  1 drivers
v0x5560a430be10_0 .net "MUXOut2", 31 0, v0x5560a4309c20_0;  1 drivers
v0x5560a430bf20_0 .net "MemRead", 0 0, v0x5560a4306430_0;  1 drivers
v0x5560a430c010_0 .net "MemWrite", 0 0, v0x5560a43064f0_0;  1 drivers
v0x5560a430c100_0 .net "MemtoReg", 0 0, v0x5560a4306600_0;  1 drivers
v0x5560a430c1a0_0 .net "PCOut", 31 0, v0x5560a430a190_0;  1 drivers
v0x5560a430c2d0_0 .net "RegWrite", 0 0, v0x5560a43066c0_0;  1 drivers
L_0x74a943ad0060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560a430c370_0 .net *"_ivl_13", 30 0, L_0x74a943ad0060;  1 drivers
L_0x74a943ad00a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560a430c450_0 .net *"_ivl_20", 30 0, L_0x74a943ad00a8;  1 drivers
v0x5560a430c640_0 .net *"_ivl_8", 0 0, L_0x5560a430d140;  1 drivers
v0x5560a430c720_0 .net "addout0", 31 0, L_0x5560a430d0a0;  1 drivers
v0x5560a430c830_0 .net "addout1", 31 0, L_0x5560a431d210;  1 drivers
v0x5560a430c8f0_0 .net "clk", 0 0, v0x5560a430cec0_0;  1 drivers
v0x5560a430c990_0 .net "readData", 31 0, v0x5560a4307430_0;  1 drivers
v0x5560a430ca30_0 .net "readData1", 31 0, v0x5560a430aec0_0;  1 drivers
v0x5560a430cb20_0 .net "readData2", 31 0, v0x5560a430af80_0;  1 drivers
v0x5560a430cbc0_0 .net "reset", 0 0, v0x5560a430cfb0_0;  1 drivers
v0x5560a430cc60_0 .net "zero", 0 0, v0x5560a4305720_0;  1 drivers
L_0x5560a431d300 .part v0x5560a43080f0_0, 12, 3;
L_0x5560a431d3a0 .part v0x5560a43080f0_0, 0, 7;
L_0x5560a431d4d0 .part L_0x5560a431d210, 0, 1;
L_0x5560a431d570 .concat [ 1 31 0 0], L_0x5560a430d140, L_0x74a943ad0060;
L_0x5560a431d6b0 .part v0x5560a4307430_0, 0, 1;
L_0x5560a431d7a0 .concat [ 1 31 0 0], v0x5560a4306600_0, L_0x74a943ad00a8;
L_0x5560a431ddf0 .part v0x5560a43080f0_0, 15, 5;
L_0x5560a431dee0 .part v0x5560a43080f0_0, 20, 5;
L_0x5560a431e020 .part v0x5560a43080f0_0, 7, 5;
S_0x5560a4304350 .scope module, "add0" "Add" 2 63, 3 1 0, S_0x5560a4304100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5560a43045c0_0 .net "a", 31 0, v0x5560a430a190_0;  alias, 1 drivers
L_0x74a943ad0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5560a43046c0_0 .net "b", 31 0, L_0x74a943ad0018;  1 drivers
v0x5560a43047a0_0 .net "result", 31 0, L_0x5560a430d0a0;  alias, 1 drivers
L_0x5560a430d0a0 .arith/sum 32, v0x5560a430a190_0, L_0x74a943ad0018;
S_0x5560a43048e0 .scope module, "add1" "Add" 2 64, 3 1 0, S_0x5560a4304100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5560a4304b10_0 .net "a", 31 0, v0x5560a430a190_0;  alias, 1 drivers
v0x5560a4304bf0_0 .net "b", 31 0, v0x5560a4307b60_0;  alias, 1 drivers
v0x5560a4304cb0_0 .net "result", 31 0, L_0x5560a431d210;  alias, 1 drivers
L_0x5560a431d210 .arith/sum 32, v0x5560a430a190_0, v0x5560a4307b60_0;
S_0x5560a4304df0 .scope module, "alu" "ALU" 2 65, 4 1 0, S_0x5560a4304100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x5560a426bc40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x5560a426bc80 .param/l "AND" 1 4 12, C4<0000>;
P_0x5560a426bcc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x5560a426bd00 .param/l "LB" 1 4 9, C4<0010>;
P_0x5560a426bd40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x5560a426bd80 .param/l "SB" 1 4 10, C4<0010>;
P_0x5560a426bdc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x5560a4305370_0 .net "ALUControl", 3 0, v0x5560a4305b60_0;  alias, 1 drivers
v0x5560a4305470_0 .var "ALUResult", 31 0;
v0x5560a4305550_0 .net "a", 31 0, v0x5560a430aec0_0;  alias, 1 drivers
v0x5560a4305640_0 .net "b", 31 0, v0x5560a4308e70_0;  alias, 1 drivers
v0x5560a4305720_0 .var "zero", 0 0;
E_0x5560a428dd50 .event edge, v0x5560a4305370_0, v0x5560a4305550_0, v0x5560a4305640_0, v0x5560a4305470_0;
S_0x5560a43058d0 .scope module, "alucontrol" "ALUControl" 2 66, 5 1 0, S_0x5560a4304100;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x5560a4305b60_0 .var "ALUControl", 3 0;
v0x5560a4305c40_0 .net "ALUOp", 2 0, v0x5560a43061e0_0;  alias, 1 drivers
v0x5560a4305d00_0 .net "instruction", 2 0, L_0x5560a431d300;  1 drivers
E_0x5560a42e8f50 .event edge, v0x5560a4305c40_0, v0x5560a4305d00_0;
S_0x5560a4305e70 .scope module, "control" "Control" 2 67, 6 1 0, S_0x5560a4304100;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x5560a43061e0_0 .var "ALUOp", 2 0;
v0x5560a43062c0_0 .var "ALUSrc", 0 0;
v0x5560a4306360_0 .var "Branch", 0 0;
v0x5560a4306430_0 .var "MemRead", 0 0;
v0x5560a43064f0_0 .var "MemWrite", 0 0;
v0x5560a4306600_0 .var "MemtoReg", 0 0;
v0x5560a43066c0_0 .var "RegWrite", 0 0;
v0x5560a4306780_0 .net "instruction", 6 0, L_0x5560a431d3a0;  1 drivers
E_0x5560a42ea1a0 .event edge, v0x5560a4306780_0;
S_0x5560a43069b0 .scope module, "datamemory" "DataMemory" 2 68, 7 1 0, S_0x5560a4304100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x5560a4306d10_0 .net "MemRead", 0 0, v0x5560a4306430_0;  alias, 1 drivers
v0x5560a4306e00_0 .net "MemWrite", 0 0, v0x5560a43064f0_0;  alias, 1 drivers
v0x5560a4306ed0_0 .net "address", 31 0, v0x5560a4305470_0;  alias, 1 drivers
v0x5560a4306fd0 .array "memory", 31 0, 31 0;
v0x5560a4307430_0 .var "readData", 31 0;
v0x5560a4307560_0 .net "writeData", 31 0, v0x5560a430af80_0;  alias, 1 drivers
v0x5560a4306fd0_0 .array/port v0x5560a4306fd0, 0;
v0x5560a4306fd0_1 .array/port v0x5560a4306fd0, 1;
E_0x5560a42ea330/0 .event edge, v0x5560a4306430_0, v0x5560a4305470_0, v0x5560a4306fd0_0, v0x5560a4306fd0_1;
v0x5560a4306fd0_2 .array/port v0x5560a4306fd0, 2;
v0x5560a4306fd0_3 .array/port v0x5560a4306fd0, 3;
v0x5560a4306fd0_4 .array/port v0x5560a4306fd0, 4;
v0x5560a4306fd0_5 .array/port v0x5560a4306fd0, 5;
E_0x5560a42ea330/1 .event edge, v0x5560a4306fd0_2, v0x5560a4306fd0_3, v0x5560a4306fd0_4, v0x5560a4306fd0_5;
v0x5560a4306fd0_6 .array/port v0x5560a4306fd0, 6;
v0x5560a4306fd0_7 .array/port v0x5560a4306fd0, 7;
v0x5560a4306fd0_8 .array/port v0x5560a4306fd0, 8;
v0x5560a4306fd0_9 .array/port v0x5560a4306fd0, 9;
E_0x5560a42ea330/2 .event edge, v0x5560a4306fd0_6, v0x5560a4306fd0_7, v0x5560a4306fd0_8, v0x5560a4306fd0_9;
v0x5560a4306fd0_10 .array/port v0x5560a4306fd0, 10;
v0x5560a4306fd0_11 .array/port v0x5560a4306fd0, 11;
v0x5560a4306fd0_12 .array/port v0x5560a4306fd0, 12;
v0x5560a4306fd0_13 .array/port v0x5560a4306fd0, 13;
E_0x5560a42ea330/3 .event edge, v0x5560a4306fd0_10, v0x5560a4306fd0_11, v0x5560a4306fd0_12, v0x5560a4306fd0_13;
v0x5560a4306fd0_14 .array/port v0x5560a4306fd0, 14;
v0x5560a4306fd0_15 .array/port v0x5560a4306fd0, 15;
v0x5560a4306fd0_16 .array/port v0x5560a4306fd0, 16;
v0x5560a4306fd0_17 .array/port v0x5560a4306fd0, 17;
E_0x5560a42ea330/4 .event edge, v0x5560a4306fd0_14, v0x5560a4306fd0_15, v0x5560a4306fd0_16, v0x5560a4306fd0_17;
v0x5560a4306fd0_18 .array/port v0x5560a4306fd0, 18;
v0x5560a4306fd0_19 .array/port v0x5560a4306fd0, 19;
v0x5560a4306fd0_20 .array/port v0x5560a4306fd0, 20;
v0x5560a4306fd0_21 .array/port v0x5560a4306fd0, 21;
E_0x5560a42ea330/5 .event edge, v0x5560a4306fd0_18, v0x5560a4306fd0_19, v0x5560a4306fd0_20, v0x5560a4306fd0_21;
v0x5560a4306fd0_22 .array/port v0x5560a4306fd0, 22;
v0x5560a4306fd0_23 .array/port v0x5560a4306fd0, 23;
v0x5560a4306fd0_24 .array/port v0x5560a4306fd0, 24;
v0x5560a4306fd0_25 .array/port v0x5560a4306fd0, 25;
E_0x5560a42ea330/6 .event edge, v0x5560a4306fd0_22, v0x5560a4306fd0_23, v0x5560a4306fd0_24, v0x5560a4306fd0_25;
v0x5560a4306fd0_26 .array/port v0x5560a4306fd0, 26;
v0x5560a4306fd0_27 .array/port v0x5560a4306fd0, 27;
v0x5560a4306fd0_28 .array/port v0x5560a4306fd0, 28;
v0x5560a4306fd0_29 .array/port v0x5560a4306fd0, 29;
E_0x5560a42ea330/7 .event edge, v0x5560a4306fd0_26, v0x5560a4306fd0_27, v0x5560a4306fd0_28, v0x5560a4306fd0_29;
v0x5560a4306fd0_30 .array/port v0x5560a4306fd0, 30;
v0x5560a4306fd0_31 .array/port v0x5560a4306fd0, 31;
E_0x5560a42ea330/8 .event edge, v0x5560a4306fd0_30, v0x5560a4306fd0_31, v0x5560a43064f0_0, v0x5560a4307560_0;
E_0x5560a42ea330 .event/or E_0x5560a42ea330/0, E_0x5560a42ea330/1, E_0x5560a42ea330/2, E_0x5560a42ea330/3, E_0x5560a42ea330/4, E_0x5560a42ea330/5, E_0x5560a42ea330/6, E_0x5560a42ea330/7, E_0x5560a42ea330/8;
S_0x5560a43076e0 .scope module, "immgen" "ImmGen" 2 69, 8 1 0, S_0x5560a4304100;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x5560a42ea050 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x5560a42ea090 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x5560a42ea0d0 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x5560a42ea110 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x5560a4307b60_0 .var "immediate", 31 0;
v0x5560a4307c40_0 .net "instruction", 31 0, v0x5560a43080f0_0;  alias, 1 drivers
E_0x5560a4307ae0 .event edge, v0x5560a4307c40_0;
S_0x5560a4307d60 .scope module, "instructionmemory" "InstructionMemory" 2 70, 9 1 0, S_0x5560a4304100;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5560a43080f0_0 .var "instruction", 31 0;
v0x5560a4308200 .array "memory", 31 0, 31 0;
v0x5560a43087b0_0 .net "readAddress", 31 0, v0x5560a430a190_0;  alias, 1 drivers
v0x5560a4308200_0 .array/port v0x5560a4308200, 0;
v0x5560a4308200_1 .array/port v0x5560a4308200, 1;
v0x5560a4308200_2 .array/port v0x5560a4308200, 2;
E_0x5560a4307f80/0 .event edge, v0x5560a43045c0_0, v0x5560a4308200_0, v0x5560a4308200_1, v0x5560a4308200_2;
v0x5560a4308200_3 .array/port v0x5560a4308200, 3;
v0x5560a4308200_4 .array/port v0x5560a4308200, 4;
v0x5560a4308200_5 .array/port v0x5560a4308200, 5;
v0x5560a4308200_6 .array/port v0x5560a4308200, 6;
E_0x5560a4307f80/1 .event edge, v0x5560a4308200_3, v0x5560a4308200_4, v0x5560a4308200_5, v0x5560a4308200_6;
v0x5560a4308200_7 .array/port v0x5560a4308200, 7;
v0x5560a4308200_8 .array/port v0x5560a4308200, 8;
v0x5560a4308200_9 .array/port v0x5560a4308200, 9;
v0x5560a4308200_10 .array/port v0x5560a4308200, 10;
E_0x5560a4307f80/2 .event edge, v0x5560a4308200_7, v0x5560a4308200_8, v0x5560a4308200_9, v0x5560a4308200_10;
v0x5560a4308200_11 .array/port v0x5560a4308200, 11;
v0x5560a4308200_12 .array/port v0x5560a4308200, 12;
v0x5560a4308200_13 .array/port v0x5560a4308200, 13;
v0x5560a4308200_14 .array/port v0x5560a4308200, 14;
E_0x5560a4307f80/3 .event edge, v0x5560a4308200_11, v0x5560a4308200_12, v0x5560a4308200_13, v0x5560a4308200_14;
v0x5560a4308200_15 .array/port v0x5560a4308200, 15;
v0x5560a4308200_16 .array/port v0x5560a4308200, 16;
v0x5560a4308200_17 .array/port v0x5560a4308200, 17;
v0x5560a4308200_18 .array/port v0x5560a4308200, 18;
E_0x5560a4307f80/4 .event edge, v0x5560a4308200_15, v0x5560a4308200_16, v0x5560a4308200_17, v0x5560a4308200_18;
v0x5560a4308200_19 .array/port v0x5560a4308200, 19;
v0x5560a4308200_20 .array/port v0x5560a4308200, 20;
v0x5560a4308200_21 .array/port v0x5560a4308200, 21;
v0x5560a4308200_22 .array/port v0x5560a4308200, 22;
E_0x5560a4307f80/5 .event edge, v0x5560a4308200_19, v0x5560a4308200_20, v0x5560a4308200_21, v0x5560a4308200_22;
v0x5560a4308200_23 .array/port v0x5560a4308200, 23;
v0x5560a4308200_24 .array/port v0x5560a4308200, 24;
v0x5560a4308200_25 .array/port v0x5560a4308200, 25;
v0x5560a4308200_26 .array/port v0x5560a4308200, 26;
E_0x5560a4307f80/6 .event edge, v0x5560a4308200_23, v0x5560a4308200_24, v0x5560a4308200_25, v0x5560a4308200_26;
v0x5560a4308200_27 .array/port v0x5560a4308200, 27;
v0x5560a4308200_28 .array/port v0x5560a4308200, 28;
v0x5560a4308200_29 .array/port v0x5560a4308200, 29;
v0x5560a4308200_30 .array/port v0x5560a4308200, 30;
E_0x5560a4307f80/7 .event edge, v0x5560a4308200_27, v0x5560a4308200_28, v0x5560a4308200_29, v0x5560a4308200_30;
v0x5560a4308200_31 .array/port v0x5560a4308200, 31;
E_0x5560a4307f80/8 .event edge, v0x5560a4308200_31;
E_0x5560a4307f80 .event/or E_0x5560a4307f80/0, E_0x5560a4307f80/1, E_0x5560a4307f80/2, E_0x5560a4307f80/3, E_0x5560a4307f80/4, E_0x5560a4307f80/5, E_0x5560a4307f80/6, E_0x5560a4307f80/7, E_0x5560a4307f80/8;
S_0x5560a4308930 .scope module, "mux0" "Mux" 2 71, 10 1 0, S_0x5560a4304100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5560a4308be0_0 .net "Control", 0 0, v0x5560a43062c0_0;  alias, 1 drivers
v0x5560a4308cd0_0 .net "in0", 31 0, v0x5560a430af80_0;  alias, 1 drivers
v0x5560a4308da0_0 .net "in1", 31 0, v0x5560a4307b60_0;  alias, 1 drivers
v0x5560a4308e70_0 .var "out", 31 0;
E_0x5560a4308b80 .event edge, v0x5560a43062c0_0, v0x5560a4304bf0_0, v0x5560a4307560_0;
S_0x5560a4308fa0 .scope module, "mux1" "Mux" 2 72, 10 1 0, S_0x5560a4304100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5560a4309270_0 .net "Control", 0 0, L_0x5560a431d4d0;  1 drivers
v0x5560a4309350_0 .net "in0", 31 0, L_0x5560a430d0a0;  alias, 1 drivers
v0x5560a4309440_0 .net "in1", 31 0, L_0x5560a431d570;  1 drivers
v0x5560a4309510_0 .var "out", 31 0;
E_0x5560a43091f0 .event edge, v0x5560a4309270_0, v0x5560a4309440_0, v0x5560a43047a0_0;
S_0x5560a43096a0 .scope module, "mux2" "Mux" 2 73, 10 1 0, S_0x5560a4304100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5560a4309970_0 .net "Control", 0 0, L_0x5560a431d6b0;  1 drivers
v0x5560a4309a50_0 .net "in0", 31 0, v0x5560a4305470_0;  alias, 1 drivers
v0x5560a4309b60_0 .net "in1", 31 0, L_0x5560a431d7a0;  1 drivers
v0x5560a4309c20_0 .var "out", 31 0;
E_0x5560a43098f0 .event edge, v0x5560a4309970_0, v0x5560a4309b60_0, v0x5560a4305470_0;
S_0x5560a4309db0 .scope module, "pc" "PC" 2 74, 11 1 0, S_0x5560a4304100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x5560a430a080_0 .net "PCIn", 31 0, v0x5560a4309510_0;  alias, 1 drivers
v0x5560a430a190_0 .var "PCOut", 31 0;
v0x5560a430a230_0 .net "clk", 0 0, v0x5560a430cec0_0;  alias, 1 drivers
v0x5560a430a300_0 .net "reset", 0 0, v0x5560a430cfb0_0;  alias, 1 drivers
E_0x5560a430a000 .event posedge, v0x5560a430a230_0;
S_0x5560a430a470 .scope module, "registers" "Registers" 2 75, 12 1 0, S_0x5560a4304100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5560a430a880_0 .net "RegWrite", 0 0, v0x5560a43066c0_0;  alias, 1 drivers
v0x5560a430a940_0 .net *"_ivl_11", 31 0, L_0x5560a431db30;  1 drivers
v0x5560a430aa00_0 .net *"_ivl_13", 6 0, L_0x5560a431dc00;  1 drivers
L_0x74a943ad0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5560a430aaf0_0 .net *"_ivl_16", 1 0, L_0x74a943ad0138;  1 drivers
v0x5560a430abd0_0 .net *"_ivl_2", 31 0, L_0x5560a431d920;  1 drivers
v0x5560a430ad00_0 .net *"_ivl_4", 6 0, L_0x5560a431d9c0;  1 drivers
L_0x74a943ad00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5560a430ade0_0 .net *"_ivl_7", 1 0, L_0x74a943ad00f0;  1 drivers
v0x5560a430aec0_0 .var "readData1", 31 0;
v0x5560a430af80_0 .var "readData2", 31 0;
v0x5560a430b020_0 .net "readReg1", 4 0, L_0x5560a431ddf0;  1 drivers
v0x5560a430b100_0 .net "readReg2", 4 0, L_0x5560a431dee0;  1 drivers
v0x5560a430b1e0 .array "registers", 31 0, 31 0;
v0x5560a430b2a0_0 .net "writeData", 31 0, v0x5560a4309c20_0;  alias, 1 drivers
v0x5560a430b360_0 .net "writeReg", 4 0, L_0x5560a431e020;  1 drivers
E_0x5560a430a740 .event edge, v0x5560a43066c0_0, v0x5560a4309c20_0, v0x5560a430b360_0;
E_0x5560a430a7c0 .event edge, L_0x5560a431db30, v0x5560a430b100_0;
E_0x5560a430a820 .event edge, L_0x5560a431d920, v0x5560a430b020_0;
L_0x5560a431d920 .array/port v0x5560a430b1e0, L_0x5560a431d9c0;
L_0x5560a431d9c0 .concat [ 5 2 0 0], L_0x5560a431ddf0, L_0x74a943ad00f0;
L_0x5560a431db30 .array/port v0x5560a430b1e0, L_0x5560a431dc00;
L_0x5560a431dc00 .concat [ 5 2 0 0], L_0x5560a431dee0, L_0x74a943ad0138;
    .scope S_0x5560a4304df0;
T_0 ;
    %wait E_0x5560a428dd50;
    %load/vec4 v0x5560a4305370_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560a4305470_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5560a4305550_0;
    %load/vec4 v0x5560a4305640_0;
    %add;
    %store/vec4 v0x5560a4305470_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5560a4305550_0;
    %load/vec4 v0x5560a4305640_0;
    %add;
    %store/vec4 v0x5560a4305470_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5560a4305550_0;
    %load/vec4 v0x5560a4305640_0;
    %add;
    %store/vec4 v0x5560a4305470_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5560a4305550_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5560a4305640_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %pad/u 32;
    %store/vec4 v0x5560a4305470_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5560a4305550_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5560a4305640_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0x5560a4305470_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5560a4305550_0;
    %ix/getv 4, v0x5560a4305640_0;
    %shiftl 4;
    %store/vec4 v0x5560a4305470_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5560a4305550_0;
    %load/vec4 v0x5560a4305640_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5560a4305470_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5560a4305470_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5560a4305720_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5560a43058d0;
T_1 ;
    %wait E_0x5560a42e8f50;
    %load/vec4 v0x5560a4305c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560a4305b60_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5560a4305b60_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5560a4305b60_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5560a4305d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560a4305b60_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5560a4305b60_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560a4305b60_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5560a4305b60_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5560a4305b60_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5560a4305e70;
T_2 ;
    %wait E_0x5560a42ea1a0;
    %load/vec4 v0x5560a4306780_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5560a43061e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43064f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43066c0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a4306430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a4306600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5560a43061e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43064f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a43062c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a43066c0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5560a43061e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a43064f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43066c0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306600_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5560a43061e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43064f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43062c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a43066c0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306600_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5560a43061e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43064f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a43062c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a43066c0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a4306360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a4306600_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5560a43061e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43064f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a43066c0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5560a43069b0;
T_3 ;
    %wait E_0x5560a42ea330;
    %load/vec4 v0x5560a4306d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5560a4306ed0_0;
    %load/vec4a v0x5560a4306fd0, 4;
    %store/vec4 v0x5560a4307430_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5560a4306e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5560a4307560_0;
    %ix/getv 4, v0x5560a4306ed0_0;
    %store/vec4a v0x5560a4306fd0, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5560a43076e0;
T_4 ;
    %wait E_0x5560a4307ae0;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560a4307b60_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5560a4307b60_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5560a4307b60_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5560a4307b60_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560a4307c40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5560a4307b60_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5560a4307d60;
T_5 ;
    %wait E_0x5560a4307f80;
    %load/vec4 v0x5560a43087b0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5560a4308200, 4;
    %store/vec4 v0x5560a43080f0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5560a4308930;
T_6 ;
    %wait E_0x5560a4308b80;
    %load/vec4 v0x5560a4308be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5560a4308da0_0;
    %store/vec4 v0x5560a4308e70_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5560a4308cd0_0;
    %store/vec4 v0x5560a4308e70_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5560a4308fa0;
T_7 ;
    %wait E_0x5560a43091f0;
    %load/vec4 v0x5560a4309270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5560a4309440_0;
    %store/vec4 v0x5560a4309510_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5560a4309350_0;
    %store/vec4 v0x5560a4309510_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5560a43096a0;
T_8 ;
    %wait E_0x5560a43098f0;
    %load/vec4 v0x5560a4309970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5560a4309b60_0;
    %store/vec4 v0x5560a4309c20_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5560a4309a50_0;
    %store/vec4 v0x5560a4309c20_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5560a4309db0;
T_9 ;
    %wait E_0x5560a430a000;
    %load/vec4 v0x5560a430a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560a430a190_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5560a430a080_0;
    %store/vec4 v0x5560a430a190_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5560a430a470;
T_10 ;
    %wait E_0x5560a430a820;
    %load/vec4 v0x5560a430b020_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5560a430b1e0, 4;
    %store/vec4 v0x5560a430aec0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5560a430a470;
T_11 ;
    %wait E_0x5560a430a7c0;
    %load/vec4 v0x5560a430b100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5560a430b1e0, 4;
    %store/vec4 v0x5560a430af80_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5560a430a470;
T_12 ;
    %wait E_0x5560a430a740;
    %load/vec4 v0x5560a430a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5560a430b2a0_0;
    %load/vec4 v0x5560a430b360_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5560a430b1e0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5560a42e4130;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5560a4306fd0 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5560a4308200 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x5560a430b1e0 {0 0 0};
    %fork t_1, S_0x5560a42a7b20;
    %jmp t_0;
    .scope S_0x5560a42a7b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560a42be2c0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5560a42be2c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v0x5560a42be2c0_0, &A<v0x5560a4306fd0, v0x5560a42be2c0_0 > {0 0 0};
    %load/vec4 v0x5560a42be2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560a42be2c0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5560a42e4130;
t_0 %join;
    %vpi_call 2 16 "$display", "\012\012" {0 0 0};
    %fork t_3, S_0x5560a4303880;
    %jmp t_2;
    .scope S_0x5560a4303880;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560a4303a80_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5560a4303a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 19 "$display", "InstructionMemory [%2d] = 0x%h", v0x5560a4303a80_0, &A<v0x5560a4308200, v0x5560a4303a80_0 > {0 0 0};
    %load/vec4 v0x5560a4303a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560a4303a80_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x5560a42e4130;
t_2 %join;
    %vpi_call 2 21 "$display", "\012\012" {0 0 0};
    %fork t_5, S_0x5560a4303b60;
    %jmp t_4;
    .scope S_0x5560a4303b60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560a4303d40_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5560a4303d40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 24 "$display", "Register [%2d] = %d", v0x5560a4303d40_0, &A<v0x5560a430b1e0, v0x5560a4303d40_0 > {0 0 0};
    %load/vec4 v0x5560a4303d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560a4303d40_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5560a42e4130;
t_4 %join;
    %vpi_call 2 26 "$display", "\012\012" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5560a42e4130;
T_14 ;
    %wait E_0x5560a42a3d20;
    %fork t_7, S_0x5560a4303e20;
    %jmp t_6;
    .scope S_0x5560a4303e20;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560a4304000_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5560a4304000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 31 "$display", "Register [%2d] = %d", v0x5560a4304000_0, &A<v0x5560a430b1e0, v0x5560a4304000_0 > {0 0 0};
    %load/vec4 v0x5560a4304000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560a4304000_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x5560a42e4130;
t_6 %join;
    %vpi_call 2 33 "$display", "\012\012" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5560a42e4130;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a430cec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560a430cfb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560a430cfb0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5560a42e4130;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x5560a430cec0_0;
    %inv;
    %store/vec4 v0x5560a430cec0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
