<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Anvesh Monangi</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 0;
      padding: 0;
      background-color: #f4f4f4;
    }
    .container {
      width: 80%;
      margin: auto;
    }
    .header-row {
      display: flex;
      justify-content: space-between;
      align-items: center;
      background: #333;
      color: white;
      padding: 20px;
    }
    .header-row h1 {
      margin: 0;
    }
    ul {
      list-style: none;
      padding: 0;
    }
    ul li {
      display: inline;
      margin: 0 10px;
    }
    ul li a {
      color: white;
      text-decoration: none;
      font-weight: bold;
    }
    .row {
      padding: 40px;
      margin: 20px 0;
      background: white;
      border-radius: 8px;
      box-shadow: 0 4px 8px rgba(0,0,0,0.1);
    }
    h1, h2, h3 {
      margin-bottom: 10px;
    }
    .box {
      padding: 20px;
      margin: 10px;
    }
    .footer {
      text-align: center;
      padding: 10px;
      background: #333;
      color: white;
      margin-top: 20px;
    }
  </style>
</head>
<body>
  <div class="container">
    <div class="header-row">
      <div class="box"><h1>Anvesh Monangi</h1></div>
      <div class="box">
        <ul>
          <li><a href="#home">Home</a></li>
          <li><a href="#projects">Projects</a></li>
          <li><a href="#skills">Skills</a></li>
          <li><a href="#about">About</a></li>
          <li><a href="#contact">Contact</a></li>
        </ul>
      </div>
    </div>

    <div id="home" class="row">
      <h1>Design Verification Engineer</h1>
      <p>Experienced in ASIC Verification, UVM, System Verilog, and VCS. Passionate about functional verification and building robust testbenches.</p>
    </div>

    <div id="projects" class="row">
      <h1>Projects</h1>
      <div class="box">
        <h3>APB Protocol Implementation & Verification</h3>
        <p>Designed and verified APB protocol using SystemVerilog and UVM. Built testbenches and UVM components for SoC-level simulation using Synopsys VCS.</p>
      </div>
      <div class="box">
        <h3>Asynchronous FIFO Implementation</h3>
        <p>Implemented dual-clock FIFO with gray code counters. Verified functionality with comprehensive testbenches in SystemVerilog.</p>
      </div>
      <div class="box">
        <h3>SRAM Verification</h3>
        <p>Verified SRAM operations using UVM, including sequences for read, write, reset, and sleep functionalities.</p>
      </div>
    </div>

    <div id="skills" class="row">
      <h1>Skills</h1>
      <div class="box">
        <p><b>Languages:</b> Verilog, System Verilog</p>
        <p><b>Methodologies:</b> UVM</p>
        <p><b>Protocols:</b> I2C, AXI, APB</p>
        <p><b>Tools:</b> VCS,EDA Tools</p>
        <p><b>Scripting:</b> Linux Shell, TCL</p>
      </div>
    </div>

    <div id="about" class="row">
      <h1>About</h1>
      <p>VLSI Verification Engineer with hands-on experience in ASIC verification, functional testing, and testbench development 
using System Verilog, UVM, and VCS. Trained in VLSI design and verification methodologies with a strong grasp of digital 
logic. Quick learner with strong problem-solving skills and a collaborative mindset.</p>
    </div>

    <div id="contact" class="row">
      <h1>Contact</h1>
      <div class="box">
        <p><b>Email:</b> anveshmonangi@gmail.com</p>
        <p><b>Phone:</b> 7995218060</p>
        <p><b>LinkedIn:</b> <a href="https://www.linkedin.com/in/anvesh-monangi-0216a3227/">View Profile</a></p>
      </div>
    </div>

    <div class="footer">&copy; 2025 Anvesh Monangi. All rights reserved.</div>
  </div>
</body>
</html>
