/**
 * Copyright (c) 2021 Wavious LLC.
 *
 * SPDX-License-Identifier: GPL-3.0
 */
// MODULE DQ
// RANGE 0x03FF:0x0000
// WIDTH 32

#ifndef _DDR_DQ_CSR_H_
#define _DDR_DQ_CSR_H_

// Word Address 0x00000000 : DDR_DQ_TOP_CFG (RW)
#define DDR_DQ_TOP_CFG_WCS_SW_OVR__MSK                                                                       (  0x00000001 )
#define DDR_DQ_TOP_CFG_WCS_SW_OVR__SHFT                                                                      (  0x00000000 )
#define DDR_DQ_TOP_CFG_WCS_SW_OVR_VAL__MSK                                                                   (  0x00000002 )
#define DDR_DQ_TOP_CFG_WCS_SW_OVR_VAL__SHFT                                                                  (  0x00000001 )
#define DDR_DQ_TOP_CFG_RCS_SW_OVR__MSK                                                                       (  0x00000004 )
#define DDR_DQ_TOP_CFG_RCS_SW_OVR__SHFT                                                                      (  0x00000002 )
#define DDR_DQ_TOP_CFG_RCS_SW_OVR_VAL__MSK                                                                   (  0x00000008 )
#define DDR_DQ_TOP_CFG_RCS_SW_OVR_VAL__SHFT                                                                  (  0x00000003 )
#define DDR_DQ_TOP_CFG_FIFO_CLR__MSK                                                                         (  0x00000100 )
#define DDR_DQ_TOP_CFG_FIFO_CLR__SHFT                                                                        (  0x00000008 )
#define DDR_DQ_TOP_CFG_TRAINING_MODE__MSK                                                                    (  0x00000200 )
#define DDR_DQ_TOP_CFG_TRAINING_MODE__SHFT                                                                   (  0x00000009 )
#define DDR_DQ_TOP_CFG__ADR                                                                                  (  0x00000000 )
#define DDR_DQ_TOP_CFG__WIDTH                                                                                (  10 )
#define DDR_DQ_TOP_CFG__POR                                                                                  (  0x00000000 )
#define DDR_DQ_TOP_CFG__MSK                                                                                  (  0x0000030F )


// Word Address 0x00000004 : DDR_DQ_TOP_STA (R)
#define DDR_DQ_TOP_STA_WCS__MSK                                                                              (  0x00000001 )
#define DDR_DQ_TOP_STA_WCS__SHFT                                                                             (  0x00000000 )
#define DDR_DQ_TOP_STA_RCS__MSK                                                                              (  0x00000002 )
#define DDR_DQ_TOP_STA_RCS__SHFT                                                                             (  0x00000001 )
#define DDR_DQ_TOP_STA__ADR                                                                                  (  0x00000004 )
#define DDR_DQ_TOP_STA__WIDTH                                                                                (   2 )
#define DDR_DQ_TOP_STA__POR                                                                                  (  0x00000000 )
#define DDR_DQ_TOP_STA__MSK                                                                                  (  0x00000003 )


// Word Address 0x00000008 : DDR_DQ_DQ_RX_BSCAN_STA (R)
#define DDR_DQ_DQ_RX_BSCAN_STA_VAL__MSK                                                                      (  0x000001FF )
#define DDR_DQ_DQ_RX_BSCAN_STA_VAL__SHFT                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_BSCAN_STA__ADR                                                                          (  0x00000008 )
#define DDR_DQ_DQ_RX_BSCAN_STA__WIDTH                                                                        (   9 )
#define DDR_DQ_DQ_RX_BSCAN_STA__POR                                                                          (  0x00000000 )
#define DDR_DQ_DQ_RX_BSCAN_STA__MSK                                                                          (  0x000001FF )


// Word Address 0x0000000c : DDR_DQ_DQ_RX_M0_CFG (RW)
#define DDR_DQ_DQ_RX_M0_CFG_RGB_MODE__MSK                                                                    (  0x00000007 )
#define DDR_DQ_DQ_RX_M0_CFG_RGB_MODE__SHFT                                                                   (  0x00000000 )
#define DDR_DQ_DQ_RX_M0_CFG_FGB_MODE__MSK                                                                    (  0x000000F0 )
#define DDR_DQ_DQ_RX_M0_CFG_FGB_MODE__SHFT                                                                   (  0x00000004 )
#define DDR_DQ_DQ_RX_M0_CFG__ADR                                                                             (  0x0000000c )
#define DDR_DQ_DQ_RX_M0_CFG__WIDTH                                                                           (   8 )
#define DDR_DQ_DQ_RX_M0_CFG__POR                                                                             (  0x00000074 )
#define DDR_DQ_DQ_RX_M0_CFG__MSK                                                                             (  0x000000F7 )


// Word Address 0x00000010 : DDR_DQ_DQ_RX_M1_CFG (RW)
#define DDR_DQ_DQ_RX_M1_CFG_RGB_MODE__MSK                                                                    (  0x00000007 )
#define DDR_DQ_DQ_RX_M1_CFG_RGB_MODE__SHFT                                                                   (  0x00000000 )
#define DDR_DQ_DQ_RX_M1_CFG_FGB_MODE__MSK                                                                    (  0x000000F0 )
#define DDR_DQ_DQ_RX_M1_CFG_FGB_MODE__SHFT                                                                   (  0x00000004 )
#define DDR_DQ_DQ_RX_M1_CFG__ADR                                                                             (  0x00000010 )
#define DDR_DQ_DQ_RX_M1_CFG__WIDTH                                                                           (   8 )
#define DDR_DQ_DQ_RX_M1_CFG__POR                                                                             (  0x00000074 )
#define DDR_DQ_DQ_RX_M1_CFG__MSK                                                                             (  0x000000F7 )


// Word Address 0x00000014 : DDR_DQ_DQ_RX_IO_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_0_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_0_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_0__ADR                                                                     (  0x00000014 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_0__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_0__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_0__MSK                                                                     (  0x000000FF )


// Word Address 0x00000018 : DDR_DQ_DQ_RX_IO_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_1_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_1_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_1__ADR                                                                     (  0x00000018 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_1__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_1__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_1__MSK                                                                     (  0x000000FF )


// Word Address 0x0000001c : DDR_DQ_DQ_RX_IO_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_2_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_2_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_2__ADR                                                                     (  0x0000001c )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_2__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_2__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_2__MSK                                                                     (  0x000000FF )


// Word Address 0x00000020 : DDR_DQ_DQ_RX_IO_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_3_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_3_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_3__ADR                                                                     (  0x00000020 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_3__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_3__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_3__MSK                                                                     (  0x000000FF )


// Word Address 0x00000024 : DDR_DQ_DQ_RX_IO_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_4_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_4_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_4__ADR                                                                     (  0x00000024 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_4__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_4__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_4__MSK                                                                     (  0x000000FF )


// Word Address 0x00000028 : DDR_DQ_DQ_RX_IO_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_5_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_5_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_5__ADR                                                                     (  0x00000028 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_5__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_5__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_5__MSK                                                                     (  0x000000FF )


// Word Address 0x0000002c : DDR_DQ_DQ_RX_IO_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_6_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_6_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_6__ADR                                                                     (  0x0000002c )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_6__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_6__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_6__MSK                                                                     (  0x000000FF )


// Word Address 0x00000030 : DDR_DQ_DQ_RX_IO_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_7_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_7_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_7__ADR                                                                     (  0x00000030 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_7__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_7__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_7__MSK                                                                     (  0x000000FF )


// Word Address 0x00000034 : DDR_DQ_DQ_RX_IO_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_8_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_8_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_8__ADR                                                                     (  0x00000034 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_8__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_8__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R0_CFG_8__MSK                                                                     (  0x000000FF )


// Word Address 0x00000038 : DDR_DQ_DQ_RX_IO_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_0_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_0_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_0__ADR                                                                     (  0x00000038 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_0__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_0__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_0__MSK                                                                     (  0x000000FF )


// Word Address 0x0000003c : DDR_DQ_DQ_RX_IO_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_1_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_1_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_1__ADR                                                                     (  0x0000003c )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_1__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_1__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_1__MSK                                                                     (  0x000000FF )


// Word Address 0x00000040 : DDR_DQ_DQ_RX_IO_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_2_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_2_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_2__ADR                                                                     (  0x00000040 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_2__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_2__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_2__MSK                                                                     (  0x000000FF )


// Word Address 0x00000044 : DDR_DQ_DQ_RX_IO_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_3_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_3_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_3__ADR                                                                     (  0x00000044 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_3__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_3__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_3__MSK                                                                     (  0x000000FF )


// Word Address 0x00000048 : DDR_DQ_DQ_RX_IO_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_4_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_4_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_4__ADR                                                                     (  0x00000048 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_4__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_4__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_4__MSK                                                                     (  0x000000FF )


// Word Address 0x0000004c : DDR_DQ_DQ_RX_IO_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_5_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_5_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_5__ADR                                                                     (  0x0000004c )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_5__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_5__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_5__MSK                                                                     (  0x000000FF )


// Word Address 0x00000050 : DDR_DQ_DQ_RX_IO_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_6_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_6_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_6__ADR                                                                     (  0x00000050 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_6__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_6__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_6__MSK                                                                     (  0x000000FF )


// Word Address 0x00000054 : DDR_DQ_DQ_RX_IO_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_7_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_7_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_7__ADR                                                                     (  0x00000054 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_7__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_7__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_7__MSK                                                                     (  0x000000FF )


// Word Address 0x00000058 : DDR_DQ_DQ_RX_IO_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_8_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_8_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_8__ADR                                                                     (  0x00000058 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_8__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_8__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M0_R1_CFG_8__MSK                                                                     (  0x000000FF )


// Word Address 0x0000005c : DDR_DQ_DQ_RX_IO_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_0_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_0_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_0__ADR                                                                     (  0x0000005c )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_0__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_0__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_0__MSK                                                                     (  0x000000FF )


// Word Address 0x00000060 : DDR_DQ_DQ_RX_IO_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_1_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_1_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_1__ADR                                                                     (  0x00000060 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_1__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_1__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_1__MSK                                                                     (  0x000000FF )


// Word Address 0x00000064 : DDR_DQ_DQ_RX_IO_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_2_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_2_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_2__ADR                                                                     (  0x00000064 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_2__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_2__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_2__MSK                                                                     (  0x000000FF )


// Word Address 0x00000068 : DDR_DQ_DQ_RX_IO_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_3_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_3_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_3__ADR                                                                     (  0x00000068 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_3__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_3__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_3__MSK                                                                     (  0x000000FF )


// Word Address 0x0000006c : DDR_DQ_DQ_RX_IO_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_4_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_4_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_4__ADR                                                                     (  0x0000006c )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_4__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_4__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_4__MSK                                                                     (  0x000000FF )


// Word Address 0x00000070 : DDR_DQ_DQ_RX_IO_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_5_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_5_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_5__ADR                                                                     (  0x00000070 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_5__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_5__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_5__MSK                                                                     (  0x000000FF )


// Word Address 0x00000074 : DDR_DQ_DQ_RX_IO_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_6_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_6_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_6__ADR                                                                     (  0x00000074 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_6__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_6__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_6__MSK                                                                     (  0x000000FF )


// Word Address 0x00000078 : DDR_DQ_DQ_RX_IO_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_7_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_7_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_7__ADR                                                                     (  0x00000078 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_7__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_7__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_7__MSK                                                                     (  0x000000FF )


// Word Address 0x0000007c : DDR_DQ_DQ_RX_IO_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_8_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_8_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_8__ADR                                                                     (  0x0000007c )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_8__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_8__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R0_CFG_8__MSK                                                                     (  0x000000FF )


// Word Address 0x00000080 : DDR_DQ_DQ_RX_IO_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_0_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_0_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_0__ADR                                                                     (  0x00000080 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_0__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_0__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_0__MSK                                                                     (  0x000000FF )


// Word Address 0x00000084 : DDR_DQ_DQ_RX_IO_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_1_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_1_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_1__ADR                                                                     (  0x00000084 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_1__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_1__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_1__MSK                                                                     (  0x000000FF )


// Word Address 0x00000088 : DDR_DQ_DQ_RX_IO_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_2_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_2_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_2__ADR                                                                     (  0x00000088 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_2__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_2__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_2__MSK                                                                     (  0x000000FF )


// Word Address 0x0000008c : DDR_DQ_DQ_RX_IO_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_3_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_3_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_3__ADR                                                                     (  0x0000008c )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_3__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_3__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_3__MSK                                                                     (  0x000000FF )


// Word Address 0x00000090 : DDR_DQ_DQ_RX_IO_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_4_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_4_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_4__ADR                                                                     (  0x00000090 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_4__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_4__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_4__MSK                                                                     (  0x000000FF )


// Word Address 0x00000094 : DDR_DQ_DQ_RX_IO_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_5_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_5_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_5__ADR                                                                     (  0x00000094 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_5__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_5__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_5__MSK                                                                     (  0x000000FF )


// Word Address 0x00000098 : DDR_DQ_DQ_RX_IO_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_6_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_6_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_6__ADR                                                                     (  0x00000098 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_6__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_6__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_6__MSK                                                                     (  0x000000FF )


// Word Address 0x0000009c : DDR_DQ_DQ_RX_IO_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_7_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_7_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_7__ADR                                                                     (  0x0000009c )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_7__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_7__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_7__MSK                                                                     (  0x000000FF )


// Word Address 0x000000a0 : DDR_DQ_DQ_RX_IO_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_8_RESERVED__MSK                                                            (  0x000000FF )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_8_RESERVED__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_8__ADR                                                                     (  0x000000a0 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_8__WIDTH                                                                   (   8 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_8__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_M1_R1_CFG_8__MSK                                                                     (  0x000000FF )


// Word Address 0x000000a4 : DDR_DQ_DQ_RX_IO_STA (R)
#define DDR_DQ_DQ_RX_IO_STA_CORE_IG__MSK                                                                     (  0xFFFFFFFF )
#define DDR_DQ_DQ_RX_IO_STA_CORE_IG__SHFT                                                                    (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_STA__ADR                                                                             (  0x000000a4 )
#define DDR_DQ_DQ_RX_IO_STA__WIDTH                                                                           (  32 )
#define DDR_DQ_DQ_RX_IO_STA__POR                                                                             (  0x00000000 )
#define DDR_DQ_DQ_RX_IO_STA__MSK                                                                             (  0xFFFFFFFF )


// Word Address 0x000000a8 : DDR_DQ_DQ_RX_SA_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0__ADR                                                                     (  0x000000a8 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_0__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000ac : DDR_DQ_DQ_RX_SA_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1__ADR                                                                     (  0x000000ac )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_1__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000b0 : DDR_DQ_DQ_RX_SA_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2__ADR                                                                     (  0x000000b0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_2__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000b4 : DDR_DQ_DQ_RX_SA_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3__ADR                                                                     (  0x000000b4 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_3__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000b8 : DDR_DQ_DQ_RX_SA_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4__ADR                                                                     (  0x000000b8 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_4__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000bc : DDR_DQ_DQ_RX_SA_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5__ADR                                                                     (  0x000000bc )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_5__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000c0 : DDR_DQ_DQ_RX_SA_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6__ADR                                                                     (  0x000000c0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_6__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000c4 : DDR_DQ_DQ_RX_SA_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7__ADR                                                                     (  0x000000c4 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_7__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000c8 : DDR_DQ_DQ_RX_SA_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8__ADR                                                                     (  0x000000c8 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R0_CFG_8__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000cc : DDR_DQ_DQ_RX_SA_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0__ADR                                                                     (  0x000000cc )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_0__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000d0 : DDR_DQ_DQ_RX_SA_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1__ADR                                                                     (  0x000000d0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_1__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000d4 : DDR_DQ_DQ_RX_SA_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2__ADR                                                                     (  0x000000d4 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_2__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000d8 : DDR_DQ_DQ_RX_SA_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3__ADR                                                                     (  0x000000d8 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_3__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000dc : DDR_DQ_DQ_RX_SA_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4__ADR                                                                     (  0x000000dc )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_4__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000e0 : DDR_DQ_DQ_RX_SA_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5__ADR                                                                     (  0x000000e0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_5__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000e4 : DDR_DQ_DQ_RX_SA_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6__ADR                                                                     (  0x000000e4 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_6__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000e8 : DDR_DQ_DQ_RX_SA_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7__ADR                                                                     (  0x000000e8 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_7__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000ec : DDR_DQ_DQ_RX_SA_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8__ADR                                                                     (  0x000000ec )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M0_R1_CFG_8__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000f0 : DDR_DQ_DQ_RX_SA_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0__ADR                                                                     (  0x000000f0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_0__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000f4 : DDR_DQ_DQ_RX_SA_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1__ADR                                                                     (  0x000000f4 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_1__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000f8 : DDR_DQ_DQ_RX_SA_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2__ADR                                                                     (  0x000000f8 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_2__MSK                                                                     (  0x000FFFFF )


// Word Address 0x000000fc : DDR_DQ_DQ_RX_SA_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3__ADR                                                                     (  0x000000fc )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_3__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000100 : DDR_DQ_DQ_RX_SA_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4__ADR                                                                     (  0x00000100 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_4__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000104 : DDR_DQ_DQ_RX_SA_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5__ADR                                                                     (  0x00000104 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_5__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000108 : DDR_DQ_DQ_RX_SA_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6__ADR                                                                     (  0x00000108 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_6__MSK                                                                     (  0x000FFFFF )


// Word Address 0x0000010c : DDR_DQ_DQ_RX_SA_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7__ADR                                                                     (  0x0000010c )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_7__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000110 : DDR_DQ_DQ_RX_SA_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8__ADR                                                                     (  0x00000110 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R0_CFG_8__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000114 : DDR_DQ_DQ_RX_SA_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0__ADR                                                                     (  0x00000114 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_0__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000118 : DDR_DQ_DQ_RX_SA_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1__ADR                                                                     (  0x00000118 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_1__MSK                                                                     (  0x000FFFFF )


// Word Address 0x0000011c : DDR_DQ_DQ_RX_SA_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2__ADR                                                                     (  0x0000011c )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_2__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000120 : DDR_DQ_DQ_RX_SA_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3__ADR                                                                     (  0x00000120 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_3__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000124 : DDR_DQ_DQ_RX_SA_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4__ADR                                                                     (  0x00000124 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_4__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000128 : DDR_DQ_DQ_RX_SA_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5__ADR                                                                     (  0x00000128 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_5__MSK                                                                     (  0x000FFFFF )


// Word Address 0x0000012c : DDR_DQ_DQ_RX_SA_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6__ADR                                                                     (  0x0000012c )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_6__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000130 : DDR_DQ_DQ_RX_SA_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7__ADR                                                                     (  0x00000130 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_7__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000134 : DDR_DQ_DQ_RX_SA_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_CODE_0__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_CODE_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_CODE_90__MSK                                                         (  0x000000F0 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_CODE_90__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_CODE_180__MSK                                                        (  0x00000F00 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_CODE_180__SHFT                                                       (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_CODE_270__MSK                                                        (  0x0000F000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_CODE_270__SHFT                                                       (  0x0000000C )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_DIR_0__MSK                                                           (  0x00010000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_DIR_0__SHFT                                                          (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_DIR_90__MSK                                                          (  0x00020000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_DIR_90__SHFT                                                         (  0x00000011 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_DIR_180__MSK                                                         (  0x00040000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_DIR_180__SHFT                                                        (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_DIR_270__MSK                                                         (  0x00080000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8_CAL_DIR_270__SHFT                                                        (  0x00000013 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8__ADR                                                                     (  0x00000134 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8__WIDTH                                                                   (  20 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8__POR                                                                     (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_M1_R1_CFG_8__MSK                                                                     (  0x000FFFFF )


// Word Address 0x00000138 : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0__ADR                                                                 (  0x00000138 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_0__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x0000013c : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1__ADR                                                                 (  0x0000013c )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_1__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000140 : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2__ADR                                                                 (  0x00000140 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_2__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000144 : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3__ADR                                                                 (  0x00000144 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_3__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000148 : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4__ADR                                                                 (  0x00000148 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_4__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x0000014c : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5__ADR                                                                 (  0x0000014c )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_5__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000150 : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6__ADR                                                                 (  0x00000150 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_6__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000154 : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7__ADR                                                                 (  0x00000154 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_7__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000158 : DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8__ADR                                                                 (  0x00000158 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R0_CFG_8__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x0000015c : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0__ADR                                                                 (  0x0000015c )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_0__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000160 : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1__ADR                                                                 (  0x00000160 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_1__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000164 : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2__ADR                                                                 (  0x00000164 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_2__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000168 : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3__ADR                                                                 (  0x00000168 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_3__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x0000016c : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4__ADR                                                                 (  0x0000016c )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_4__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000170 : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5__ADR                                                                 (  0x00000170 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_5__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000174 : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6__ADR                                                                 (  0x00000174 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_6__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000178 : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7__ADR                                                                 (  0x00000178 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_7__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x0000017c : DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8__ADR                                                                 (  0x0000017c )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M0_R1_CFG_8__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000180 : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0__ADR                                                                 (  0x00000180 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_0__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000184 : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1__ADR                                                                 (  0x00000184 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_1__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000188 : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2__ADR                                                                 (  0x00000188 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_2__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x0000018c : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3__ADR                                                                 (  0x0000018c )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_3__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000190 : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4__ADR                                                                 (  0x00000190 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_4__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000194 : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5__ADR                                                                 (  0x00000194 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_5__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x00000198 : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6__ADR                                                                 (  0x00000198 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_6__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x0000019c : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7__ADR                                                                 (  0x0000019c )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_7__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001a0 : DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8__ADR                                                                 (  0x000001a0 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R0_CFG_8__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001a4 : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0__ADR                                                                 (  0x000001a4 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_0__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001a8 : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1__ADR                                                                 (  0x000001a8 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_1__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001ac : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2__ADR                                                                 (  0x000001ac )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_2__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001b0 : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3__ADR                                                                 (  0x000001b0 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_3__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001b4 : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4__ADR                                                                 (  0x000001b4 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_4__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001b8 : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5__ADR                                                                 (  0x000001b8 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_5__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001bc : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6__ADR                                                                 (  0x000001bc )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_6__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001c0 : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7__ADR                                                                 (  0x000001c0 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_7__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001c4 : DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_GEAR_0__MSK                                                          (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_GEAR_0__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_CTRL_0__MSK                                                          (  0x000000FC )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_CTRL_0__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_GEAR_90__MSK                                                         (  0x00000300 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_GEAR_90__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_CTRL_90__MSK                                                         (  0x0000FC00 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_CTRL_90__SHFT                                                        (  0x0000000A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_GEAR_180__MSK                                                        (  0x00030000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_GEAR_180__SHFT                                                       (  0x00000010 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_CTRL_180__MSK                                                        (  0x00FC0000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_CTRL_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_GEAR_270__MSK                                                        (  0x03000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_GEAR_270__SHFT                                                       (  0x00000018 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_CTRL_270__MSK                                                        (  0xFC000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8_CTRL_270__SHFT                                                       (  0x0000001A )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8__ADR                                                                 (  0x000001c4 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8__WIDTH                                                               (  32 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8__POR                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_DLY_M1_R1_CFG_8__MSK                                                                 (  0xFFFFFFFF )


// Word Address 0x000001c8 : DDR_DQ_DQ_RX_SA_STA_0 (R)
#define DDR_DQ_DQ_RX_SA_STA_0_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_0_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_0_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_0_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_0_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_0_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_0_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_0_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_0__ADR                                                                           (  0x000001c8 )
#define DDR_DQ_DQ_RX_SA_STA_0__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_0__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_0__MSK                                                                           (  0x0000000F )


// Word Address 0x000001cc : DDR_DQ_DQ_RX_SA_STA_1 (R)
#define DDR_DQ_DQ_RX_SA_STA_1_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_1_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_1_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_1_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_1_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_1_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_1_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_1_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_1__ADR                                                                           (  0x000001cc )
#define DDR_DQ_DQ_RX_SA_STA_1__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_1__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_1__MSK                                                                           (  0x0000000F )


// Word Address 0x000001d0 : DDR_DQ_DQ_RX_SA_STA_2 (R)
#define DDR_DQ_DQ_RX_SA_STA_2_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_2_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_2_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_2_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_2_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_2_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_2_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_2_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_2__ADR                                                                           (  0x000001d0 )
#define DDR_DQ_DQ_RX_SA_STA_2__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_2__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_2__MSK                                                                           (  0x0000000F )


// Word Address 0x000001d4 : DDR_DQ_DQ_RX_SA_STA_3 (R)
#define DDR_DQ_DQ_RX_SA_STA_3_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_3_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_3_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_3_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_3_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_3_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_3_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_3_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_3__ADR                                                                           (  0x000001d4 )
#define DDR_DQ_DQ_RX_SA_STA_3__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_3__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_3__MSK                                                                           (  0x0000000F )


// Word Address 0x000001d8 : DDR_DQ_DQ_RX_SA_STA_4 (R)
#define DDR_DQ_DQ_RX_SA_STA_4_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_4_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_4_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_4_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_4_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_4_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_4_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_4_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_4__ADR                                                                           (  0x000001d8 )
#define DDR_DQ_DQ_RX_SA_STA_4__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_4__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_4__MSK                                                                           (  0x0000000F )


// Word Address 0x000001dc : DDR_DQ_DQ_RX_SA_STA_5 (R)
#define DDR_DQ_DQ_RX_SA_STA_5_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_5_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_5_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_5_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_5_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_5_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_5_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_5_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_5__ADR                                                                           (  0x000001dc )
#define DDR_DQ_DQ_RX_SA_STA_5__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_5__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_5__MSK                                                                           (  0x0000000F )


// Word Address 0x000001e0 : DDR_DQ_DQ_RX_SA_STA_6 (R)
#define DDR_DQ_DQ_RX_SA_STA_6_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_6_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_6_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_6_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_6_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_6_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_6_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_6_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_6__ADR                                                                           (  0x000001e0 )
#define DDR_DQ_DQ_RX_SA_STA_6__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_6__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_6__MSK                                                                           (  0x0000000F )


// Word Address 0x000001e4 : DDR_DQ_DQ_RX_SA_STA_7 (R)
#define DDR_DQ_DQ_RX_SA_STA_7_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_7_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_7_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_7_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_7_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_7_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_7_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_7_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_7__ADR                                                                           (  0x000001e4 )
#define DDR_DQ_DQ_RX_SA_STA_7__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_7__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_7__MSK                                                                           (  0x0000000F )


// Word Address 0x000001e8 : DDR_DQ_DQ_RX_SA_STA_8 (R)
#define DDR_DQ_DQ_RX_SA_STA_8_SA_OUT_0__MSK                                                                  (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_8_SA_OUT_0__SHFT                                                                 (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_8_SA_OUT_90__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_8_SA_OUT_90__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQ_RX_SA_STA_8_SA_OUT_180__MSK                                                                (  0x00000004 )
#define DDR_DQ_DQ_RX_SA_STA_8_SA_OUT_180__SHFT                                                               (  0x00000002 )
#define DDR_DQ_DQ_RX_SA_STA_8_SA_OUT_270__MSK                                                                (  0x00000008 )
#define DDR_DQ_DQ_RX_SA_STA_8_SA_OUT_270__SHFT                                                               (  0x00000003 )
#define DDR_DQ_DQ_RX_SA_STA_8__ADR                                                                           (  0x000001e8 )
#define DDR_DQ_DQ_RX_SA_STA_8__WIDTH                                                                         (   4 )
#define DDR_DQ_DQ_RX_SA_STA_8__POR                                                                           (  0x00000000 )
#define DDR_DQ_DQ_RX_SA_STA_8__MSK                                                                           (  0x0000000F )


// Word Address 0x000001ec : DDR_DQ_DQ_TX_BSCAN_CFG (RW)
#define DDR_DQ_DQ_TX_BSCAN_CFG_VAL__MSK                                                                      (  0x000001FF )
#define DDR_DQ_DQ_TX_BSCAN_CFG_VAL__SHFT                                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_BSCAN_CFG__ADR                                                                          (  0x000001ec )
#define DDR_DQ_DQ_TX_BSCAN_CFG__WIDTH                                                                        (   9 )
#define DDR_DQ_DQ_TX_BSCAN_CFG__POR                                                                          (  0x00000000 )
#define DDR_DQ_DQ_TX_BSCAN_CFG__MSK                                                                          (  0x000001FF )


// Word Address 0x000001f0 : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_0_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_0_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_0__ADR                                                                (  0x000001f0 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_0__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_0__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_0__MSK                                                                (  0x0000003F )


// Word Address 0x000001f4 : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_1_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_1_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_1__ADR                                                                (  0x000001f4 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_1__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_1__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_1__MSK                                                                (  0x0000003F )


// Word Address 0x000001f8 : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_2_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_2_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_2__ADR                                                                (  0x000001f8 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_2__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_2__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_2__MSK                                                                (  0x0000003F )


// Word Address 0x000001fc : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_3_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_3_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_3__ADR                                                                (  0x000001fc )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_3__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_3__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_3__MSK                                                                (  0x0000003F )


// Word Address 0x00000200 : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_4_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_4_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_4__ADR                                                                (  0x00000200 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_4__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_4__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_4__MSK                                                                (  0x0000003F )


// Word Address 0x00000204 : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_5_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_5_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_5__ADR                                                                (  0x00000204 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_5__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_5__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_5__MSK                                                                (  0x0000003F )


// Word Address 0x00000208 : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_6_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_6_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_6__ADR                                                                (  0x00000208 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_6__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_6__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_6__MSK                                                                (  0x0000003F )


// Word Address 0x0000020c : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_7_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_7_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_7__ADR                                                                (  0x0000020c )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_7__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_7__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_7__MSK                                                                (  0x0000003F )


// Word Address 0x00000210 : DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_8_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_8_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_8__ADR                                                                (  0x00000210 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_8__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_8__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M0_CFG_8__MSK                                                                (  0x0000003F )


// Word Address 0x00000214 : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_0_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_0_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_0__ADR                                                                (  0x00000214 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_0__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_0__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_0__MSK                                                                (  0x0000003F )


// Word Address 0x00000218 : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_1_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_1_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_1__ADR                                                                (  0x00000218 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_1__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_1__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_1__MSK                                                                (  0x0000003F )


// Word Address 0x0000021c : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_2_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_2_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_2__ADR                                                                (  0x0000021c )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_2__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_2__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_2__MSK                                                                (  0x0000003F )


// Word Address 0x00000220 : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_3_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_3_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_3__ADR                                                                (  0x00000220 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_3__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_3__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_3__MSK                                                                (  0x0000003F )


// Word Address 0x00000224 : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_4_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_4_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_4__ADR                                                                (  0x00000224 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_4__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_4__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_4__MSK                                                                (  0x0000003F )


// Word Address 0x00000228 : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_5_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_5_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_5__ADR                                                                (  0x00000228 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_5__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_5__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_5__MSK                                                                (  0x0000003F )


// Word Address 0x0000022c : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_6_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_6_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_6__ADR                                                                (  0x0000022c )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_6__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_6__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_6__MSK                                                                (  0x0000003F )


// Word Address 0x00000230 : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_7_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_7_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_7__ADR                                                                (  0x00000230 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_7__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_7__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_7__MSK                                                                (  0x0000003F )


// Word Address 0x00000234 : DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_8_EGRESS_MODE__MSK                                                    (  0x0000003F )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_8_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_8__ADR                                                                (  0x00000234 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_8__WIDTH                                                              (   6 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_8__POR                                                                (  0x00000001 )
#define DDR_DQ_DQ_TX_EGRESS_ANA_M1_CFG_8__MSK                                                                (  0x0000003F )


// Word Address 0x00000238 : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_0_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_0_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_0__ADR                                                                (  0x00000238 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_0__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_0__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_0__MSK                                                                (  0x0000007F )


// Word Address 0x0000023c : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_1_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_1_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_1__ADR                                                                (  0x0000023c )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_1__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_1__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_1__MSK                                                                (  0x0000007F )


// Word Address 0x00000240 : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_2_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_2_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_2__ADR                                                                (  0x00000240 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_2__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_2__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_2__MSK                                                                (  0x0000007F )


// Word Address 0x00000244 : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_3_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_3_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_3__ADR                                                                (  0x00000244 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_3__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_3__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_3__MSK                                                                (  0x0000007F )


// Word Address 0x00000248 : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_4_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_4_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_4__ADR                                                                (  0x00000248 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_4__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_4__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_4__MSK                                                                (  0x0000007F )


// Word Address 0x0000024c : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_5_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_5_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_5__ADR                                                                (  0x0000024c )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_5__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_5__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_5__MSK                                                                (  0x0000007F )


// Word Address 0x00000250 : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_6_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_6_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_6__ADR                                                                (  0x00000250 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_6__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_6__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_6__MSK                                                                (  0x0000007F )


// Word Address 0x00000254 : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_7_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_7_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_7__ADR                                                                (  0x00000254 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_7__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_7__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_7__MSK                                                                (  0x0000007F )


// Word Address 0x00000258 : DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_8_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_8_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_8__ADR                                                                (  0x00000258 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_8__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_8__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M0_CFG_8__MSK                                                                (  0x0000007F )


// Word Address 0x0000025c : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_0_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_0_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_0__ADR                                                                (  0x0000025c )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_0__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_0__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_0__MSK                                                                (  0x0000007F )


// Word Address 0x00000260 : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_1_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_1_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_1__ADR                                                                (  0x00000260 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_1__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_1__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_1__MSK                                                                (  0x0000007F )


// Word Address 0x00000264 : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_2_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_2_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_2__ADR                                                                (  0x00000264 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_2__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_2__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_2__MSK                                                                (  0x0000007F )


// Word Address 0x00000268 : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_3_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_3_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_3__ADR                                                                (  0x00000268 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_3__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_3__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_3__MSK                                                                (  0x0000007F )


// Word Address 0x0000026c : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_4_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_4_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_4__ADR                                                                (  0x0000026c )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_4__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_4__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_4__MSK                                                                (  0x0000007F )


// Word Address 0x00000270 : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_5_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_5_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_5__ADR                                                                (  0x00000270 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_5__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_5__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_5__MSK                                                                (  0x0000007F )


// Word Address 0x00000274 : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_6_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_6_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_6__ADR                                                                (  0x00000274 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_6__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_6__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_6__MSK                                                                (  0x0000007F )


// Word Address 0x00000278 : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_7_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_7_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_7__ADR                                                                (  0x00000278 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_7__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_7__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_7__MSK                                                                (  0x0000007F )


// Word Address 0x0000027c : DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_8_EGRESS_MODE__MSK                                                    (  0x0000007F )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_8_EGRESS_MODE__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_8__ADR                                                                (  0x0000027c )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_8__WIDTH                                                              (   7 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_8__POR                                                                (  0x00000002 )
#define DDR_DQ_DQ_TX_EGRESS_DIG_M1_CFG_8__MSK                                                                (  0x0000007F )


// Word Address 0x00000280 : DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG (RW)
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG_CODE__MSK                                                              (  0x0000003F )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG_CODE__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG_GEAR__MSK                                                              (  0x000003C0 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG_XCPL__MSK                                                              (  0x00003C00 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG_XCPL__SHFT                                                             (  0x0000000A )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG_EN__MSK                                                                (  0x00004000 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG_EN__SHFT                                                               (  0x0000000E )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG__ADR                                                                   (  0x00000280 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG__WIDTH                                                                 (  15 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG__POR                                                                   (  0x00000040 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R0_CFG__MSK                                                                   (  0x00007FFF )


// Word Address 0x00000284 : DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG (RW)
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG_CODE__MSK                                                              (  0x0000003F )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG_CODE__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG_GEAR__MSK                                                              (  0x000003C0 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG_XCPL__MSK                                                              (  0x00003C00 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG_XCPL__SHFT                                                             (  0x0000000A )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG_EN__MSK                                                                (  0x00004000 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG_EN__SHFT                                                               (  0x0000000E )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG__ADR                                                                   (  0x00000284 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG__WIDTH                                                                 (  15 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG__POR                                                                   (  0x00000040 )
#define DDR_DQ_DQ_TX_ODR_PI_M0_R1_CFG__MSK                                                                   (  0x00007FFF )


// Word Address 0x00000288 : DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG (RW)
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG_CODE__MSK                                                              (  0x0000003F )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG_CODE__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG_GEAR__MSK                                                              (  0x000003C0 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG_XCPL__MSK                                                              (  0x00003C00 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG_XCPL__SHFT                                                             (  0x0000000A )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG_EN__MSK                                                                (  0x00004000 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG_EN__SHFT                                                               (  0x0000000E )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG__ADR                                                                   (  0x00000288 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG__WIDTH                                                                 (  15 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG__POR                                                                   (  0x00000040 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R0_CFG__MSK                                                                   (  0x00007FFF )


// Word Address 0x0000028c : DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG (RW)
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG_CODE__MSK                                                              (  0x0000003F )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG_CODE__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG_GEAR__MSK                                                              (  0x000003C0 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG_XCPL__MSK                                                              (  0x00003C00 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG_XCPL__SHFT                                                             (  0x0000000A )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG_EN__MSK                                                                (  0x00004000 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG_EN__SHFT                                                               (  0x0000000E )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG__ADR                                                                   (  0x0000028c )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG__WIDTH                                                                 (  15 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG__POR                                                                   (  0x00000040 )
#define DDR_DQ_DQ_TX_ODR_PI_M1_R1_CFG__MSK                                                                   (  0x00007FFF )


// Word Address 0x00000290 : DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG (RW)
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG__ADR                                                                 (  0x00000290 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R0_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x00000294 : DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG (RW)
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG__ADR                                                                 (  0x00000294 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M0_R1_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x00000298 : DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG (RW)
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG__ADR                                                                 (  0x00000298 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R0_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x0000029c : DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG (RW)
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG__ADR                                                                 (  0x0000029c )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_QDR_PI_0_M1_R1_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002a0 : DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG (RW)
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG__ADR                                                                 (  0x000002a0 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R0_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002a4 : DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG (RW)
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG__ADR                                                                 (  0x000002a4 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M0_R1_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002a8 : DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG (RW)
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG__ADR                                                                 (  0x000002a8 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R0_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002ac : DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG (RW)
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG__ADR                                                                 (  0x000002ac )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_QDR_PI_1_M1_R1_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002b0 : DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG (RW)
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG__ADR                                                                 (  0x000002b0 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R0_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002b4 : DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG (RW)
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG__ADR                                                                 (  0x000002b4 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M0_R1_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002b8 : DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG (RW)
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG__ADR                                                                 (  0x000002b8 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R0_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002bc : DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG (RW)
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG__ADR                                                                 (  0x000002bc )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_DDR_PI_0_M1_R1_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002c0 : DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG (RW)
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG__ADR                                                                 (  0x000002c0 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R0_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002c4 : DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG (RW)
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG__ADR                                                                 (  0x000002c4 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M0_R1_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002c8 : DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG (RW)
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG__ADR                                                                 (  0x000002c8 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R0_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002cc : DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG (RW)
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG_CODE__MSK                                                            (  0x0000003F )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG_CODE__SHFT                                                           (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG_GEAR__MSK                                                            (  0x000003C0 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG_GEAR__SHFT                                                           (  0x00000006 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG_XCPL__MSK                                                            (  0x00003C00 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG_XCPL__SHFT                                                           (  0x0000000A )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG_EN__MSK                                                              (  0x00004000 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG_EN__SHFT                                                             (  0x0000000E )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG__ADR                                                                 (  0x000002cc )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG__WIDTH                                                               (  15 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG__POR                                                                 (  0x00000040 )
#define DDR_DQ_DQ_TX_DDR_PI_1_M1_R1_CFG__MSK                                                                 (  0x00007FFF )


// Word Address 0x000002d0 : DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG (RW)
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG_CODE__MSK                                                               (  0x0000003F )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG_CODE__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG_GEAR__MSK                                                               (  0x000003C0 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG_GEAR__SHFT                                                              (  0x00000006 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG_XCPL__MSK                                                               (  0x00003C00 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG_XCPL__SHFT                                                              (  0x0000000A )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG_EN__MSK                                                                 (  0x00004000 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG_EN__SHFT                                                                (  0x0000000E )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG__ADR                                                                    (  0x000002d0 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG__WIDTH                                                                  (  15 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG__POR                                                                    (  0x00000040 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R0_CFG__MSK                                                                    (  0x00007FFF )


// Word Address 0x000002d4 : DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG (RW)
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG_CODE__MSK                                                               (  0x0000003F )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG_CODE__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG_GEAR__MSK                                                               (  0x000003C0 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG_GEAR__SHFT                                                              (  0x00000006 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG_XCPL__MSK                                                               (  0x00003C00 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG_XCPL__SHFT                                                              (  0x0000000A )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG_EN__MSK                                                                 (  0x00004000 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG_EN__SHFT                                                                (  0x0000000E )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG__ADR                                                                    (  0x000002d4 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG__WIDTH                                                                  (  15 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG__POR                                                                    (  0x00000040 )
#define DDR_DQ_DQ_TX_PI_RT_M0_R1_CFG__MSK                                                                    (  0x00007FFF )


// Word Address 0x000002d8 : DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG (RW)
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG_CODE__MSK                                                               (  0x0000003F )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG_CODE__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG_GEAR__MSK                                                               (  0x000003C0 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG_GEAR__SHFT                                                              (  0x00000006 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG_XCPL__MSK                                                               (  0x00003C00 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG_XCPL__SHFT                                                              (  0x0000000A )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG_EN__MSK                                                                 (  0x00004000 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG_EN__SHFT                                                                (  0x0000000E )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG__ADR                                                                    (  0x000002d8 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG__WIDTH                                                                  (  15 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG__POR                                                                    (  0x00000040 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R0_CFG__MSK                                                                    (  0x00007FFF )


// Word Address 0x000002dc : DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG (RW)
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG_CODE__MSK                                                               (  0x0000003F )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG_CODE__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG_GEAR__MSK                                                               (  0x000003C0 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG_GEAR__SHFT                                                              (  0x00000006 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG_XCPL__MSK                                                               (  0x00003C00 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG_XCPL__SHFT                                                              (  0x0000000A )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG_EN__MSK                                                                 (  0x00004000 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG_EN__SHFT                                                                (  0x0000000E )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG__ADR                                                                    (  0x000002dc )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG__WIDTH                                                                  (  15 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG__POR                                                                    (  0x00000040 )
#define DDR_DQ_DQ_TX_PI_RT_M1_R1_CFG__MSK                                                                    (  0x00007FFF )


// Word Address 0x000002e0 : DDR_DQ_DQ_TX_RT_M0_R0_CFG (RW)
#define DDR_DQ_DQ_TX_RT_M0_R0_CFG_PIPE_EN__MSK                                                               (  0x000001FF )
#define DDR_DQ_DQ_TX_RT_M0_R0_CFG_PIPE_EN__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_RT_M0_R0_CFG__ADR                                                                       (  0x000002e0 )
#define DDR_DQ_DQ_TX_RT_M0_R0_CFG__WIDTH                                                                     (   9 )
#define DDR_DQ_DQ_TX_RT_M0_R0_CFG__POR                                                                       (  0x00000000 )
#define DDR_DQ_DQ_TX_RT_M0_R0_CFG__MSK                                                                       (  0x000001FF )


// Word Address 0x000002e4 : DDR_DQ_DQ_TX_RT_M0_R1_CFG (RW)
#define DDR_DQ_DQ_TX_RT_M0_R1_CFG_PIPE_EN__MSK                                                               (  0x000001FF )
#define DDR_DQ_DQ_TX_RT_M0_R1_CFG_PIPE_EN__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_RT_M0_R1_CFG__ADR                                                                       (  0x000002e4 )
#define DDR_DQ_DQ_TX_RT_M0_R1_CFG__WIDTH                                                                     (   9 )
#define DDR_DQ_DQ_TX_RT_M0_R1_CFG__POR                                                                       (  0x00000000 )
#define DDR_DQ_DQ_TX_RT_M0_R1_CFG__MSK                                                                       (  0x000001FF )


// Word Address 0x000002e8 : DDR_DQ_DQ_TX_RT_M1_R0_CFG (RW)
#define DDR_DQ_DQ_TX_RT_M1_R0_CFG_PIPE_EN__MSK                                                               (  0x000001FF )
#define DDR_DQ_DQ_TX_RT_M1_R0_CFG_PIPE_EN__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_RT_M1_R0_CFG__ADR                                                                       (  0x000002e8 )
#define DDR_DQ_DQ_TX_RT_M1_R0_CFG__WIDTH                                                                     (   9 )
#define DDR_DQ_DQ_TX_RT_M1_R0_CFG__POR                                                                       (  0x00000000 )
#define DDR_DQ_DQ_TX_RT_M1_R0_CFG__MSK                                                                       (  0x000001FF )


// Word Address 0x000002ec : DDR_DQ_DQ_TX_RT_M1_R1_CFG (RW)
#define DDR_DQ_DQ_TX_RT_M1_R1_CFG_PIPE_EN__MSK                                                               (  0x000001FF )
#define DDR_DQ_DQ_TX_RT_M1_R1_CFG_PIPE_EN__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_RT_M1_R1_CFG__ADR                                                                       (  0x000002ec )
#define DDR_DQ_DQ_TX_RT_M1_R1_CFG__WIDTH                                                                     (   9 )
#define DDR_DQ_DQ_TX_RT_M1_R1_CFG__POR                                                                       (  0x00000000 )
#define DDR_DQ_DQ_TX_RT_M1_R1_CFG__MSK                                                                       (  0x000001FF )


// Word Address 0x000002f0 : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0__ADR                                                                    (  0x000002f0 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_0__MSK                                                                    (  0x000000FF )


// Word Address 0x000002f4 : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1__ADR                                                                    (  0x000002f4 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_1__MSK                                                                    (  0x000000FF )


// Word Address 0x000002f8 : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2__ADR                                                                    (  0x000002f8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_2__MSK                                                                    (  0x000000FF )


// Word Address 0x000002fc : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3__ADR                                                                    (  0x000002fc )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_3__MSK                                                                    (  0x000000FF )


// Word Address 0x00000300 : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4__ADR                                                                    (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_4__MSK                                                                    (  0x000000FF )


// Word Address 0x00000304 : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5__ADR                                                                    (  0x00000304 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_5__MSK                                                                    (  0x000000FF )


// Word Address 0x00000308 : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6__ADR                                                                    (  0x00000308 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_6__MSK                                                                    (  0x000000FF )


// Word Address 0x0000030c : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7__ADR                                                                    (  0x0000030c )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_7__MSK                                                                    (  0x000000FF )


// Word Address 0x00000310 : DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8__ADR                                                                    (  0x00000310 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R0_CFG_8__MSK                                                                    (  0x000000FF )


// Word Address 0x00000314 : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0__ADR                                                                    (  0x00000314 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_0__MSK                                                                    (  0x000000FF )


// Word Address 0x00000318 : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1__ADR                                                                    (  0x00000318 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_1__MSK                                                                    (  0x000000FF )


// Word Address 0x0000031c : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2__ADR                                                                    (  0x0000031c )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_2__MSK                                                                    (  0x000000FF )


// Word Address 0x00000320 : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3__ADR                                                                    (  0x00000320 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_3__MSK                                                                    (  0x000000FF )


// Word Address 0x00000324 : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4__ADR                                                                    (  0x00000324 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_4__MSK                                                                    (  0x000000FF )


// Word Address 0x00000328 : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5__ADR                                                                    (  0x00000328 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_5__MSK                                                                    (  0x000000FF )


// Word Address 0x0000032c : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6__ADR                                                                    (  0x0000032c )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_6__MSK                                                                    (  0x000000FF )


// Word Address 0x00000330 : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7__ADR                                                                    (  0x00000330 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_7__MSK                                                                    (  0x000000FF )


// Word Address 0x00000334 : DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8__ADR                                                                    (  0x00000334 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M0_R1_CFG_8__MSK                                                                    (  0x000000FF )


// Word Address 0x00000338 : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0__ADR                                                                    (  0x00000338 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_0__MSK                                                                    (  0x000000FF )


// Word Address 0x0000033c : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1__ADR                                                                    (  0x0000033c )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_1__MSK                                                                    (  0x000000FF )


// Word Address 0x00000340 : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2__ADR                                                                    (  0x00000340 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_2__MSK                                                                    (  0x000000FF )


// Word Address 0x00000344 : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3__ADR                                                                    (  0x00000344 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_3__MSK                                                                    (  0x000000FF )


// Word Address 0x00000348 : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4__ADR                                                                    (  0x00000348 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_4__MSK                                                                    (  0x000000FF )


// Word Address 0x0000034c : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5__ADR                                                                    (  0x0000034c )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_5__MSK                                                                    (  0x000000FF )


// Word Address 0x00000350 : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6__ADR                                                                    (  0x00000350 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_6__MSK                                                                    (  0x000000FF )


// Word Address 0x00000354 : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7__ADR                                                                    (  0x00000354 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_7__MSK                                                                    (  0x000000FF )


// Word Address 0x00000358 : DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8__ADR                                                                    (  0x00000358 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R0_CFG_8__MSK                                                                    (  0x000000FF )


// Word Address 0x0000035c : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0__ADR                                                                    (  0x0000035c )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_0__MSK                                                                    (  0x000000FF )


// Word Address 0x00000360 : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1__ADR                                                                    (  0x00000360 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_1__MSK                                                                    (  0x000000FF )


// Word Address 0x00000364 : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2__ADR                                                                    (  0x00000364 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_2__MSK                                                                    (  0x000000FF )


// Word Address 0x00000368 : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3__ADR                                                                    (  0x00000368 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_3__MSK                                                                    (  0x000000FF )


// Word Address 0x0000036c : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4__ADR                                                                    (  0x0000036c )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_4__MSK                                                                    (  0x000000FF )


// Word Address 0x00000370 : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5__ADR                                                                    (  0x00000370 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_5__MSK                                                                    (  0x000000FF )


// Word Address 0x00000374 : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6__ADR                                                                    (  0x00000374 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_6__MSK                                                                    (  0x000000FF )


// Word Address 0x00000378 : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7__ADR                                                                    (  0x00000378 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_7__MSK                                                                    (  0x000000FF )


// Word Address 0x0000037c : DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P4__MSK                                                         (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P4__SHFT                                                        (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P5__MSK                                                         (  0x00000020 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P5__SHFT                                                        (  0x00000005 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P6__MSK                                                         (  0x00000040 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P6__SHFT                                                        (  0x00000006 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P7__MSK                                                         (  0x00000080 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8_PIPE_EN_P7__SHFT                                                        (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8__ADR                                                                    (  0x0000037c )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8__WIDTH                                                                  (   8 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_M1_R1_CFG_8__MSK                                                                    (  0x000000FF )


// Word Address 0x00000380 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0__ADR                                                              (  0x00000380 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_0__MSK                                                              (  0x77777777 )


// Word Address 0x00000384 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1__ADR                                                              (  0x00000384 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_1__MSK                                                              (  0x77777777 )


// Word Address 0x00000388 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2__ADR                                                              (  0x00000388 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_2__MSK                                                              (  0x77777777 )


// Word Address 0x0000038c : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3__ADR                                                              (  0x0000038c )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_3__MSK                                                              (  0x77777777 )


// Word Address 0x00000390 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4__ADR                                                              (  0x00000390 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_4__MSK                                                              (  0x77777777 )


// Word Address 0x00000394 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5__ADR                                                              (  0x00000394 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_5__MSK                                                              (  0x77777777 )


// Word Address 0x00000398 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6__ADR                                                              (  0x00000398 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_6__MSK                                                              (  0x77777777 )


// Word Address 0x0000039c : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7__ADR                                                              (  0x0000039c )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_7__MSK                                                              (  0x77777777 )


// Word Address 0x000003a0 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8__ADR                                                              (  0x000003a0 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R0_CFG_8__MSK                                                              (  0x77777777 )


// Word Address 0x000003a4 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0__ADR                                                              (  0x000003a4 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_0__MSK                                                              (  0x77777777 )


// Word Address 0x000003a8 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1__ADR                                                              (  0x000003a8 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_1__MSK                                                              (  0x77777777 )


// Word Address 0x000003ac : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2__ADR                                                              (  0x000003ac )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_2__MSK                                                              (  0x77777777 )


// Word Address 0x000003b0 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3__ADR                                                              (  0x000003b0 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_3__MSK                                                              (  0x77777777 )


// Word Address 0x000003b4 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4__ADR                                                              (  0x000003b4 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_4__MSK                                                              (  0x77777777 )


// Word Address 0x000003b8 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5__ADR                                                              (  0x000003b8 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_5__MSK                                                              (  0x77777777 )


// Word Address 0x000003bc : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6__ADR                                                              (  0x000003bc )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_6__MSK                                                              (  0x77777777 )


// Word Address 0x000003c0 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7__ADR                                                              (  0x000003c0 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_7__MSK                                                              (  0x77777777 )


// Word Address 0x000003c4 : DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8__ADR                                                              (  0x000003c4 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M0_R1_CFG_8__MSK                                                              (  0x77777777 )


// Word Address 0x000003c8 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0__ADR                                                              (  0x000003c8 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_0__MSK                                                              (  0x77777777 )


// Word Address 0x000003cc : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1__ADR                                                              (  0x000003cc )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_1__MSK                                                              (  0x77777777 )


// Word Address 0x000003d0 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2__ADR                                                              (  0x000003d0 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_2__MSK                                                              (  0x77777777 )


// Word Address 0x000003d4 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3__ADR                                                              (  0x000003d4 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_3__MSK                                                              (  0x77777777 )


// Word Address 0x000003d8 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4__ADR                                                              (  0x000003d8 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_4__MSK                                                              (  0x77777777 )


// Word Address 0x000003dc : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5__ADR                                                              (  0x000003dc )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_5__MSK                                                              (  0x77777777 )


// Word Address 0x000003e0 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6__ADR                                                              (  0x000003e0 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_6__MSK                                                              (  0x77777777 )


// Word Address 0x000003e4 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7__ADR                                                              (  0x000003e4 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_7__MSK                                                              (  0x77777777 )


// Word Address 0x000003e8 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8__ADR                                                              (  0x000003e8 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R0_CFG_8__MSK                                                              (  0x77777777 )


// Word Address 0x000003ec : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0__ADR                                                              (  0x000003ec )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_0__MSK                                                              (  0x77777777 )


// Word Address 0x000003f0 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1__ADR                                                              (  0x000003f0 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_1__MSK                                                              (  0x77777777 )


// Word Address 0x000003f4 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2__ADR                                                              (  0x000003f4 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_2__MSK                                                              (  0x77777777 )


// Word Address 0x000003f8 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3__ADR                                                              (  0x000003f8 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_3__MSK                                                              (  0x77777777 )


// Word Address 0x000003fc : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4__ADR                                                              (  0x000003fc )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_4__MSK                                                              (  0x77777777 )


// Word Address 0x00000400 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5__ADR                                                              (  0x00000400 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_5__MSK                                                              (  0x77777777 )


// Word Address 0x00000404 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6__ADR                                                              (  0x00000404 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_6__MSK                                                              (  0x77777777 )


// Word Address 0x00000408 : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7__ADR                                                              (  0x00000408 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_7__MSK                                                              (  0x77777777 )


// Word Address 0x0000040c : DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__MSK                                                     (  0x00000007 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__MSK                                                     (  0x00000070 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P2__MSK                                                     (  0x00000700 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P3__MSK                                                     (  0x00007000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P4__MSK                                                     (  0x00070000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P5__MSK                                                     (  0x00700000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P6__MSK                                                     (  0x07000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P7__MSK                                                     (  0x70000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8__ADR                                                              (  0x0000040c )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8__WIDTH                                                            (  31 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_X_SEL_M1_R1_CFG_8__MSK                                                              (  0x77777777 )


// Word Address 0x00000410 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0__ADR                                                             (  0x00000410 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_0__MSK                                                             (  0x33333333 )


// Word Address 0x00000414 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1__ADR                                                             (  0x00000414 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_1__MSK                                                             (  0x33333333 )


// Word Address 0x00000418 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2__ADR                                                             (  0x00000418 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_2__MSK                                                             (  0x33333333 )


// Word Address 0x0000041c : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3__ADR                                                             (  0x0000041c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_3__MSK                                                             (  0x33333333 )


// Word Address 0x00000420 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4__ADR                                                             (  0x00000420 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_4__MSK                                                             (  0x33333333 )


// Word Address 0x00000424 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5__ADR                                                             (  0x00000424 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_5__MSK                                                             (  0x33333333 )


// Word Address 0x00000428 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6__ADR                                                             (  0x00000428 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_6__MSK                                                             (  0x33333333 )


// Word Address 0x0000042c : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7__ADR                                                             (  0x0000042c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_7__MSK                                                             (  0x33333333 )


// Word Address 0x00000430 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8__ADR                                                             (  0x00000430 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R0_CFG_8__MSK                                                             (  0x33333333 )


// Word Address 0x00000434 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0__ADR                                                             (  0x00000434 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_0__MSK                                                             (  0x33333333 )


// Word Address 0x00000438 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1__ADR                                                             (  0x00000438 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_1__MSK                                                             (  0x33333333 )


// Word Address 0x0000043c : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2__ADR                                                             (  0x0000043c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_2__MSK                                                             (  0x33333333 )


// Word Address 0x00000440 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3__ADR                                                             (  0x00000440 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_3__MSK                                                             (  0x33333333 )


// Word Address 0x00000444 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4__ADR                                                             (  0x00000444 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_4__MSK                                                             (  0x33333333 )


// Word Address 0x00000448 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5__ADR                                                             (  0x00000448 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_5__MSK                                                             (  0x33333333 )


// Word Address 0x0000044c : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6__ADR                                                             (  0x0000044c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_6__MSK                                                             (  0x33333333 )


// Word Address 0x00000450 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7__ADR                                                             (  0x00000450 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_7__MSK                                                             (  0x33333333 )


// Word Address 0x00000454 : DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8__ADR                                                             (  0x00000454 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M0_R1_CFG_8__MSK                                                             (  0x33333333 )


// Word Address 0x00000458 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0__ADR                                                             (  0x00000458 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_0__MSK                                                             (  0x33333333 )


// Word Address 0x0000045c : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1__ADR                                                             (  0x0000045c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_1__MSK                                                             (  0x33333333 )


// Word Address 0x00000460 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2__ADR                                                             (  0x00000460 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_2__MSK                                                             (  0x33333333 )


// Word Address 0x00000464 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3__ADR                                                             (  0x00000464 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_3__MSK                                                             (  0x33333333 )


// Word Address 0x00000468 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4__ADR                                                             (  0x00000468 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_4__MSK                                                             (  0x33333333 )


// Word Address 0x0000046c : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5__ADR                                                             (  0x0000046c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_5__MSK                                                             (  0x33333333 )


// Word Address 0x00000470 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6__ADR                                                             (  0x00000470 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_6__MSK                                                             (  0x33333333 )


// Word Address 0x00000474 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7__ADR                                                             (  0x00000474 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_7__MSK                                                             (  0x33333333 )


// Word Address 0x00000478 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8__ADR                                                             (  0x00000478 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R0_CFG_8__MSK                                                             (  0x33333333 )


// Word Address 0x0000047c : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0__ADR                                                             (  0x0000047c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_0__MSK                                                             (  0x33333333 )


// Word Address 0x00000480 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1__ADR                                                             (  0x00000480 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_1__MSK                                                             (  0x33333333 )


// Word Address 0x00000484 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2__ADR                                                             (  0x00000484 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_2__MSK                                                             (  0x33333333 )


// Word Address 0x00000488 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3__ADR                                                             (  0x00000488 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_3__MSK                                                             (  0x33333333 )


// Word Address 0x0000048c : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4__ADR                                                             (  0x0000048c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_4__MSK                                                             (  0x33333333 )


// Word Address 0x00000490 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5__ADR                                                             (  0x00000490 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_5__MSK                                                             (  0x33333333 )


// Word Address 0x00000494 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6__ADR                                                             (  0x00000494 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_6__MSK                                                             (  0x33333333 )


// Word Address 0x00000498 : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7__ADR                                                             (  0x00000498 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_7__MSK                                                             (  0x33333333 )


// Word Address 0x0000049c : DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P0__MSK                                                      (  0x00000003 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P0__SHFT                                                     (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P1__MSK                                                      (  0x00000030 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P1__SHFT                                                     (  0x00000004 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P2__MSK                                                      (  0x00000300 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P2__SHFT                                                     (  0x00000008 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P3__MSK                                                      (  0x00003000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P3__SHFT                                                     (  0x0000000C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P4__MSK                                                      (  0x00030000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P4__SHFT                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P5__MSK                                                      (  0x00300000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P5__SHFT                                                     (  0x00000014 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P6__MSK                                                      (  0x03000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P6__SHFT                                                     (  0x00000018 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P7__MSK                                                      (  0x30000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P7__SHFT                                                     (  0x0000001C )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8__ADR                                                             (  0x0000049c )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8__WIDTH                                                           (  30 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQ_TX_SDR_FC_DLY_M1_R1_CFG_8__MSK                                                             (  0x33333333 )


// Word Address 0x000004a0 : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0__ADR                                                                    (  0x000004a0 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_0__MSK                                                                    (  0x0000000F )


// Word Address 0x000004a4 : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1__ADR                                                                    (  0x000004a4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_1__MSK                                                                    (  0x0000000F )


// Word Address 0x000004a8 : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2__ADR                                                                    (  0x000004a8 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_2__MSK                                                                    (  0x0000000F )


// Word Address 0x000004ac : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3__ADR                                                                    (  0x000004ac )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_3__MSK                                                                    (  0x0000000F )


// Word Address 0x000004b0 : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4__ADR                                                                    (  0x000004b0 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_4__MSK                                                                    (  0x0000000F )


// Word Address 0x000004b4 : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5__ADR                                                                    (  0x000004b4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_5__MSK                                                                    (  0x0000000F )


// Word Address 0x000004b8 : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6__ADR                                                                    (  0x000004b8 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_6__MSK                                                                    (  0x0000000F )


// Word Address 0x000004bc : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7__ADR                                                                    (  0x000004bc )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_7__MSK                                                                    (  0x0000000F )


// Word Address 0x000004c0 : DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8__ADR                                                                    (  0x000004c0 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R0_CFG_8__MSK                                                                    (  0x0000000F )


// Word Address 0x000004c4 : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0__ADR                                                                    (  0x000004c4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_0__MSK                                                                    (  0x0000000F )


// Word Address 0x000004c8 : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1__ADR                                                                    (  0x000004c8 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_1__MSK                                                                    (  0x0000000F )


// Word Address 0x000004cc : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2__ADR                                                                    (  0x000004cc )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_2__MSK                                                                    (  0x0000000F )


// Word Address 0x000004d0 : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3__ADR                                                                    (  0x000004d0 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_3__MSK                                                                    (  0x0000000F )


// Word Address 0x000004d4 : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4__ADR                                                                    (  0x000004d4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_4__MSK                                                                    (  0x0000000F )


// Word Address 0x000004d8 : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5__ADR                                                                    (  0x000004d8 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_5__MSK                                                                    (  0x0000000F )


// Word Address 0x000004dc : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6__ADR                                                                    (  0x000004dc )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_6__MSK                                                                    (  0x0000000F )


// Word Address 0x000004e0 : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7__ADR                                                                    (  0x000004e0 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_7__MSK                                                                    (  0x0000000F )


// Word Address 0x000004e4 : DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8__ADR                                                                    (  0x000004e4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M0_R1_CFG_8__MSK                                                                    (  0x0000000F )


// Word Address 0x000004e8 : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0__ADR                                                                    (  0x000004e8 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_0__MSK                                                                    (  0x0000000F )


// Word Address 0x000004ec : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1__ADR                                                                    (  0x000004ec )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_1__MSK                                                                    (  0x0000000F )


// Word Address 0x000004f0 : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2__ADR                                                                    (  0x000004f0 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_2__MSK                                                                    (  0x0000000F )


// Word Address 0x000004f4 : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3__ADR                                                                    (  0x000004f4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_3__MSK                                                                    (  0x0000000F )


// Word Address 0x000004f8 : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4__ADR                                                                    (  0x000004f8 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_4__MSK                                                                    (  0x0000000F )


// Word Address 0x000004fc : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5__ADR                                                                    (  0x000004fc )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_5__MSK                                                                    (  0x0000000F )


// Word Address 0x00000500 : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6__ADR                                                                    (  0x00000500 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_6__MSK                                                                    (  0x0000000F )


// Word Address 0x00000504 : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7__ADR                                                                    (  0x00000504 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_7__MSK                                                                    (  0x0000000F )


// Word Address 0x00000508 : DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8__ADR                                                                    (  0x00000508 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R0_CFG_8__MSK                                                                    (  0x0000000F )


// Word Address 0x0000050c : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0__ADR                                                                    (  0x0000050c )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_0__MSK                                                                    (  0x0000000F )


// Word Address 0x00000510 : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1__ADR                                                                    (  0x00000510 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_1__MSK                                                                    (  0x0000000F )


// Word Address 0x00000514 : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2__ADR                                                                    (  0x00000514 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_2__MSK                                                                    (  0x0000000F )


// Word Address 0x00000518 : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3__ADR                                                                    (  0x00000518 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_3__MSK                                                                    (  0x0000000F )


// Word Address 0x0000051c : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4__ADR                                                                    (  0x0000051c )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_4__MSK                                                                    (  0x0000000F )


// Word Address 0x00000520 : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5__ADR                                                                    (  0x00000520 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_5__MSK                                                                    (  0x0000000F )


// Word Address 0x00000524 : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6__ADR                                                                    (  0x00000524 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_6__MSK                                                                    (  0x0000000F )


// Word Address 0x00000528 : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7__ADR                                                                    (  0x00000528 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_7__MSK                                                                    (  0x0000000F )


// Word Address 0x0000052c : DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8_PIPE_EN_P2__MSK                                                         (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8_PIPE_EN_P2__SHFT                                                        (  0x00000002 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8_PIPE_EN_P3__MSK                                                         (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8_PIPE_EN_P3__SHFT                                                        (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8__ADR                                                                    (  0x0000052c )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8__WIDTH                                                                  (   4 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_M1_R1_CFG_8__MSK                                                                    (  0x0000000F )


// Word Address 0x00000530 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0__ADR                                                              (  0x00000530 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_0__MSK                                                              (  0x00003333 )


// Word Address 0x00000534 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1__ADR                                                              (  0x00000534 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_1__MSK                                                              (  0x00003333 )


// Word Address 0x00000538 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2__ADR                                                              (  0x00000538 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_2__MSK                                                              (  0x00003333 )


// Word Address 0x0000053c : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3__ADR                                                              (  0x0000053c )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_3__MSK                                                              (  0x00003333 )


// Word Address 0x00000540 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4__ADR                                                              (  0x00000540 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_4__MSK                                                              (  0x00003333 )


// Word Address 0x00000544 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5__ADR                                                              (  0x00000544 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_5__MSK                                                              (  0x00003333 )


// Word Address 0x00000548 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6__ADR                                                              (  0x00000548 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_6__MSK                                                              (  0x00003333 )


// Word Address 0x0000054c : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7__ADR                                                              (  0x0000054c )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_7__MSK                                                              (  0x00003333 )


// Word Address 0x00000550 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8__ADR                                                              (  0x00000550 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R0_CFG_8__MSK                                                              (  0x00003333 )


// Word Address 0x00000554 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0__ADR                                                              (  0x00000554 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_0__MSK                                                              (  0x00003333 )


// Word Address 0x00000558 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1__ADR                                                              (  0x00000558 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_1__MSK                                                              (  0x00003333 )


// Word Address 0x0000055c : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2__ADR                                                              (  0x0000055c )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_2__MSK                                                              (  0x00003333 )


// Word Address 0x00000560 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3__ADR                                                              (  0x00000560 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_3__MSK                                                              (  0x00003333 )


// Word Address 0x00000564 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4__ADR                                                              (  0x00000564 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_4__MSK                                                              (  0x00003333 )


// Word Address 0x00000568 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5__ADR                                                              (  0x00000568 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_5__MSK                                                              (  0x00003333 )


// Word Address 0x0000056c : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6__ADR                                                              (  0x0000056c )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_6__MSK                                                              (  0x00003333 )


// Word Address 0x00000570 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7__ADR                                                              (  0x00000570 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_7__MSK                                                              (  0x00003333 )


// Word Address 0x00000574 : DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8__ADR                                                              (  0x00000574 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M0_R1_CFG_8__MSK                                                              (  0x00003333 )


// Word Address 0x00000578 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0__ADR                                                              (  0x00000578 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_0__MSK                                                              (  0x00003333 )


// Word Address 0x0000057c : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1__ADR                                                              (  0x0000057c )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_1__MSK                                                              (  0x00003333 )


// Word Address 0x00000580 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2__ADR                                                              (  0x00000580 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_2__MSK                                                              (  0x00003333 )


// Word Address 0x00000584 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3__ADR                                                              (  0x00000584 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_3__MSK                                                              (  0x00003333 )


// Word Address 0x00000588 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4__ADR                                                              (  0x00000588 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_4__MSK                                                              (  0x00003333 )


// Word Address 0x0000058c : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5__ADR                                                              (  0x0000058c )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_5__MSK                                                              (  0x00003333 )


// Word Address 0x00000590 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6__ADR                                                              (  0x00000590 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_6__MSK                                                              (  0x00003333 )


// Word Address 0x00000594 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7__ADR                                                              (  0x00000594 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_7__MSK                                                              (  0x00003333 )


// Word Address 0x00000598 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8__ADR                                                              (  0x00000598 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R0_CFG_8__MSK                                                              (  0x00003333 )


// Word Address 0x0000059c : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0__ADR                                                              (  0x0000059c )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_0__MSK                                                              (  0x00003333 )


// Word Address 0x000005a0 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1__ADR                                                              (  0x000005a0 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_1__MSK                                                              (  0x00003333 )


// Word Address 0x000005a4 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2__ADR                                                              (  0x000005a4 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_2__MSK                                                              (  0x00003333 )


// Word Address 0x000005a8 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3__ADR                                                              (  0x000005a8 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_3__MSK                                                              (  0x00003333 )


// Word Address 0x000005ac : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4__ADR                                                              (  0x000005ac )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_4__MSK                                                              (  0x00003333 )


// Word Address 0x000005b0 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5__ADR                                                              (  0x000005b0 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_5__MSK                                                              (  0x00003333 )


// Word Address 0x000005b4 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6__ADR                                                              (  0x000005b4 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_6__MSK                                                              (  0x00003333 )


// Word Address 0x000005b8 : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7__ADR                                                              (  0x000005b8 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_7__MSK                                                              (  0x00003333 )


// Word Address 0x000005bc : DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8__ADR                                                              (  0x000005bc )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8__WIDTH                                                            (  14 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_DDR_X_SEL_M1_R1_CFG_8__MSK                                                              (  0x00003333 )


// Word Address 0x000005c0 : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0__ADR                                                                    (  0x000005c0 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_0__MSK                                                                    (  0x00000003 )


// Word Address 0x000005c4 : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1__ADR                                                                    (  0x000005c4 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_1__MSK                                                                    (  0x00000003 )


// Word Address 0x000005c8 : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2__ADR                                                                    (  0x000005c8 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_2__MSK                                                                    (  0x00000003 )


// Word Address 0x000005cc : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3__ADR                                                                    (  0x000005cc )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_3__MSK                                                                    (  0x00000003 )


// Word Address 0x000005d0 : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4__ADR                                                                    (  0x000005d0 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_4__MSK                                                                    (  0x00000003 )


// Word Address 0x000005d4 : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5__ADR                                                                    (  0x000005d4 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_5__MSK                                                                    (  0x00000003 )


// Word Address 0x000005d8 : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6__ADR                                                                    (  0x000005d8 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_6__MSK                                                                    (  0x00000003 )


// Word Address 0x000005dc : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7__ADR                                                                    (  0x000005dc )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_7__MSK                                                                    (  0x00000003 )


// Word Address 0x000005e0 : DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8__ADR                                                                    (  0x000005e0 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R0_CFG_8__MSK                                                                    (  0x00000003 )


// Word Address 0x000005e4 : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0__ADR                                                                    (  0x000005e4 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_0__MSK                                                                    (  0x00000003 )


// Word Address 0x000005e8 : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1__ADR                                                                    (  0x000005e8 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_1__MSK                                                                    (  0x00000003 )


// Word Address 0x000005ec : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2__ADR                                                                    (  0x000005ec )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_2__MSK                                                                    (  0x00000003 )


// Word Address 0x000005f0 : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3__ADR                                                                    (  0x000005f0 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_3__MSK                                                                    (  0x00000003 )


// Word Address 0x000005f4 : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4__ADR                                                                    (  0x000005f4 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_4__MSK                                                                    (  0x00000003 )


// Word Address 0x000005f8 : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5__ADR                                                                    (  0x000005f8 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_5__MSK                                                                    (  0x00000003 )


// Word Address 0x000005fc : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6__ADR                                                                    (  0x000005fc )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_6__MSK                                                                    (  0x00000003 )


// Word Address 0x00000600 : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7__ADR                                                                    (  0x00000600 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_7__MSK                                                                    (  0x00000003 )


// Word Address 0x00000604 : DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8__ADR                                                                    (  0x00000604 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M0_R1_CFG_8__MSK                                                                    (  0x00000003 )


// Word Address 0x00000608 : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0__ADR                                                                    (  0x00000608 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_0__MSK                                                                    (  0x00000003 )


// Word Address 0x0000060c : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1__ADR                                                                    (  0x0000060c )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_1__MSK                                                                    (  0x00000003 )


// Word Address 0x00000610 : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2__ADR                                                                    (  0x00000610 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_2__MSK                                                                    (  0x00000003 )


// Word Address 0x00000614 : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3__ADR                                                                    (  0x00000614 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_3__MSK                                                                    (  0x00000003 )


// Word Address 0x00000618 : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4__ADR                                                                    (  0x00000618 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_4__MSK                                                                    (  0x00000003 )


// Word Address 0x0000061c : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5__ADR                                                                    (  0x0000061c )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_5__MSK                                                                    (  0x00000003 )


// Word Address 0x00000620 : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6__ADR                                                                    (  0x00000620 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_6__MSK                                                                    (  0x00000003 )


// Word Address 0x00000624 : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7__ADR                                                                    (  0x00000624 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_7__MSK                                                                    (  0x00000003 )


// Word Address 0x00000628 : DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8__ADR                                                                    (  0x00000628 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R0_CFG_8__MSK                                                                    (  0x00000003 )


// Word Address 0x0000062c : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0__ADR                                                                    (  0x0000062c )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_0__MSK                                                                    (  0x00000003 )


// Word Address 0x00000630 : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1__ADR                                                                    (  0x00000630 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_1__MSK                                                                    (  0x00000003 )


// Word Address 0x00000634 : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2__ADR                                                                    (  0x00000634 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_2__MSK                                                                    (  0x00000003 )


// Word Address 0x00000638 : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3__ADR                                                                    (  0x00000638 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_3__MSK                                                                    (  0x00000003 )


// Word Address 0x0000063c : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4__ADR                                                                    (  0x0000063c )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_4__MSK                                                                    (  0x00000003 )


// Word Address 0x00000640 : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5__ADR                                                                    (  0x00000640 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_5__MSK                                                                    (  0x00000003 )


// Word Address 0x00000644 : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6__ADR                                                                    (  0x00000644 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_6__MSK                                                                    (  0x00000003 )


// Word Address 0x00000648 : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7__ADR                                                                    (  0x00000648 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_7__MSK                                                                    (  0x00000003 )


// Word Address 0x0000064c : DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8_PIPE_EN_P0__MSK                                                         (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8_PIPE_EN_P0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8_PIPE_EN_P1__MSK                                                         (  0x00000002 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8_PIPE_EN_P1__SHFT                                                        (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8__ADR                                                                    (  0x0000064c )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8__WIDTH                                                                  (   2 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_M1_R1_CFG_8__MSK                                                                    (  0x00000003 )


// Word Address 0x00000650 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0__ADR                                                              (  0x00000650 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_0__MSK                                                              (  0x00000011 )


// Word Address 0x00000654 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1__ADR                                                              (  0x00000654 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_1__MSK                                                              (  0x00000011 )


// Word Address 0x00000658 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2__ADR                                                              (  0x00000658 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_2__MSK                                                              (  0x00000011 )


// Word Address 0x0000065c : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3__ADR                                                              (  0x0000065c )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_3__MSK                                                              (  0x00000011 )


// Word Address 0x00000660 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4__ADR                                                              (  0x00000660 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_4__MSK                                                              (  0x00000011 )


// Word Address 0x00000664 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5__ADR                                                              (  0x00000664 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_5__MSK                                                              (  0x00000011 )


// Word Address 0x00000668 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6__ADR                                                              (  0x00000668 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_6__MSK                                                              (  0x00000011 )


// Word Address 0x0000066c : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7__ADR                                                              (  0x0000066c )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_7__MSK                                                              (  0x00000011 )


// Word Address 0x00000670 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8__ADR                                                              (  0x00000670 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R0_CFG_8__MSK                                                              (  0x00000011 )


// Word Address 0x00000674 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0__ADR                                                              (  0x00000674 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_0__MSK                                                              (  0x00000011 )


// Word Address 0x00000678 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1__ADR                                                              (  0x00000678 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_1__MSK                                                              (  0x00000011 )


// Word Address 0x0000067c : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2__ADR                                                              (  0x0000067c )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_2__MSK                                                              (  0x00000011 )


// Word Address 0x00000680 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3__ADR                                                              (  0x00000680 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_3__MSK                                                              (  0x00000011 )


// Word Address 0x00000684 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4__ADR                                                              (  0x00000684 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_4__MSK                                                              (  0x00000011 )


// Word Address 0x00000688 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5__ADR                                                              (  0x00000688 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_5__MSK                                                              (  0x00000011 )


// Word Address 0x0000068c : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6__ADR                                                              (  0x0000068c )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_6__MSK                                                              (  0x00000011 )


// Word Address 0x00000690 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7__ADR                                                              (  0x00000690 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_7__MSK                                                              (  0x00000011 )


// Word Address 0x00000694 : DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8__ADR                                                              (  0x00000694 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M0_R1_CFG_8__MSK                                                              (  0x00000011 )


// Word Address 0x00000698 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0__ADR                                                              (  0x00000698 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_0__MSK                                                              (  0x00000011 )


// Word Address 0x0000069c : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1__ADR                                                              (  0x0000069c )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_1__MSK                                                              (  0x00000011 )


// Word Address 0x000006a0 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2__ADR                                                              (  0x000006a0 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_2__MSK                                                              (  0x00000011 )


// Word Address 0x000006a4 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3__ADR                                                              (  0x000006a4 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_3__MSK                                                              (  0x00000011 )


// Word Address 0x000006a8 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4__ADR                                                              (  0x000006a8 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_4__MSK                                                              (  0x00000011 )


// Word Address 0x000006ac : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5__ADR                                                              (  0x000006ac )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_5__MSK                                                              (  0x00000011 )


// Word Address 0x000006b0 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6__ADR                                                              (  0x000006b0 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_6__MSK                                                              (  0x00000011 )


// Word Address 0x000006b4 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7__ADR                                                              (  0x000006b4 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_7__MSK                                                              (  0x00000011 )


// Word Address 0x000006b8 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8__ADR                                                              (  0x000006b8 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R0_CFG_8__MSK                                                              (  0x00000011 )


// Word Address 0x000006bc : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0__ADR                                                              (  0x000006bc )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_0__MSK                                                              (  0x00000011 )


// Word Address 0x000006c0 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1__ADR                                                              (  0x000006c0 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_1__MSK                                                              (  0x00000011 )


// Word Address 0x000006c4 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2__ADR                                                              (  0x000006c4 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_2__MSK                                                              (  0x00000011 )


// Word Address 0x000006c8 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3__ADR                                                              (  0x000006c8 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_3__MSK                                                              (  0x00000011 )


// Word Address 0x000006cc : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4__ADR                                                              (  0x000006cc )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_4__MSK                                                              (  0x00000011 )


// Word Address 0x000006d0 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5__ADR                                                              (  0x000006d0 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_5__MSK                                                              (  0x00000011 )


// Word Address 0x000006d4 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6__ADR                                                              (  0x000006d4 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_6__MSK                                                              (  0x00000011 )


// Word Address 0x000006d8 : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7__ADR                                                              (  0x000006d8 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_7__MSK                                                              (  0x00000011 )


// Word Address 0x000006dc : DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__MSK                                                     (  0x00000001 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__MSK                                                     (  0x00000010 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8__ADR                                                              (  0x000006dc )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8__WIDTH                                                            (   5 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8__POR                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_QDR_X_SEL_M1_R1_CFG_8__MSK                                                              (  0x00000011 )


// Word Address 0x000006e0 : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0__ADR                                                                   (  0x000006e0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_0__MSK                                                                   (  0x000001FF )


// Word Address 0x000006e4 : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1__ADR                                                                   (  0x000006e4 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_1__MSK                                                                   (  0x000001FF )


// Word Address 0x000006e8 : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2__ADR                                                                   (  0x000006e8 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_2__MSK                                                                   (  0x000001FF )


// Word Address 0x000006ec : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3__ADR                                                                   (  0x000006ec )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_3__MSK                                                                   (  0x000001FF )


// Word Address 0x000006f0 : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4__ADR                                                                   (  0x000006f0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_4__MSK                                                                   (  0x000001FF )


// Word Address 0x000006f4 : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5__ADR                                                                   (  0x000006f4 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_5__MSK                                                                   (  0x000001FF )


// Word Address 0x000006f8 : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6__ADR                                                                   (  0x000006f8 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_6__MSK                                                                   (  0x000001FF )


// Word Address 0x000006fc : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7__ADR                                                                   (  0x000006fc )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_7__MSK                                                                   (  0x000001FF )


// Word Address 0x00000700 : DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8__ADR                                                                   (  0x00000700 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R0_CFG_8__MSK                                                                   (  0x000001FF )


// Word Address 0x00000704 : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0__ADR                                                                   (  0x00000704 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_0__MSK                                                                   (  0x000001FF )


// Word Address 0x00000708 : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1__ADR                                                                   (  0x00000708 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_1__MSK                                                                   (  0x000001FF )


// Word Address 0x0000070c : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2__ADR                                                                   (  0x0000070c )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_2__MSK                                                                   (  0x000001FF )


// Word Address 0x00000710 : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3__ADR                                                                   (  0x00000710 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_3__MSK                                                                   (  0x000001FF )


// Word Address 0x00000714 : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4__ADR                                                                   (  0x00000714 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_4__MSK                                                                   (  0x000001FF )


// Word Address 0x00000718 : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5__ADR                                                                   (  0x00000718 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_5__MSK                                                                   (  0x000001FF )


// Word Address 0x0000071c : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6__ADR                                                                   (  0x0000071c )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_6__MSK                                                                   (  0x000001FF )


// Word Address 0x00000720 : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7__ADR                                                                   (  0x00000720 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_7__MSK                                                                   (  0x000001FF )


// Word Address 0x00000724 : DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8__ADR                                                                   (  0x00000724 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M0_R1_CFG_8__MSK                                                                   (  0x000001FF )


// Word Address 0x00000728 : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0__ADR                                                                   (  0x00000728 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_0__MSK                                                                   (  0x000001FF )


// Word Address 0x0000072c : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1__ADR                                                                   (  0x0000072c )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_1__MSK                                                                   (  0x000001FF )


// Word Address 0x00000730 : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2__ADR                                                                   (  0x00000730 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_2__MSK                                                                   (  0x000001FF )


// Word Address 0x00000734 : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3__ADR                                                                   (  0x00000734 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_3__MSK                                                                   (  0x000001FF )


// Word Address 0x00000738 : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4__ADR                                                                   (  0x00000738 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_4__MSK                                                                   (  0x000001FF )


// Word Address 0x0000073c : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5__ADR                                                                   (  0x0000073c )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_5__MSK                                                                   (  0x000001FF )


// Word Address 0x00000740 : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6__ADR                                                                   (  0x00000740 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_6__MSK                                                                   (  0x000001FF )


// Word Address 0x00000744 : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7__ADR                                                                   (  0x00000744 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_7__MSK                                                                   (  0x000001FF )


// Word Address 0x00000748 : DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8__ADR                                                                   (  0x00000748 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R0_CFG_8__MSK                                                                   (  0x000001FF )


// Word Address 0x0000074c : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0__ADR                                                                   (  0x0000074c )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_0__MSK                                                                   (  0x000001FF )


// Word Address 0x00000750 : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1__ADR                                                                   (  0x00000750 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_1__MSK                                                                   (  0x000001FF )


// Word Address 0x00000754 : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2__ADR                                                                   (  0x00000754 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_2__MSK                                                                   (  0x000001FF )


// Word Address 0x00000758 : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3__ADR                                                                   (  0x00000758 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_3__MSK                                                                   (  0x000001FF )


// Word Address 0x0000075c : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4__ADR                                                                   (  0x0000075c )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_4__MSK                                                                   (  0x000001FF )


// Word Address 0x00000760 : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5__ADR                                                                   (  0x00000760 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_5__MSK                                                                   (  0x000001FF )


// Word Address 0x00000764 : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6__ADR                                                                   (  0x00000764 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_6__MSK                                                                   (  0x000001FF )


// Word Address 0x00000768 : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7__ADR                                                                   (  0x00000768 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_7__MSK                                                                   (  0x000001FF )


// Word Address 0x0000076c : DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8_CTRL_BIN__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8_CTRL_BIN__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8_GEAR__MSK                                                              (  0x000000C0 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8_EN__MSK                                                                (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8_EN__SHFT                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8__ADR                                                                   (  0x0000076c )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8__WIDTH                                                                 (   9 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8__POR                                                                   (  0x00000100 )
#define DDR_DQ_DQ_TX_LPDE_M1_R1_CFG_8__MSK                                                                   (  0x000001FF )


// Word Address 0x00000770 : DDR_DQ_DQ_TX_IO_M0_CFG_0 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0__ADR                                                                        (  0x00000770 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_0__MSK                                                                        (  0x00000FFF )


// Word Address 0x00000774 : DDR_DQ_DQ_TX_IO_M0_CFG_1 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1__ADR                                                                        (  0x00000774 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_1__MSK                                                                        (  0x00000FFF )


// Word Address 0x00000778 : DDR_DQ_DQ_TX_IO_M0_CFG_2 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2__ADR                                                                        (  0x00000778 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_2__MSK                                                                        (  0x00000FFF )


// Word Address 0x0000077c : DDR_DQ_DQ_TX_IO_M0_CFG_3 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3__ADR                                                                        (  0x0000077c )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_3__MSK                                                                        (  0x00000FFF )


// Word Address 0x00000780 : DDR_DQ_DQ_TX_IO_M0_CFG_4 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4__ADR                                                                        (  0x00000780 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_4__MSK                                                                        (  0x00000FFF )


// Word Address 0x00000784 : DDR_DQ_DQ_TX_IO_M0_CFG_5 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5__ADR                                                                        (  0x00000784 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_5__MSK                                                                        (  0x00000FFF )


// Word Address 0x00000788 : DDR_DQ_DQ_TX_IO_M0_CFG_6 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6__ADR                                                                        (  0x00000788 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_6__MSK                                                                        (  0x00000FFF )


// Word Address 0x0000078c : DDR_DQ_DQ_TX_IO_M0_CFG_7 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7__ADR                                                                        (  0x0000078c )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_7__MSK                                                                        (  0x00000FFF )


// Word Address 0x00000790 : DDR_DQ_DQ_TX_IO_M0_CFG_8 (RW)
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8__ADR                                                                        (  0x00000790 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M0_CFG_8__MSK                                                                        (  0x00000FFF )


// Word Address 0x00000794 : DDR_DQ_DQ_TX_IO_M1_CFG_0 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0__ADR                                                                        (  0x00000794 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_0__MSK                                                                        (  0x00000FFF )


// Word Address 0x00000798 : DDR_DQ_DQ_TX_IO_M1_CFG_1 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1__ADR                                                                        (  0x00000798 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_1__MSK                                                                        (  0x00000FFF )


// Word Address 0x0000079c : DDR_DQ_DQ_TX_IO_M1_CFG_2 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2__ADR                                                                        (  0x0000079c )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_2__MSK                                                                        (  0x00000FFF )


// Word Address 0x000007a0 : DDR_DQ_DQ_TX_IO_M1_CFG_3 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3__ADR                                                                        (  0x000007a0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_3__MSK                                                                        (  0x00000FFF )


// Word Address 0x000007a4 : DDR_DQ_DQ_TX_IO_M1_CFG_4 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4__ADR                                                                        (  0x000007a4 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_4__MSK                                                                        (  0x00000FFF )


// Word Address 0x000007a8 : DDR_DQ_DQ_TX_IO_M1_CFG_5 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5__ADR                                                                        (  0x000007a8 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_5__MSK                                                                        (  0x00000FFF )


// Word Address 0x000007ac : DDR_DQ_DQ_TX_IO_M1_CFG_6 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6__ADR                                                                        (  0x000007ac )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_6__MSK                                                                        (  0x00000FFF )


// Word Address 0x000007b0 : DDR_DQ_DQ_TX_IO_M1_CFG_7 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7__ADR                                                                        (  0x000007b0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_7__MSK                                                                        (  0x00000FFF )


// Word Address 0x000007b4 : DDR_DQ_DQ_TX_IO_M1_CFG_8 (RW)
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_OVRD_SEL__MSK                                                               (  0x00000007 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_OVRD_SEL__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_OVRD_VAL__MSK                                                               (  0x00000008 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_OVRD_VAL__SHFT                                                              (  0x00000003 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_RESERVED__MSK                                                               (  0x00000010 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_RESERVED__SHFT                                                              (  0x00000004 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_SW_OVR__MSK                                                                 (  0x00000020 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_SW_OVR__SHFT                                                                (  0x00000005 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_TX_IMPD__MSK                                                                (  0x000001C0 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_TX_IMPD__SHFT                                                               (  0x00000006 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_RX_IMPD__MSK                                                                (  0x00000E00 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8_RX_IMPD__SHFT                                                               (  0x00000009 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8__ADR                                                                        (  0x000007b4 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8__WIDTH                                                                      (  12 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8__POR                                                                        (  0x00000040 )
#define DDR_DQ_DQ_TX_IO_M1_CFG_8__MSK                                                                        (  0x00000FFF )


// Word Address 0x000007b8 : DDR_DQ_DQS_RX_M0_CFG (RW)
#define DDR_DQ_DQS_RX_M0_CFG_RGB_MODE__MSK                                                                   (  0x00000007 )
#define DDR_DQ_DQS_RX_M0_CFG_RGB_MODE__SHFT                                                                  (  0x00000000 )
#define DDR_DQ_DQS_RX_M0_CFG_FGB_MODE__MSK                                                                   (  0x000000F0 )
#define DDR_DQ_DQS_RX_M0_CFG_FGB_MODE__SHFT                                                                  (  0x00000004 )
#define DDR_DQ_DQS_RX_M0_CFG_WCK_MODE__MSK                                                                   (  0x00000100 )
#define DDR_DQ_DQS_RX_M0_CFG_WCK_MODE__SHFT                                                                  (  0x00000008 )
#define DDR_DQ_DQS_RX_M0_CFG_PRE_FILTER_SEL__MSK                                                             (  0x00003000 )
#define DDR_DQ_DQS_RX_M0_CFG_PRE_FILTER_SEL__SHFT                                                            (  0x0000000C )
#define DDR_DQ_DQS_RX_M0_CFG__ADR                                                                            (  0x000007b8 )
#define DDR_DQ_DQS_RX_M0_CFG__WIDTH                                                                          (  14 )
#define DDR_DQ_DQS_RX_M0_CFG__POR                                                                            (  0x00000074 )
#define DDR_DQ_DQS_RX_M0_CFG__MSK                                                                            (  0x000031F7 )


// Word Address 0x000007bc : DDR_DQ_DQS_RX_M1_CFG (RW)
#define DDR_DQ_DQS_RX_M1_CFG_RGB_MODE__MSK                                                                   (  0x00000007 )
#define DDR_DQ_DQS_RX_M1_CFG_RGB_MODE__SHFT                                                                  (  0x00000000 )
#define DDR_DQ_DQS_RX_M1_CFG_FGB_MODE__MSK                                                                   (  0x000000F0 )
#define DDR_DQ_DQS_RX_M1_CFG_FGB_MODE__SHFT                                                                  (  0x00000004 )
#define DDR_DQ_DQS_RX_M1_CFG_WCK_MODE__MSK                                                                   (  0x00000100 )
#define DDR_DQ_DQS_RX_M1_CFG_WCK_MODE__SHFT                                                                  (  0x00000008 )
#define DDR_DQ_DQS_RX_M1_CFG_PRE_FILTER_SEL__MSK                                                             (  0x00003000 )
#define DDR_DQ_DQS_RX_M1_CFG_PRE_FILTER_SEL__SHFT                                                            (  0x0000000C )
#define DDR_DQ_DQS_RX_M1_CFG__ADR                                                                            (  0x000007bc )
#define DDR_DQ_DQS_RX_M1_CFG__WIDTH                                                                          (  14 )
#define DDR_DQ_DQS_RX_M1_CFG__POR                                                                            (  0x00000074 )
#define DDR_DQ_DQS_RX_M1_CFG__MSK                                                                            (  0x000031F7 )


// Word Address 0x000007c0 : DDR_DQ_DQS_RX_BSCAN_STA (R)
#define DDR_DQ_DQS_RX_BSCAN_STA_VAL__MSK                                                                     (  0x0000000F )
#define DDR_DQ_DQS_RX_BSCAN_STA_VAL__SHFT                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_BSCAN_STA__ADR                                                                         (  0x000007c0 )
#define DDR_DQ_DQS_RX_BSCAN_STA__WIDTH                                                                       (   4 )
#define DDR_DQ_DQS_RX_BSCAN_STA__POR                                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_BSCAN_STA__MSK                                                                         (  0x0000000F )


// Word Address 0x000007c4 : DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG (RW)
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG_CTRL_BIN__MSK                                                       (  0x0000003F )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG_CTRL_BIN__SHFT                                                      (  0x00000000 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG_GEAR__MSK                                                           (  0x000000C0 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG_EN__MSK                                                             (  0x00000100 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG_EN__SHFT                                                            (  0x00000008 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG__ADR                                                                (  0x000007c4 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG__WIDTH                                                              (   9 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG__POR                                                                (  0x00000100 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R0_CFG__MSK                                                                (  0x000001FF )


// Word Address 0x000007c8 : DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG (RW)
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG_CTRL_BIN__MSK                                                       (  0x0000003F )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG_CTRL_BIN__SHFT                                                      (  0x00000000 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG_GEAR__MSK                                                           (  0x000000C0 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG_EN__MSK                                                             (  0x00000100 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG_EN__SHFT                                                            (  0x00000008 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG__ADR                                                                (  0x000007c8 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG__WIDTH                                                              (   9 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG__POR                                                                (  0x00000100 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M0_R1_CFG__MSK                                                                (  0x000001FF )


// Word Address 0x000007cc : DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG (RW)
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG_CTRL_BIN__MSK                                                       (  0x0000003F )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG_CTRL_BIN__SHFT                                                      (  0x00000000 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG_GEAR__MSK                                                           (  0x000000C0 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG_EN__MSK                                                             (  0x00000100 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG_EN__SHFT                                                            (  0x00000008 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG__ADR                                                                (  0x000007cc )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG__WIDTH                                                              (   9 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG__POR                                                                (  0x00000100 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R0_CFG__MSK                                                                (  0x000001FF )


// Word Address 0x000007d0 : DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG (RW)
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG_CTRL_BIN__MSK                                                       (  0x0000003F )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG_CTRL_BIN__SHFT                                                      (  0x00000000 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG_GEAR__MSK                                                           (  0x000000C0 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG_EN__MSK                                                             (  0x00000100 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG_EN__SHFT                                                            (  0x00000008 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG__ADR                                                                (  0x000007d0 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG__WIDTH                                                              (   9 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG__POR                                                                (  0x00000100 )
#define DDR_DQ_DQS_RX_SDR_LPDE_M1_R1_CFG__MSK                                                                (  0x000001FF )


// Word Address 0x000007d4 : DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG (RW)
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG__ADR                                                                  (  0x000007d4 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x000007d8 : DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG (RW)
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG__ADR                                                                  (  0x000007d8 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_RX_REN_PI_M0_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x000007dc : DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG (RW)
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG__ADR                                                                  (  0x000007dc )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x000007e0 : DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG (RW)
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG__ADR                                                                  (  0x000007e0 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_RX_REN_PI_M1_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x000007e4 : DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG (RW)
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG__ADR                                                                  (  0x000007e4 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x000007e8 : DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG (RW)
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG__ADR                                                                  (  0x000007e8 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_RX_RCS_PI_M0_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x000007ec : DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG (RW)
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG__ADR                                                                  (  0x000007ec )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x000007f0 : DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG (RW)
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG__ADR                                                                  (  0x000007f0 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_RX_RCS_PI_M1_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x000007f4 : DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG (RW)
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG_CODE__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG_CODE__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG_GEAR__MSK                                                          (  0x000003C0 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG_GEAR__SHFT                                                         (  0x00000006 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG_XCPL__MSK                                                          (  0x00003C00 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG_XCPL__SHFT                                                         (  0x0000000A )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG_EN__MSK                                                            (  0x00004000 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG_EN__SHFT                                                           (  0x0000000E )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG__ADR                                                               (  0x000007f4 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG__WIDTH                                                             (  15 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG__POR                                                               (  0x00000040 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R0_CFG__MSK                                                               (  0x00007FFF )


// Word Address 0x000007f8 : DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG (RW)
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG_CODE__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG_CODE__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG_GEAR__MSK                                                          (  0x000003C0 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG_GEAR__SHFT                                                         (  0x00000006 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG_XCPL__MSK                                                          (  0x00003C00 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG_XCPL__SHFT                                                         (  0x0000000A )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG_EN__MSK                                                            (  0x00004000 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG_EN__SHFT                                                           (  0x0000000E )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG__ADR                                                               (  0x000007f8 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG__WIDTH                                                             (  15 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG__POR                                                               (  0x00000040 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M0_R1_CFG__MSK                                                               (  0x00007FFF )


// Word Address 0x000007fc : DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG (RW)
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG_CODE__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG_CODE__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG_GEAR__MSK                                                          (  0x000003C0 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG_GEAR__SHFT                                                         (  0x00000006 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG_XCPL__MSK                                                          (  0x00003C00 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG_XCPL__SHFT                                                         (  0x0000000A )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG_EN__MSK                                                            (  0x00004000 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG_EN__SHFT                                                           (  0x0000000E )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG__ADR                                                               (  0x000007fc )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG__WIDTH                                                             (  15 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG__POR                                                               (  0x00000040 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R0_CFG__MSK                                                               (  0x00007FFF )


// Word Address 0x00000800 : DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG (RW)
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG_CODE__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG_CODE__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG_GEAR__MSK                                                          (  0x000003C0 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG_GEAR__SHFT                                                         (  0x00000006 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG_XCPL__MSK                                                          (  0x00003C00 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG_XCPL__SHFT                                                         (  0x0000000A )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG_EN__MSK                                                            (  0x00004000 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG_EN__SHFT                                                           (  0x0000000E )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG__ADR                                                               (  0x00000800 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG__WIDTH                                                             (  15 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG__POR                                                               (  0x00000040 )
#define DDR_DQ_DQS_RX_RDQS_PI_0_M1_R1_CFG__MSK                                                               (  0x00007FFF )


// Word Address 0x00000804 : DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG (RW)
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG_CODE__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG_CODE__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG_GEAR__MSK                                                          (  0x000003C0 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG_GEAR__SHFT                                                         (  0x00000006 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG_XCPL__MSK                                                          (  0x00003C00 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG_XCPL__SHFT                                                         (  0x0000000A )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG_EN__MSK                                                            (  0x00004000 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG_EN__SHFT                                                           (  0x0000000E )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG__ADR                                                               (  0x00000804 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG__WIDTH                                                             (  15 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG__POR                                                               (  0x00000040 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R0_CFG__MSK                                                               (  0x00007FFF )


// Word Address 0x00000808 : DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG (RW)
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG_CODE__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG_CODE__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG_GEAR__MSK                                                          (  0x000003C0 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG_GEAR__SHFT                                                         (  0x00000006 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG_XCPL__MSK                                                          (  0x00003C00 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG_XCPL__SHFT                                                         (  0x0000000A )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG_EN__MSK                                                            (  0x00004000 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG_EN__SHFT                                                           (  0x0000000E )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG__ADR                                                               (  0x00000808 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG__WIDTH                                                             (  15 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG__POR                                                               (  0x00000040 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M0_R1_CFG__MSK                                                               (  0x00007FFF )


// Word Address 0x0000080c : DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG (RW)
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG_CODE__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG_CODE__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG_GEAR__MSK                                                          (  0x000003C0 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG_GEAR__SHFT                                                         (  0x00000006 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG_XCPL__MSK                                                          (  0x00003C00 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG_XCPL__SHFT                                                         (  0x0000000A )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG_EN__MSK                                                            (  0x00004000 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG_EN__SHFT                                                           (  0x0000000E )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG__ADR                                                               (  0x0000080c )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG__WIDTH                                                             (  15 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG__POR                                                               (  0x00000040 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R0_CFG__MSK                                                               (  0x00007FFF )


// Word Address 0x00000810 : DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG (RW)
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG_CODE__MSK                                                          (  0x0000003F )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG_CODE__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG_GEAR__MSK                                                          (  0x000003C0 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG_GEAR__SHFT                                                         (  0x00000006 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG_XCPL__MSK                                                          (  0x00003C00 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG_XCPL__SHFT                                                         (  0x0000000A )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG_EN__MSK                                                            (  0x00004000 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG_EN__SHFT                                                           (  0x0000000E )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG__ADR                                                               (  0x00000810 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG__WIDTH                                                             (  15 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG__POR                                                               (  0x00000040 )
#define DDR_DQ_DQS_RX_RDQS_PI_1_M1_R1_CFG__MSK                                                               (  0x00007FFF )


// Word Address 0x00000814 : DDR_DQ_DQS_RX_PI_STA (R)
#define DDR_DQ_DQS_RX_PI_STA_REN_PI_PHASE__MSK                                                               (  0x00000001 )
#define DDR_DQ_DQS_RX_PI_STA_REN_PI_PHASE__SHFT                                                              (  0x00000000 )
#define DDR_DQ_DQS_RX_PI_STA_RCS_PI_PHASE__MSK                                                               (  0x00000002 )
#define DDR_DQ_DQS_RX_PI_STA_RCS_PI_PHASE__SHFT                                                              (  0x00000001 )
#define DDR_DQ_DQS_RX_PI_STA__ADR                                                                            (  0x00000814 )
#define DDR_DQ_DQS_RX_PI_STA__WIDTH                                                                          (   2 )
#define DDR_DQ_DQS_RX_PI_STA__POR                                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_PI_STA__MSK                                                                            (  0x00000003 )


// Word Address 0x00000818 : DDR_DQ_DQS_RX_IO_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_0_DLY_CTRL_C__MSK                                                         (  0x000000FF )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_0_DLY_CTRL_C__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_0_DLY_CTRL_T__MSK                                                         (  0x0000FF00 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_0_DLY_CTRL_T__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_0__ADR                                                                    (  0x00000818 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_0__WIDTH                                                                  (  16 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_0__MSK                                                                    (  0x0000FFFF )


// Word Address 0x0000081c : DDR_DQ_DQS_RX_IO_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_1_DLY_CTRL_C__MSK                                                         (  0x000000FF )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_1_DLY_CTRL_C__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_1_DLY_CTRL_T__MSK                                                         (  0x0000FF00 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_1_DLY_CTRL_T__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_1__ADR                                                                    (  0x0000081c )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_1__WIDTH                                                                  (  16 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M0_R0_CFG_1__MSK                                                                    (  0x0000FFFF )


// Word Address 0x00000820 : DDR_DQ_DQS_RX_IO_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_0_DLY_CTRL_C__MSK                                                         (  0x000000FF )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_0_DLY_CTRL_C__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_0_DLY_CTRL_T__MSK                                                         (  0x0000FF00 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_0_DLY_CTRL_T__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_0__ADR                                                                    (  0x00000820 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_0__WIDTH                                                                  (  16 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_0__MSK                                                                    (  0x0000FFFF )


// Word Address 0x00000824 : DDR_DQ_DQS_RX_IO_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_1_DLY_CTRL_C__MSK                                                         (  0x000000FF )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_1_DLY_CTRL_C__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_1_DLY_CTRL_T__MSK                                                         (  0x0000FF00 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_1_DLY_CTRL_T__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_1__ADR                                                                    (  0x00000824 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_1__WIDTH                                                                  (  16 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M0_R1_CFG_1__MSK                                                                    (  0x0000FFFF )


// Word Address 0x00000828 : DDR_DQ_DQS_RX_IO_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_0_DLY_CTRL_C__MSK                                                         (  0x000000FF )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_0_DLY_CTRL_C__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_0_DLY_CTRL_T__MSK                                                         (  0x0000FF00 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_0_DLY_CTRL_T__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_0__ADR                                                                    (  0x00000828 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_0__WIDTH                                                                  (  16 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_0__MSK                                                                    (  0x0000FFFF )


// Word Address 0x0000082c : DDR_DQ_DQS_RX_IO_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_1_DLY_CTRL_C__MSK                                                         (  0x000000FF )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_1_DLY_CTRL_C__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_1_DLY_CTRL_T__MSK                                                         (  0x0000FF00 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_1_DLY_CTRL_T__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_1__ADR                                                                    (  0x0000082c )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_1__WIDTH                                                                  (  16 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M1_R0_CFG_1__MSK                                                                    (  0x0000FFFF )


// Word Address 0x00000830 : DDR_DQ_DQS_RX_IO_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_0_DLY_CTRL_C__MSK                                                         (  0x000000FF )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_0_DLY_CTRL_C__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_0_DLY_CTRL_T__MSK                                                         (  0x0000FF00 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_0_DLY_CTRL_T__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_0__ADR                                                                    (  0x00000830 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_0__WIDTH                                                                  (  16 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_0__MSK                                                                    (  0x0000FFFF )


// Word Address 0x00000834 : DDR_DQ_DQS_RX_IO_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_1_DLY_CTRL_C__MSK                                                         (  0x000000FF )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_1_DLY_CTRL_C__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_1_DLY_CTRL_T__MSK                                                         (  0x0000FF00 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_1_DLY_CTRL_T__SHFT                                                        (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_1__ADR                                                                    (  0x00000834 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_1__WIDTH                                                                  (  16 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_M1_R1_CFG_1__MSK                                                                    (  0x0000FFFF )


// Word Address 0x00000838 : DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG (RW)
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_CAL_P_C__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_CAL_P_C__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_CAL_P_T__MSK                                                          (  0x000000F0 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_CAL_P_T__SHFT                                                         (  0x00000004 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_CAL_N_C__MSK                                                          (  0x00000F00 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_CAL_N_C__SHFT                                                         (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_CAL_N_T__MSK                                                          (  0x0000F000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_CAL_N_T__SHFT                                                         (  0x0000000C )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_FB_EN__MSK                                                            (  0x00070000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_FB_EN__SHFT                                                           (  0x00000010 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_DCPATH_EN__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_DCPATH_EN__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_EN__MSK                                                               (  0x00100000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_EN__SHFT                                                              (  0x00000014 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_RXCAL_EN__MSK                                                         (  0x00200000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_RXCAL_EN__SHFT                                                        (  0x00000015 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_SE_MODE__MSK                                                          (  0x00400000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_SE_MODE__SHFT                                                         (  0x00000016 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_SW_OVR__MSK                                                           (  0x00800000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG_SW_OVR__SHFT                                                          (  0x00000017 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG__ADR                                                                  (  0x00000838 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG__WIDTH                                                                (  24 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG__POR                                                                  (  0x004A7777 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R0_CFG__MSK                                                                  (  0x00FFFFFF )


// Word Address 0x0000083c : DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG (RW)
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_CAL_P_C__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_CAL_P_C__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_CAL_P_T__MSK                                                          (  0x000000F0 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_CAL_P_T__SHFT                                                         (  0x00000004 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_CAL_N_C__MSK                                                          (  0x00000F00 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_CAL_N_C__SHFT                                                         (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_CAL_N_T__MSK                                                          (  0x0000F000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_CAL_N_T__SHFT                                                         (  0x0000000C )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_FB_EN__MSK                                                            (  0x00070000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_FB_EN__SHFT                                                           (  0x00000010 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_DCPATH_EN__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_DCPATH_EN__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_EN__MSK                                                               (  0x00100000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_EN__SHFT                                                              (  0x00000014 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_RXCAL_EN__MSK                                                         (  0x00200000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_RXCAL_EN__SHFT                                                        (  0x00000015 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_SE_MODE__MSK                                                          (  0x00400000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_SE_MODE__SHFT                                                         (  0x00000016 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_SW_OVR__MSK                                                           (  0x00800000 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG_SW_OVR__SHFT                                                          (  0x00000017 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG__ADR                                                                  (  0x0000083c )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG__WIDTH                                                                (  24 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG__POR                                                                  (  0x004A7777 )
#define DDR_DQ_DQS_RX_IO_CMN_M0_R1_CFG__MSK                                                                  (  0x00FFFFFF )


// Word Address 0x00000840 : DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG (RW)
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_CAL_P_C__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_CAL_P_C__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_CAL_P_T__MSK                                                          (  0x000000F0 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_CAL_P_T__SHFT                                                         (  0x00000004 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_CAL_N_C__MSK                                                          (  0x00000F00 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_CAL_N_C__SHFT                                                         (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_CAL_N_T__MSK                                                          (  0x0000F000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_CAL_N_T__SHFT                                                         (  0x0000000C )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_FB_EN__MSK                                                            (  0x00070000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_FB_EN__SHFT                                                           (  0x00000010 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_DCPATH_EN__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_DCPATH_EN__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_EN__MSK                                                               (  0x00100000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_EN__SHFT                                                              (  0x00000014 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_RXCAL_EN__MSK                                                         (  0x00200000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_RXCAL_EN__SHFT                                                        (  0x00000015 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_SE_MODE__MSK                                                          (  0x00400000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_SE_MODE__SHFT                                                         (  0x00000016 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_SW_OVR__MSK                                                           (  0x00800000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG_SW_OVR__SHFT                                                          (  0x00000017 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG__ADR                                                                  (  0x00000840 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG__WIDTH                                                                (  24 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG__POR                                                                  (  0x004A7777 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R0_CFG__MSK                                                                  (  0x00FFFFFF )


// Word Address 0x00000844 : DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG (RW)
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_CAL_P_C__MSK                                                          (  0x0000000F )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_CAL_P_C__SHFT                                                         (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_CAL_P_T__MSK                                                          (  0x000000F0 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_CAL_P_T__SHFT                                                         (  0x00000004 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_CAL_N_C__MSK                                                          (  0x00000F00 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_CAL_N_C__SHFT                                                         (  0x00000008 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_CAL_N_T__MSK                                                          (  0x0000F000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_CAL_N_T__SHFT                                                         (  0x0000000C )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_FB_EN__MSK                                                            (  0x00070000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_FB_EN__SHFT                                                           (  0x00000010 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_DCPATH_EN__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_DCPATH_EN__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_EN__MSK                                                               (  0x00100000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_EN__SHFT                                                              (  0x00000014 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_RXCAL_EN__MSK                                                         (  0x00200000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_RXCAL_EN__SHFT                                                        (  0x00000015 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_SE_MODE__MSK                                                          (  0x00400000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_SE_MODE__SHFT                                                         (  0x00000016 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_SW_OVR__MSK                                                           (  0x00800000 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG_SW_OVR__SHFT                                                          (  0x00000017 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG__ADR                                                                  (  0x00000844 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG__WIDTH                                                                (  24 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG__POR                                                                  (  0x004A7777 )
#define DDR_DQ_DQS_RX_IO_CMN_M1_R1_CFG__MSK                                                                  (  0x00FFFFFF )


// Word Address 0x00000848 : DDR_DQ_DQS_RX_IO_STA (R)
#define DDR_DQ_DQS_RX_IO_STA_CORE_IG__MSK                                                                    (  0xFFFFFFFF )
#define DDR_DQ_DQS_RX_IO_STA_CORE_IG__SHFT                                                                   (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_STA__ADR                                                                            (  0x00000848 )
#define DDR_DQ_DQS_RX_IO_STA__WIDTH                                                                          (  32 )
#define DDR_DQ_DQS_RX_IO_STA__POR                                                                            (  0x00000000 )
#define DDR_DQ_DQS_RX_IO_STA__MSK                                                                            (  0xFFFFFFFF )


// Word Address 0x0000084c : DDR_DQ_DQS_RX_SA_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_CODE_0__MSK                                                         (  0x0000000F )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_CODE_0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_CODE_90__MSK                                                        (  0x000000F0 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_CODE_90__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_CODE_180__MSK                                                       (  0x00000F00 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_CODE_180__SHFT                                                      (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_CODE_270__MSK                                                       (  0x0000F000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_CODE_270__SHFT                                                      (  0x0000000C )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_DIR_0__MSK                                                          (  0x00010000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_DIR_0__SHFT                                                         (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_DIR_90__MSK                                                         (  0x00020000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_DIR_90__SHFT                                                        (  0x00000011 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_DIR_180__MSK                                                        (  0x00040000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_DIR_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_DIR_270__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0_CAL_DIR_270__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0__ADR                                                                    (  0x0000084c )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0__WIDTH                                                                  (  20 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_0__MSK                                                                    (  0x000FFFFF )


// Word Address 0x00000850 : DDR_DQ_DQS_RX_SA_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_CODE_0__MSK                                                         (  0x0000000F )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_CODE_0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_CODE_90__MSK                                                        (  0x000000F0 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_CODE_90__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_CODE_180__MSK                                                       (  0x00000F00 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_CODE_180__SHFT                                                      (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_CODE_270__MSK                                                       (  0x0000F000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_CODE_270__SHFT                                                      (  0x0000000C )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_DIR_0__MSK                                                          (  0x00010000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_DIR_0__SHFT                                                         (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_DIR_90__MSK                                                         (  0x00020000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_DIR_90__SHFT                                                        (  0x00000011 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_DIR_180__MSK                                                        (  0x00040000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_DIR_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_DIR_270__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1_CAL_DIR_270__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1__ADR                                                                    (  0x00000850 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1__WIDTH                                                                  (  20 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M0_R0_CFG_1__MSK                                                                    (  0x000FFFFF )


// Word Address 0x00000854 : DDR_DQ_DQS_RX_SA_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_CODE_0__MSK                                                         (  0x0000000F )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_CODE_0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_CODE_90__MSK                                                        (  0x000000F0 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_CODE_90__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_CODE_180__MSK                                                       (  0x00000F00 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_CODE_180__SHFT                                                      (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_CODE_270__MSK                                                       (  0x0000F000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_CODE_270__SHFT                                                      (  0x0000000C )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_DIR_0__MSK                                                          (  0x00010000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_DIR_0__SHFT                                                         (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_DIR_90__MSK                                                         (  0x00020000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_DIR_90__SHFT                                                        (  0x00000011 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_DIR_180__MSK                                                        (  0x00040000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_DIR_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_DIR_270__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0_CAL_DIR_270__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0__ADR                                                                    (  0x00000854 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0__WIDTH                                                                  (  20 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_0__MSK                                                                    (  0x000FFFFF )


// Word Address 0x00000858 : DDR_DQ_DQS_RX_SA_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_CODE_0__MSK                                                         (  0x0000000F )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_CODE_0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_CODE_90__MSK                                                        (  0x000000F0 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_CODE_90__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_CODE_180__MSK                                                       (  0x00000F00 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_CODE_180__SHFT                                                      (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_CODE_270__MSK                                                       (  0x0000F000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_CODE_270__SHFT                                                      (  0x0000000C )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_DIR_0__MSK                                                          (  0x00010000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_DIR_0__SHFT                                                         (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_DIR_90__MSK                                                         (  0x00020000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_DIR_90__SHFT                                                        (  0x00000011 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_DIR_180__MSK                                                        (  0x00040000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_DIR_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_DIR_270__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1_CAL_DIR_270__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1__ADR                                                                    (  0x00000858 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1__WIDTH                                                                  (  20 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M0_R1_CFG_1__MSK                                                                    (  0x000FFFFF )


// Word Address 0x0000085c : DDR_DQ_DQS_RX_SA_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_CODE_0__MSK                                                         (  0x0000000F )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_CODE_0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_CODE_90__MSK                                                        (  0x000000F0 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_CODE_90__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_CODE_180__MSK                                                       (  0x00000F00 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_CODE_180__SHFT                                                      (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_CODE_270__MSK                                                       (  0x0000F000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_CODE_270__SHFT                                                      (  0x0000000C )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_DIR_0__MSK                                                          (  0x00010000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_DIR_0__SHFT                                                         (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_DIR_90__MSK                                                         (  0x00020000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_DIR_90__SHFT                                                        (  0x00000011 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_DIR_180__MSK                                                        (  0x00040000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_DIR_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_DIR_270__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0_CAL_DIR_270__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0__ADR                                                                    (  0x0000085c )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0__WIDTH                                                                  (  20 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_0__MSK                                                                    (  0x000FFFFF )


// Word Address 0x00000860 : DDR_DQ_DQS_RX_SA_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_CODE_0__MSK                                                         (  0x0000000F )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_CODE_0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_CODE_90__MSK                                                        (  0x000000F0 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_CODE_90__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_CODE_180__MSK                                                       (  0x00000F00 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_CODE_180__SHFT                                                      (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_CODE_270__MSK                                                       (  0x0000F000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_CODE_270__SHFT                                                      (  0x0000000C )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_DIR_0__MSK                                                          (  0x00010000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_DIR_0__SHFT                                                         (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_DIR_90__MSK                                                         (  0x00020000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_DIR_90__SHFT                                                        (  0x00000011 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_DIR_180__MSK                                                        (  0x00040000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_DIR_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_DIR_270__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1_CAL_DIR_270__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1__ADR                                                                    (  0x00000860 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1__WIDTH                                                                  (  20 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M1_R0_CFG_1__MSK                                                                    (  0x000FFFFF )


// Word Address 0x00000864 : DDR_DQ_DQS_RX_SA_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_CODE_0__MSK                                                         (  0x0000000F )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_CODE_0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_CODE_90__MSK                                                        (  0x000000F0 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_CODE_90__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_CODE_180__MSK                                                       (  0x00000F00 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_CODE_180__SHFT                                                      (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_CODE_270__MSK                                                       (  0x0000F000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_CODE_270__SHFT                                                      (  0x0000000C )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_DIR_0__MSK                                                          (  0x00010000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_DIR_0__SHFT                                                         (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_DIR_90__MSK                                                         (  0x00020000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_DIR_90__SHFT                                                        (  0x00000011 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_DIR_180__MSK                                                        (  0x00040000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_DIR_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_DIR_270__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0_CAL_DIR_270__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0__ADR                                                                    (  0x00000864 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0__WIDTH                                                                  (  20 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_0__MSK                                                                    (  0x000FFFFF )


// Word Address 0x00000868 : DDR_DQ_DQS_RX_SA_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_CODE_0__MSK                                                         (  0x0000000F )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_CODE_0__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_CODE_90__MSK                                                        (  0x000000F0 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_CODE_90__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_CODE_180__MSK                                                       (  0x00000F00 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_CODE_180__SHFT                                                      (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_CODE_270__MSK                                                       (  0x0000F000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_CODE_270__SHFT                                                      (  0x0000000C )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_DIR_0__MSK                                                          (  0x00010000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_DIR_0__SHFT                                                         (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_DIR_90__MSK                                                         (  0x00020000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_DIR_90__SHFT                                                        (  0x00000011 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_DIR_180__MSK                                                        (  0x00040000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_DIR_180__SHFT                                                       (  0x00000012 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_DIR_270__MSK                                                        (  0x00080000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1_CAL_DIR_270__SHFT                                                       (  0x00000013 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1__ADR                                                                    (  0x00000868 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1__WIDTH                                                                  (  20 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_M1_R1_CFG_1__MSK                                                                    (  0x000FFFFF )


// Word Address 0x0000086c : DDR_DQ_DQS_RX_SA_CMN_CFG (RW)
#define DDR_DQ_DQS_RX_SA_CMN_CFG_OVR_EN_0_180__MSK                                                           (  0x00000001 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_OVR_EN_0_180__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_CAL_EN_0_180__MSK                                                           (  0x00000002 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_CAL_EN_0_180__SHFT                                                          (  0x00000001 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_OVR_EN_90_270__MSK                                                          (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_OVR_EN_90_270__SHFT                                                         (  0x00000002 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_CAL_EN_90_270__MSK                                                          (  0x00000008 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_CAL_EN_90_270__SHFT                                                         (  0x00000003 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_SW_OVR__MSK                                                                 (  0x00000010 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG_SW_OVR__SHFT                                                                (  0x00000004 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG__ADR                                                                        (  0x0000086c )
#define DDR_DQ_DQS_RX_SA_CMN_CFG__WIDTH                                                                      (   5 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG__POR                                                                        (  0x00000005 )
#define DDR_DQ_DQS_RX_SA_CMN_CFG__MSK                                                                        (  0x0000001F )


// Word Address 0x00000870 : DDR_DQ_DQS_TX_M0_CFG (RW)
#define DDR_DQ_DQS_TX_M0_CFG_TGB_MODE__MSK                                                                   (  0x00000007 )
#define DDR_DQ_DQS_TX_M0_CFG_TGB_MODE__SHFT                                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_M0_CFG_WGB_MODE__MSK                                                                   (  0x000000F0 )
#define DDR_DQ_DQS_TX_M0_CFG_WGB_MODE__SHFT                                                                  (  0x00000004 )
#define DDR_DQ_DQS_TX_M0_CFG_CK2WCK_RATIO__MSK                                                               (  0x00000300 )
#define DDR_DQ_DQS_TX_M0_CFG_CK2WCK_RATIO__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_M0_CFG__ADR                                                                            (  0x00000870 )
#define DDR_DQ_DQS_TX_M0_CFG__WIDTH                                                                          (  10 )
#define DDR_DQ_DQS_TX_M0_CFG__POR                                                                            (  0x00000087 )
#define DDR_DQ_DQS_TX_M0_CFG__MSK                                                                            (  0x000003F7 )


// Word Address 0x00000874 : DDR_DQ_DQS_TX_M1_CFG (RW)
#define DDR_DQ_DQS_TX_M1_CFG_TGB_MODE__MSK                                                                   (  0x00000007 )
#define DDR_DQ_DQS_TX_M1_CFG_TGB_MODE__SHFT                                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_M1_CFG_WGB_MODE__MSK                                                                   (  0x000000F0 )
#define DDR_DQ_DQS_TX_M1_CFG_WGB_MODE__SHFT                                                                  (  0x00000004 )
#define DDR_DQ_DQS_TX_M1_CFG_CK2WCK_RATIO__MSK                                                               (  0x00000300 )
#define DDR_DQ_DQS_TX_M1_CFG_CK2WCK_RATIO__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_M1_CFG__ADR                                                                            (  0x00000874 )
#define DDR_DQ_DQS_TX_M1_CFG__WIDTH                                                                          (  10 )
#define DDR_DQ_DQS_TX_M1_CFG__POR                                                                            (  0x00000087 )
#define DDR_DQ_DQS_TX_M1_CFG__MSK                                                                            (  0x000003F7 )


// Word Address 0x00000878 : DDR_DQ_DQS_TX_BSCAN_CTRL_CFG (RW)
#define DDR_DQ_DQS_TX_BSCAN_CTRL_CFG_IE__MSK                                                                 (  0x00000001 )
#define DDR_DQ_DQS_TX_BSCAN_CTRL_CFG_IE__SHFT                                                                (  0x00000000 )
#define DDR_DQ_DQS_TX_BSCAN_CTRL_CFG_OE__MSK                                                                 (  0x00000002 )
#define DDR_DQ_DQS_TX_BSCAN_CTRL_CFG_OE__SHFT                                                                (  0x00000001 )
#define DDR_DQ_DQS_TX_BSCAN_CTRL_CFG__ADR                                                                    (  0x00000878 )
#define DDR_DQ_DQS_TX_BSCAN_CTRL_CFG__WIDTH                                                                  (   2 )
#define DDR_DQ_DQS_TX_BSCAN_CTRL_CFG__POR                                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_BSCAN_CTRL_CFG__MSK                                                                    (  0x00000003 )


// Word Address 0x0000087c : DDR_DQ_DQS_TX_BSCAN_CFG (RW)
#define DDR_DQ_DQS_TX_BSCAN_CFG_VAL__MSK                                                                     (  0x0000000F )
#define DDR_DQ_DQS_TX_BSCAN_CFG_VAL__SHFT                                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_BSCAN_CFG__ADR                                                                         (  0x0000087c )
#define DDR_DQ_DQS_TX_BSCAN_CFG__WIDTH                                                                       (   4 )
#define DDR_DQ_DQS_TX_BSCAN_CFG__POR                                                                         (  0x00000000 )
#define DDR_DQ_DQS_TX_BSCAN_CFG__MSK                                                                         (  0x0000000F )


// Word Address 0x00000880 : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_0_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_0_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_0__ADR                                                               (  0x00000880 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_0__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_0__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_0__MSK                                                               (  0x0000003F )


// Word Address 0x00000884 : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_1_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_1_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_1__ADR                                                               (  0x00000884 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_1__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_1__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_1__MSK                                                               (  0x0000003F )


// Word Address 0x00000888 : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_2_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_2_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_2__ADR                                                               (  0x00000888 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_2__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_2__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_2__MSK                                                               (  0x0000003F )


// Word Address 0x0000088c : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_3_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_3_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_3__ADR                                                               (  0x0000088c )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_3__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_3__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_3__MSK                                                               (  0x0000003F )


// Word Address 0x00000890 : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_4_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_4_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_4__ADR                                                               (  0x00000890 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_4__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_4__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_4__MSK                                                               (  0x0000003F )


// Word Address 0x00000894 : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_5_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_5_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_5__ADR                                                               (  0x00000894 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_5__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_5__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_5__MSK                                                               (  0x0000003F )


// Word Address 0x00000898 : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_6_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_6_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_6__ADR                                                               (  0x00000898 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_6__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_6__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_6__MSK                                                               (  0x0000003F )


// Word Address 0x0000089c : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_7_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_7_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_7__ADR                                                               (  0x0000089c )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_7__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_7__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_7__MSK                                                               (  0x0000003F )


// Word Address 0x000008a0 : DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_8_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_8_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_8__ADR                                                               (  0x000008a0 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_8__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_8__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M0_CFG_8__MSK                                                               (  0x0000003F )


// Word Address 0x000008a4 : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_0_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_0_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_0__ADR                                                               (  0x000008a4 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_0__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_0__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_0__MSK                                                               (  0x0000003F )


// Word Address 0x000008a8 : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_1_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_1_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_1__ADR                                                               (  0x000008a8 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_1__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_1__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_1__MSK                                                               (  0x0000003F )


// Word Address 0x000008ac : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_2_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_2_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_2__ADR                                                               (  0x000008ac )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_2__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_2__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_2__MSK                                                               (  0x0000003F )


// Word Address 0x000008b0 : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_3_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_3_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_3__ADR                                                               (  0x000008b0 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_3__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_3__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_3__MSK                                                               (  0x0000003F )


// Word Address 0x000008b4 : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_4_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_4_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_4__ADR                                                               (  0x000008b4 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_4__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_4__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_4__MSK                                                               (  0x0000003F )


// Word Address 0x000008b8 : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_5_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_5_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_5__ADR                                                               (  0x000008b8 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_5__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_5__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_5__MSK                                                               (  0x0000003F )


// Word Address 0x000008bc : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_6_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_6_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_6__ADR                                                               (  0x000008bc )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_6__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_6__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_6__MSK                                                               (  0x0000003F )


// Word Address 0x000008c0 : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_7_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_7_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_7__ADR                                                               (  0x000008c0 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_7__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_7__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_7__MSK                                                               (  0x0000003F )


// Word Address 0x000008c4 : DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_8_EGRESS_MODE__MSK                                                   (  0x0000003F )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_8_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_8__ADR                                                               (  0x000008c4 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_8__WIDTH                                                             (   6 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_8__POR                                                               (  0x00000001 )
#define DDR_DQ_DQS_TX_EGRESS_ANA_M1_CFG_8__MSK                                                               (  0x0000003F )


// Word Address 0x000008c8 : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_0_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_0_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_0__ADR                                                               (  0x000008c8 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_0__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_0__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_0__MSK                                                               (  0x0000007F )


// Word Address 0x000008cc : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_1_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_1_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_1__ADR                                                               (  0x000008cc )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_1__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_1__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_1__MSK                                                               (  0x0000007F )


// Word Address 0x000008d0 : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_2_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_2_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_2__ADR                                                               (  0x000008d0 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_2__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_2__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_2__MSK                                                               (  0x0000007F )


// Word Address 0x000008d4 : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_3_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_3_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_3__ADR                                                               (  0x000008d4 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_3__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_3__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_3__MSK                                                               (  0x0000007F )


// Word Address 0x000008d8 : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_4_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_4_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_4__ADR                                                               (  0x000008d8 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_4__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_4__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_4__MSK                                                               (  0x0000007F )


// Word Address 0x000008dc : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_5_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_5_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_5__ADR                                                               (  0x000008dc )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_5__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_5__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_5__MSK                                                               (  0x0000007F )


// Word Address 0x000008e0 : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_6_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_6_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_6__ADR                                                               (  0x000008e0 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_6__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_6__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_6__MSK                                                               (  0x0000007F )


// Word Address 0x000008e4 : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_7_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_7_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_7__ADR                                                               (  0x000008e4 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_7__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_7__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_7__MSK                                                               (  0x0000007F )


// Word Address 0x000008e8 : DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_8_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_8_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_8__ADR                                                               (  0x000008e8 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_8__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_8__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M0_CFG_8__MSK                                                               (  0x0000007F )


// Word Address 0x000008ec : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_0_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_0_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_0__ADR                                                               (  0x000008ec )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_0__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_0__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_0__MSK                                                               (  0x0000007F )


// Word Address 0x000008f0 : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_1_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_1_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_1__ADR                                                               (  0x000008f0 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_1__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_1__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_1__MSK                                                               (  0x0000007F )


// Word Address 0x000008f4 : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_2_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_2_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_2__ADR                                                               (  0x000008f4 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_2__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_2__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_2__MSK                                                               (  0x0000007F )


// Word Address 0x000008f8 : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_3_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_3_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_3__ADR                                                               (  0x000008f8 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_3__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_3__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_3__MSK                                                               (  0x0000007F )


// Word Address 0x000008fc : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_4_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_4_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_4__ADR                                                               (  0x000008fc )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_4__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_4__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_4__MSK                                                               (  0x0000007F )


// Word Address 0x00000900 : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_5_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_5_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_5__ADR                                                               (  0x00000900 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_5__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_5__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_5__MSK                                                               (  0x0000007F )


// Word Address 0x00000904 : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_6_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_6_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_6__ADR                                                               (  0x00000904 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_6__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_6__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_6__MSK                                                               (  0x0000007F )


// Word Address 0x00000908 : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_7_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_7_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_7__ADR                                                               (  0x00000908 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_7__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_7__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_7__MSK                                                               (  0x0000007F )


// Word Address 0x0000090c : DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_8_EGRESS_MODE__MSK                                                   (  0x0000007F )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_8_EGRESS_MODE__SHFT                                                  (  0x00000000 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_8__ADR                                                               (  0x0000090c )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_8__WIDTH                                                             (   7 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_8__POR                                                               (  0x00000002 )
#define DDR_DQ_DQS_TX_EGRESS_DIG_M1_CFG_8__MSK                                                               (  0x0000007F )


// Word Address 0x00000910 : DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG__ADR                                                                  (  0x00000910 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000914 : DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG__ADR                                                                  (  0x00000914 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_ODR_PI_M0_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000918 : DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG__ADR                                                                  (  0x00000918 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x0000091c : DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG_CODE__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG_CODE__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG__ADR                                                                  (  0x0000091c )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_ODR_PI_M1_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000920 : DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG__ADR                                                                (  0x00000920 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R0_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000924 : DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG__ADR                                                                (  0x00000924 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M0_R1_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000928 : DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG__ADR                                                                (  0x00000928 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R0_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x0000092c : DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG__ADR                                                                (  0x0000092c )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_QDR_PI_0_M1_R1_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000930 : DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG__ADR                                                                (  0x00000930 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R0_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000934 : DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG__ADR                                                                (  0x00000934 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M0_R1_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000938 : DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG__ADR                                                                (  0x00000938 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R0_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x0000093c : DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG__ADR                                                                (  0x0000093c )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_QDR_PI_1_M1_R1_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000940 : DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG__ADR                                                                (  0x00000940 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R0_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000944 : DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG__ADR                                                                (  0x00000944 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M0_R1_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000948 : DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG__ADR                                                                (  0x00000948 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R0_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x0000094c : DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG__ADR                                                                (  0x0000094c )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_DDR_PI_0_M1_R1_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000950 : DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG__ADR                                                                (  0x00000950 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R0_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000954 : DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG__ADR                                                                (  0x00000954 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M0_R1_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000958 : DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG__ADR                                                                (  0x00000958 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R0_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x0000095c : DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG_CODE__MSK                                                           (  0x0000003F )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG_CODE__SHFT                                                          (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG_GEAR__MSK                                                           (  0x000003C0 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG_GEAR__SHFT                                                          (  0x00000006 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG_XCPL__MSK                                                           (  0x00003C00 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG_XCPL__SHFT                                                          (  0x0000000A )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG_EN__MSK                                                             (  0x00004000 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG_EN__SHFT                                                            (  0x0000000E )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG__ADR                                                                (  0x0000095c )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG__WIDTH                                                              (  15 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG__POR                                                                (  0x00000040 )
#define DDR_DQ_DQS_TX_DDR_PI_1_M1_R1_CFG__MSK                                                                (  0x00007FFF )


// Word Address 0x00000960 : DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG_CODE__MSK                                                              (  0x0000003F )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG_CODE__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG_GEAR__MSK                                                              (  0x000003C0 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG_XCPL__MSK                                                              (  0x00003C00 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG_XCPL__SHFT                                                             (  0x0000000A )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG_EN__MSK                                                                (  0x00004000 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG_EN__SHFT                                                               (  0x0000000E )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG__ADR                                                                   (  0x00000960 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG__WIDTH                                                                 (  15 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG__POR                                                                   (  0x00000040 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R0_CFG__MSK                                                                   (  0x00007FFF )


// Word Address 0x00000964 : DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG_CODE__MSK                                                              (  0x0000003F )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG_CODE__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG_GEAR__MSK                                                              (  0x000003C0 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG_XCPL__MSK                                                              (  0x00003C00 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG_XCPL__SHFT                                                             (  0x0000000A )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG_EN__MSK                                                                (  0x00004000 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG_EN__SHFT                                                               (  0x0000000E )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG__ADR                                                                   (  0x00000964 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG__WIDTH                                                                 (  15 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG__POR                                                                   (  0x00000040 )
#define DDR_DQ_DQS_TX_PI_RT_M0_R1_CFG__MSK                                                                   (  0x00007FFF )


// Word Address 0x00000968 : DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG_CODE__MSK                                                              (  0x0000003F )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG_CODE__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG_GEAR__MSK                                                              (  0x000003C0 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG_XCPL__MSK                                                              (  0x00003C00 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG_XCPL__SHFT                                                             (  0x0000000A )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG_EN__MSK                                                                (  0x00004000 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG_EN__SHFT                                                               (  0x0000000E )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG__ADR                                                                   (  0x00000968 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG__WIDTH                                                                 (  15 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG__POR                                                                   (  0x00000040 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R0_CFG__MSK                                                                   (  0x00007FFF )


// Word Address 0x0000096c : DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG_CODE__MSK                                                              (  0x0000003F )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG_CODE__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG_GEAR__MSK                                                              (  0x000003C0 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG_GEAR__SHFT                                                             (  0x00000006 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG_XCPL__MSK                                                              (  0x00003C00 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG_XCPL__SHFT                                                             (  0x0000000A )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG_EN__MSK                                                                (  0x00004000 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG_EN__SHFT                                                               (  0x0000000E )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG__ADR                                                                   (  0x0000096c )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG__WIDTH                                                                 (  15 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG__POR                                                                   (  0x00000040 )
#define DDR_DQ_DQS_TX_PI_RT_M1_R1_CFG__MSK                                                                   (  0x00007FFF )


// Word Address 0x00000970 : DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG_RSVD__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG_RSVD__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG__ADR                                                                  (  0x00000970 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000974 : DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG_RSVD__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG_RSVD__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG__ADR                                                                  (  0x00000974 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_PI_M0_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000978 : DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG_RSVD__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG_RSVD__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG__ADR                                                                  (  0x00000978 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x0000097c : DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG_RSVD__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG_RSVD__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG__ADR                                                                  (  0x0000097c )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_PI_M1_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000980 : DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG_RSVD__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG_RSVD__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG__ADR                                                                  (  0x00000980 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000984 : DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG_RSVD__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG_RSVD__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG__ADR                                                                  (  0x00000984 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_DFI_PI_M0_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000988 : DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG_RSVD__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG_RSVD__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG__ADR                                                                  (  0x00000988 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R0_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x0000098c : DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG_RSVD__MSK                                                             (  0x0000003F )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG_RSVD__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG_GEAR__MSK                                                             (  0x000003C0 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG_XCPL__MSK                                                             (  0x00003C00 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG_XCPL__SHFT                                                            (  0x0000000A )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG_EN__MSK                                                               (  0x00004000 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG_EN__SHFT                                                              (  0x0000000E )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG__ADR                                                                  (  0x0000098c )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG__WIDTH                                                                (  15 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG__POR                                                                  (  0x00000040 )
#define DDR_DQ_DQS_TX_DFI_PI_M1_R1_CFG__MSK                                                                  (  0x00007FFF )


// Word Address 0x00000990 : DDR_DQ_DQS_TX_RT_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_RT_M0_R0_CFG_PIPE_EN__MSK                                                              (  0x000001FF )
#define DDR_DQ_DQS_TX_RT_M0_R0_CFG_PIPE_EN__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_RT_M0_R0_CFG__ADR                                                                      (  0x00000990 )
#define DDR_DQ_DQS_TX_RT_M0_R0_CFG__WIDTH                                                                    (   9 )
#define DDR_DQ_DQS_TX_RT_M0_R0_CFG__POR                                                                      (  0x00000000 )
#define DDR_DQ_DQS_TX_RT_M0_R0_CFG__MSK                                                                      (  0x000001FF )


// Word Address 0x00000994 : DDR_DQ_DQS_TX_RT_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_RT_M0_R1_CFG_PIPE_EN__MSK                                                              (  0x000001FF )
#define DDR_DQ_DQS_TX_RT_M0_R1_CFG_PIPE_EN__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_RT_M0_R1_CFG__ADR                                                                      (  0x00000994 )
#define DDR_DQ_DQS_TX_RT_M0_R1_CFG__WIDTH                                                                    (   9 )
#define DDR_DQ_DQS_TX_RT_M0_R1_CFG__POR                                                                      (  0x00000000 )
#define DDR_DQ_DQS_TX_RT_M0_R1_CFG__MSK                                                                      (  0x000001FF )


// Word Address 0x00000998 : DDR_DQ_DQS_TX_RT_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_RT_M1_R0_CFG_PIPE_EN__MSK                                                              (  0x000001FF )
#define DDR_DQ_DQS_TX_RT_M1_R0_CFG_PIPE_EN__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_RT_M1_R0_CFG__ADR                                                                      (  0x00000998 )
#define DDR_DQ_DQS_TX_RT_M1_R0_CFG__WIDTH                                                                    (   9 )
#define DDR_DQ_DQS_TX_RT_M1_R0_CFG__POR                                                                      (  0x00000000 )
#define DDR_DQ_DQS_TX_RT_M1_R0_CFG__MSK                                                                      (  0x000001FF )


// Word Address 0x0000099c : DDR_DQ_DQS_TX_RT_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_RT_M1_R1_CFG_PIPE_EN__MSK                                                              (  0x000001FF )
#define DDR_DQ_DQS_TX_RT_M1_R1_CFG_PIPE_EN__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_RT_M1_R1_CFG__ADR                                                                      (  0x0000099c )
#define DDR_DQ_DQS_TX_RT_M1_R1_CFG__WIDTH                                                                    (   9 )
#define DDR_DQ_DQS_TX_RT_M1_R1_CFG__POR                                                                      (  0x00000000 )
#define DDR_DQ_DQS_TX_RT_M1_R1_CFG__MSK                                                                      (  0x000001FF )


// Word Address 0x000009a0 : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0__ADR                                                                   (  0x000009a0 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_0__MSK                                                                   (  0x000000FF )


// Word Address 0x000009a4 : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1__ADR                                                                   (  0x000009a4 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_1__MSK                                                                   (  0x000000FF )


// Word Address 0x000009a8 : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2__ADR                                                                   (  0x000009a8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_2__MSK                                                                   (  0x000000FF )


// Word Address 0x000009ac : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3__ADR                                                                   (  0x000009ac )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_3__MSK                                                                   (  0x000000FF )


// Word Address 0x000009b0 : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4__ADR                                                                   (  0x000009b0 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_4__MSK                                                                   (  0x000000FF )


// Word Address 0x000009b4 : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5__ADR                                                                   (  0x000009b4 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_5__MSK                                                                   (  0x000000FF )


// Word Address 0x000009b8 : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6__ADR                                                                   (  0x000009b8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_6__MSK                                                                   (  0x000000FF )


// Word Address 0x000009bc : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7__ADR                                                                   (  0x000009bc )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_7__MSK                                                                   (  0x000000FF )


// Word Address 0x000009c0 : DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8__ADR                                                                   (  0x000009c0 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R0_CFG_8__MSK                                                                   (  0x000000FF )


// Word Address 0x000009c4 : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0__ADR                                                                   (  0x000009c4 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_0__MSK                                                                   (  0x000000FF )


// Word Address 0x000009c8 : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1__ADR                                                                   (  0x000009c8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_1__MSK                                                                   (  0x000000FF )


// Word Address 0x000009cc : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2__ADR                                                                   (  0x000009cc )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_2__MSK                                                                   (  0x000000FF )


// Word Address 0x000009d0 : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3__ADR                                                                   (  0x000009d0 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_3__MSK                                                                   (  0x000000FF )


// Word Address 0x000009d4 : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4__ADR                                                                   (  0x000009d4 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_4__MSK                                                                   (  0x000000FF )


// Word Address 0x000009d8 : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5__ADR                                                                   (  0x000009d8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_5__MSK                                                                   (  0x000000FF )


// Word Address 0x000009dc : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6__ADR                                                                   (  0x000009dc )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_6__MSK                                                                   (  0x000000FF )


// Word Address 0x000009e0 : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7__ADR                                                                   (  0x000009e0 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_7__MSK                                                                   (  0x000000FF )


// Word Address 0x000009e4 : DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8__ADR                                                                   (  0x000009e4 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M0_R1_CFG_8__MSK                                                                   (  0x000000FF )


// Word Address 0x000009e8 : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0__ADR                                                                   (  0x000009e8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_0__MSK                                                                   (  0x000000FF )


// Word Address 0x000009ec : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1__ADR                                                                   (  0x000009ec )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_1__MSK                                                                   (  0x000000FF )


// Word Address 0x000009f0 : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2__ADR                                                                   (  0x000009f0 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_2__MSK                                                                   (  0x000000FF )


// Word Address 0x000009f4 : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3__ADR                                                                   (  0x000009f4 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_3__MSK                                                                   (  0x000000FF )


// Word Address 0x000009f8 : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4__ADR                                                                   (  0x000009f8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_4__MSK                                                                   (  0x000000FF )


// Word Address 0x000009fc : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5__ADR                                                                   (  0x000009fc )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_5__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a00 : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6__ADR                                                                   (  0x00000a00 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_6__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a04 : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7__ADR                                                                   (  0x00000a04 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_7__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a08 : DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8__ADR                                                                   (  0x00000a08 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R0_CFG_8__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a0c : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0__ADR                                                                   (  0x00000a0c )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_0__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a10 : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1__ADR                                                                   (  0x00000a10 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_1__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a14 : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2__ADR                                                                   (  0x00000a14 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_2__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a18 : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3__ADR                                                                   (  0x00000a18 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_3__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a1c : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4__ADR                                                                   (  0x00000a1c )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_4__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a20 : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5__ADR                                                                   (  0x00000a20 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_5__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a24 : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6__ADR                                                                   (  0x00000a24 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_6__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a28 : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7__ADR                                                                   (  0x00000a28 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_7__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a2c : DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P4__MSK                                                        (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P4__SHFT                                                       (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P5__MSK                                                        (  0x00000020 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P5__SHFT                                                       (  0x00000005 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P6__MSK                                                        (  0x00000040 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P6__SHFT                                                       (  0x00000006 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P7__MSK                                                        (  0x00000080 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8_PIPE_EN_P7__SHFT                                                       (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8__ADR                                                                   (  0x00000a2c )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8__WIDTH                                                                 (   8 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_M1_R1_CFG_8__MSK                                                                   (  0x000000FF )


// Word Address 0x00000a30 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0__ADR                                                             (  0x00000a30 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_0__MSK                                                             (  0x77777777 )


// Word Address 0x00000a34 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1__ADR                                                             (  0x00000a34 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_1__MSK                                                             (  0x77777777 )


// Word Address 0x00000a38 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2__ADR                                                             (  0x00000a38 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_2__MSK                                                             (  0x77777777 )


// Word Address 0x00000a3c : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3__ADR                                                             (  0x00000a3c )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_3__MSK                                                             (  0x77777777 )


// Word Address 0x00000a40 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4__ADR                                                             (  0x00000a40 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_4__MSK                                                             (  0x77777777 )


// Word Address 0x00000a44 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5__ADR                                                             (  0x00000a44 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_5__MSK                                                             (  0x77777777 )


// Word Address 0x00000a48 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6__ADR                                                             (  0x00000a48 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_6__MSK                                                             (  0x77777777 )


// Word Address 0x00000a4c : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7__ADR                                                             (  0x00000a4c )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_7__MSK                                                             (  0x77777777 )


// Word Address 0x00000a50 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8__ADR                                                             (  0x00000a50 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R0_CFG_8__MSK                                                             (  0x77777777 )


// Word Address 0x00000a54 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0__ADR                                                             (  0x00000a54 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_0__MSK                                                             (  0x77777777 )


// Word Address 0x00000a58 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1__ADR                                                             (  0x00000a58 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_1__MSK                                                             (  0x77777777 )


// Word Address 0x00000a5c : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2__ADR                                                             (  0x00000a5c )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_2__MSK                                                             (  0x77777777 )


// Word Address 0x00000a60 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3__ADR                                                             (  0x00000a60 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_3__MSK                                                             (  0x77777777 )


// Word Address 0x00000a64 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4__ADR                                                             (  0x00000a64 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_4__MSK                                                             (  0x77777777 )


// Word Address 0x00000a68 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5__ADR                                                             (  0x00000a68 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_5__MSK                                                             (  0x77777777 )


// Word Address 0x00000a6c : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6__ADR                                                             (  0x00000a6c )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_6__MSK                                                             (  0x77777777 )


// Word Address 0x00000a70 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7__ADR                                                             (  0x00000a70 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_7__MSK                                                             (  0x77777777 )


// Word Address 0x00000a74 : DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8__ADR                                                             (  0x00000a74 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M0_R1_CFG_8__MSK                                                             (  0x77777777 )


// Word Address 0x00000a78 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0__ADR                                                             (  0x00000a78 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_0__MSK                                                             (  0x77777777 )


// Word Address 0x00000a7c : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1__ADR                                                             (  0x00000a7c )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_1__MSK                                                             (  0x77777777 )


// Word Address 0x00000a80 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2__ADR                                                             (  0x00000a80 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_2__MSK                                                             (  0x77777777 )


// Word Address 0x00000a84 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3__ADR                                                             (  0x00000a84 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_3__MSK                                                             (  0x77777777 )


// Word Address 0x00000a88 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4__ADR                                                             (  0x00000a88 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_4__MSK                                                             (  0x77777777 )


// Word Address 0x00000a8c : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5__ADR                                                             (  0x00000a8c )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_5__MSK                                                             (  0x77777777 )


// Word Address 0x00000a90 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6__ADR                                                             (  0x00000a90 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_6__MSK                                                             (  0x77777777 )


// Word Address 0x00000a94 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7__ADR                                                             (  0x00000a94 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_7__MSK                                                             (  0x77777777 )


// Word Address 0x00000a98 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8__ADR                                                             (  0x00000a98 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R0_CFG_8__MSK                                                             (  0x77777777 )


// Word Address 0x00000a9c : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0__ADR                                                             (  0x00000a9c )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_0__MSK                                                             (  0x77777777 )


// Word Address 0x00000aa0 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1__ADR                                                             (  0x00000aa0 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_1__MSK                                                             (  0x77777777 )


// Word Address 0x00000aa4 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2__ADR                                                             (  0x00000aa4 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_2__MSK                                                             (  0x77777777 )


// Word Address 0x00000aa8 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3__ADR                                                             (  0x00000aa8 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_3__MSK                                                             (  0x77777777 )


// Word Address 0x00000aac : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4__ADR                                                             (  0x00000aac )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_4__MSK                                                             (  0x77777777 )


// Word Address 0x00000ab0 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5__ADR                                                             (  0x00000ab0 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_5__MSK                                                             (  0x77777777 )


// Word Address 0x00000ab4 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6__ADR                                                             (  0x00000ab4 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_6__MSK                                                             (  0x77777777 )


// Word Address 0x00000ab8 : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7__ADR                                                             (  0x00000ab8 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_7__MSK                                                             (  0x77777777 )


// Word Address 0x00000abc : DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__MSK                                                    (  0x00000007 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__MSK                                                    (  0x00000070 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P2__MSK                                                    (  0x00000700 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P3__MSK                                                    (  0x00007000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P4__MSK                                                    (  0x00070000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P4__SHFT                                                   (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P5__MSK                                                    (  0x00700000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P5__SHFT                                                   (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P6__MSK                                                    (  0x07000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P6__SHFT                                                   (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P7__MSK                                                    (  0x70000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8_X_SEL_P7__SHFT                                                   (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8__ADR                                                             (  0x00000abc )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8__WIDTH                                                           (  31 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_X_SEL_M1_R1_CFG_8__MSK                                                             (  0x77777777 )


// Word Address 0x00000ac0 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0__ADR                                                            (  0x00000ac0 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_0__MSK                                                            (  0x33333333 )


// Word Address 0x00000ac4 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1__ADR                                                            (  0x00000ac4 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_1__MSK                                                            (  0x33333333 )


// Word Address 0x00000ac8 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2__ADR                                                            (  0x00000ac8 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_2__MSK                                                            (  0x33333333 )


// Word Address 0x00000acc : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3__ADR                                                            (  0x00000acc )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_3__MSK                                                            (  0x33333333 )


// Word Address 0x00000ad0 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4__ADR                                                            (  0x00000ad0 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_4__MSK                                                            (  0x33333333 )


// Word Address 0x00000ad4 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5__ADR                                                            (  0x00000ad4 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_5__MSK                                                            (  0x33333333 )


// Word Address 0x00000ad8 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6__ADR                                                            (  0x00000ad8 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_6__MSK                                                            (  0x33333333 )


// Word Address 0x00000adc : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7__ADR                                                            (  0x00000adc )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_7__MSK                                                            (  0x33333333 )


// Word Address 0x00000ae0 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8__ADR                                                            (  0x00000ae0 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R0_CFG_8__MSK                                                            (  0x33333333 )


// Word Address 0x00000ae4 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0__ADR                                                            (  0x00000ae4 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_0__MSK                                                            (  0x33333333 )


// Word Address 0x00000ae8 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1__ADR                                                            (  0x00000ae8 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_1__MSK                                                            (  0x33333333 )


// Word Address 0x00000aec : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2__ADR                                                            (  0x00000aec )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_2__MSK                                                            (  0x33333333 )


// Word Address 0x00000af0 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3__ADR                                                            (  0x00000af0 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_3__MSK                                                            (  0x33333333 )


// Word Address 0x00000af4 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4__ADR                                                            (  0x00000af4 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_4__MSK                                                            (  0x33333333 )


// Word Address 0x00000af8 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5__ADR                                                            (  0x00000af8 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_5__MSK                                                            (  0x33333333 )


// Word Address 0x00000afc : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6__ADR                                                            (  0x00000afc )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_6__MSK                                                            (  0x33333333 )


// Word Address 0x00000b00 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7__ADR                                                            (  0x00000b00 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_7__MSK                                                            (  0x33333333 )


// Word Address 0x00000b04 : DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8__ADR                                                            (  0x00000b04 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M0_R1_CFG_8__MSK                                                            (  0x33333333 )


// Word Address 0x00000b08 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0__ADR                                                            (  0x00000b08 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_0__MSK                                                            (  0x33333333 )


// Word Address 0x00000b0c : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1__ADR                                                            (  0x00000b0c )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_1__MSK                                                            (  0x33333333 )


// Word Address 0x00000b10 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2__ADR                                                            (  0x00000b10 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_2__MSK                                                            (  0x33333333 )


// Word Address 0x00000b14 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3__ADR                                                            (  0x00000b14 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_3__MSK                                                            (  0x33333333 )


// Word Address 0x00000b18 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4__ADR                                                            (  0x00000b18 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_4__MSK                                                            (  0x33333333 )


// Word Address 0x00000b1c : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5__ADR                                                            (  0x00000b1c )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_5__MSK                                                            (  0x33333333 )


// Word Address 0x00000b20 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6__ADR                                                            (  0x00000b20 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_6__MSK                                                            (  0x33333333 )


// Word Address 0x00000b24 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7__ADR                                                            (  0x00000b24 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_7__MSK                                                            (  0x33333333 )


// Word Address 0x00000b28 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8__ADR                                                            (  0x00000b28 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R0_CFG_8__MSK                                                            (  0x33333333 )


// Word Address 0x00000b2c : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0__ADR                                                            (  0x00000b2c )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_0__MSK                                                            (  0x33333333 )


// Word Address 0x00000b30 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1__ADR                                                            (  0x00000b30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_1__MSK                                                            (  0x33333333 )


// Word Address 0x00000b34 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2__ADR                                                            (  0x00000b34 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_2__MSK                                                            (  0x33333333 )


// Word Address 0x00000b38 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3__ADR                                                            (  0x00000b38 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_3__MSK                                                            (  0x33333333 )


// Word Address 0x00000b3c : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4__ADR                                                            (  0x00000b3c )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_4__MSK                                                            (  0x33333333 )


// Word Address 0x00000b40 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5__ADR                                                            (  0x00000b40 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_5__MSK                                                            (  0x33333333 )


// Word Address 0x00000b44 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6__ADR                                                            (  0x00000b44 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_6__MSK                                                            (  0x33333333 )


// Word Address 0x00000b48 : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7__ADR                                                            (  0x00000b48 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_7__MSK                                                            (  0x33333333 )


// Word Address 0x00000b4c : DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P0__MSK                                                     (  0x00000003 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P0__SHFT                                                    (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P1__MSK                                                     (  0x00000030 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P1__SHFT                                                    (  0x00000004 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P2__MSK                                                     (  0x00000300 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P2__SHFT                                                    (  0x00000008 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P3__MSK                                                     (  0x00003000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P3__SHFT                                                    (  0x0000000C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P4__MSK                                                     (  0x00030000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P4__SHFT                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P5__MSK                                                     (  0x00300000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P5__SHFT                                                    (  0x00000014 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P6__MSK                                                     (  0x03000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P6__SHFT                                                    (  0x00000018 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P7__MSK                                                     (  0x30000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8_DLY_P7__SHFT                                                    (  0x0000001C )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8__ADR                                                            (  0x00000b4c )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8__WIDTH                                                          (  30 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8__POR                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_SDR_FC_DLY_M1_R1_CFG_8__MSK                                                            (  0x33333333 )


// Word Address 0x00000b50 : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0__ADR                                                                   (  0x00000b50 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_0__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b54 : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1__ADR                                                                   (  0x00000b54 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_1__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b58 : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2__ADR                                                                   (  0x00000b58 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_2__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b5c : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3__ADR                                                                   (  0x00000b5c )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_3__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b60 : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4__ADR                                                                   (  0x00000b60 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_4__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b64 : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5__ADR                                                                   (  0x00000b64 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_5__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b68 : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6__ADR                                                                   (  0x00000b68 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_6__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b6c : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7__ADR                                                                   (  0x00000b6c )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_7__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b70 : DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8__ADR                                                                   (  0x00000b70 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R0_CFG_8__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b74 : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0__ADR                                                                   (  0x00000b74 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_0__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b78 : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1__ADR                                                                   (  0x00000b78 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_1__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b7c : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2__ADR                                                                   (  0x00000b7c )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_2__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b80 : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3__ADR                                                                   (  0x00000b80 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_3__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b84 : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4__ADR                                                                   (  0x00000b84 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_4__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b88 : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5__ADR                                                                   (  0x00000b88 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_5__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b8c : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6__ADR                                                                   (  0x00000b8c )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_6__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b90 : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7__ADR                                                                   (  0x00000b90 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_7__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b94 : DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8__ADR                                                                   (  0x00000b94 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M0_R1_CFG_8__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b98 : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0__ADR                                                                   (  0x00000b98 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_0__MSK                                                                   (  0x0000000F )


// Word Address 0x00000b9c : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1__ADR                                                                   (  0x00000b9c )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_1__MSK                                                                   (  0x0000000F )


// Word Address 0x00000ba0 : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2__ADR                                                                   (  0x00000ba0 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_2__MSK                                                                   (  0x0000000F )


// Word Address 0x00000ba4 : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3__ADR                                                                   (  0x00000ba4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_3__MSK                                                                   (  0x0000000F )


// Word Address 0x00000ba8 : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4__ADR                                                                   (  0x00000ba8 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_4__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bac : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5__ADR                                                                   (  0x00000bac )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_5__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bb0 : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6__ADR                                                                   (  0x00000bb0 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_6__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bb4 : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7__ADR                                                                   (  0x00000bb4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_7__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bb8 : DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8__ADR                                                                   (  0x00000bb8 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R0_CFG_8__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bbc : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0__ADR                                                                   (  0x00000bbc )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_0__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bc0 : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1__ADR                                                                   (  0x00000bc0 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_1__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bc4 : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2__ADR                                                                   (  0x00000bc4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_2__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bc8 : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3__ADR                                                                   (  0x00000bc8 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_3__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bcc : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4__ADR                                                                   (  0x00000bcc )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_4__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bd0 : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5__ADR                                                                   (  0x00000bd0 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_5__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bd4 : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6__ADR                                                                   (  0x00000bd4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_6__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bd8 : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7__ADR                                                                   (  0x00000bd8 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_7__MSK                                                                   (  0x0000000F )


// Word Address 0x00000bdc : DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8_PIPE_EN_P2__MSK                                                        (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8_PIPE_EN_P2__SHFT                                                       (  0x00000002 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8_PIPE_EN_P3__MSK                                                        (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8_PIPE_EN_P3__SHFT                                                       (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8__ADR                                                                   (  0x00000bdc )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8__WIDTH                                                                 (   4 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_M1_R1_CFG_8__MSK                                                                   (  0x0000000F )


// Word Address 0x00000be0 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0__ADR                                                             (  0x00000be0 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_0__MSK                                                             (  0x00003333 )


// Word Address 0x00000be4 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1__ADR                                                             (  0x00000be4 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_1__MSK                                                             (  0x00003333 )


// Word Address 0x00000be8 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2__ADR                                                             (  0x00000be8 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_2__MSK                                                             (  0x00003333 )


// Word Address 0x00000bec : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3__ADR                                                             (  0x00000bec )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_3__MSK                                                             (  0x00003333 )


// Word Address 0x00000bf0 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4__ADR                                                             (  0x00000bf0 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_4__MSK                                                             (  0x00003333 )


// Word Address 0x00000bf4 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5__ADR                                                             (  0x00000bf4 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_5__MSK                                                             (  0x00003333 )


// Word Address 0x00000bf8 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6__ADR                                                             (  0x00000bf8 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_6__MSK                                                             (  0x00003333 )


// Word Address 0x00000bfc : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7__ADR                                                             (  0x00000bfc )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_7__MSK                                                             (  0x00003333 )


// Word Address 0x00000c00 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8__ADR                                                             (  0x00000c00 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R0_CFG_8__MSK                                                             (  0x00003333 )


// Word Address 0x00000c04 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0__ADR                                                             (  0x00000c04 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_0__MSK                                                             (  0x00003333 )


// Word Address 0x00000c08 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1__ADR                                                             (  0x00000c08 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_1__MSK                                                             (  0x00003333 )


// Word Address 0x00000c0c : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2__ADR                                                             (  0x00000c0c )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_2__MSK                                                             (  0x00003333 )


// Word Address 0x00000c10 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3__ADR                                                             (  0x00000c10 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_3__MSK                                                             (  0x00003333 )


// Word Address 0x00000c14 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4__ADR                                                             (  0x00000c14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_4__MSK                                                             (  0x00003333 )


// Word Address 0x00000c18 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5__ADR                                                             (  0x00000c18 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_5__MSK                                                             (  0x00003333 )


// Word Address 0x00000c1c : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6__ADR                                                             (  0x00000c1c )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_6__MSK                                                             (  0x00003333 )


// Word Address 0x00000c20 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7__ADR                                                             (  0x00000c20 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_7__MSK                                                             (  0x00003333 )


// Word Address 0x00000c24 : DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8__ADR                                                             (  0x00000c24 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M0_R1_CFG_8__MSK                                                             (  0x00003333 )


// Word Address 0x00000c28 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0__ADR                                                             (  0x00000c28 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_0__MSK                                                             (  0x00003333 )


// Word Address 0x00000c2c : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1__ADR                                                             (  0x00000c2c )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_1__MSK                                                             (  0x00003333 )


// Word Address 0x00000c30 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2__ADR                                                             (  0x00000c30 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_2__MSK                                                             (  0x00003333 )


// Word Address 0x00000c34 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3__ADR                                                             (  0x00000c34 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_3__MSK                                                             (  0x00003333 )


// Word Address 0x00000c38 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4__ADR                                                             (  0x00000c38 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_4__MSK                                                             (  0x00003333 )


// Word Address 0x00000c3c : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5__ADR                                                             (  0x00000c3c )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_5__MSK                                                             (  0x00003333 )


// Word Address 0x00000c40 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6__ADR                                                             (  0x00000c40 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_6__MSK                                                             (  0x00003333 )


// Word Address 0x00000c44 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7__ADR                                                             (  0x00000c44 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_7__MSK                                                             (  0x00003333 )


// Word Address 0x00000c48 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8__ADR                                                             (  0x00000c48 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R0_CFG_8__MSK                                                             (  0x00003333 )


// Word Address 0x00000c4c : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0__ADR                                                             (  0x00000c4c )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_0__MSK                                                             (  0x00003333 )


// Word Address 0x00000c50 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1__ADR                                                             (  0x00000c50 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_1__MSK                                                             (  0x00003333 )


// Word Address 0x00000c54 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2__ADR                                                             (  0x00000c54 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_2__MSK                                                             (  0x00003333 )


// Word Address 0x00000c58 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3__ADR                                                             (  0x00000c58 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_3__MSK                                                             (  0x00003333 )


// Word Address 0x00000c5c : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4__ADR                                                             (  0x00000c5c )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_4__MSK                                                             (  0x00003333 )


// Word Address 0x00000c60 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5__ADR                                                             (  0x00000c60 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_5__MSK                                                             (  0x00003333 )


// Word Address 0x00000c64 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6__ADR                                                             (  0x00000c64 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_6__MSK                                                             (  0x00003333 )


// Word Address 0x00000c68 : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7__ADR                                                             (  0x00000c68 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_7__MSK                                                             (  0x00003333 )


// Word Address 0x00000c6c : DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__MSK                                                    (  0x00000003 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__MSK                                                    (  0x00000030 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P2__MSK                                                    (  0x00000300 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P2__SHFT                                                   (  0x00000008 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P3__MSK                                                    (  0x00003000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8_X_SEL_P3__SHFT                                                   (  0x0000000C )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8__ADR                                                             (  0x00000c6c )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8__WIDTH                                                           (  14 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_DDR_X_SEL_M1_R1_CFG_8__MSK                                                             (  0x00003333 )


// Word Address 0x00000c70 : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0__ADR                                                                   (  0x00000c70 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_0__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c74 : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1__ADR                                                                   (  0x00000c74 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_1__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c78 : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2__ADR                                                                   (  0x00000c78 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_2__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c7c : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3__ADR                                                                   (  0x00000c7c )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_3__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c80 : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4__ADR                                                                   (  0x00000c80 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_4__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c84 : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5__ADR                                                                   (  0x00000c84 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_5__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c88 : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6__ADR                                                                   (  0x00000c88 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_6__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c8c : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7__ADR                                                                   (  0x00000c8c )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_7__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c90 : DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8__ADR                                                                   (  0x00000c90 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R0_CFG_8__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c94 : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0__ADR                                                                   (  0x00000c94 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_0__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c98 : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1__ADR                                                                   (  0x00000c98 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_1__MSK                                                                   (  0x00000003 )


// Word Address 0x00000c9c : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2__ADR                                                                   (  0x00000c9c )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_2__MSK                                                                   (  0x00000003 )


// Word Address 0x00000ca0 : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3__ADR                                                                   (  0x00000ca0 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_3__MSK                                                                   (  0x00000003 )


// Word Address 0x00000ca4 : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4__ADR                                                                   (  0x00000ca4 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_4__MSK                                                                   (  0x00000003 )


// Word Address 0x00000ca8 : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5__ADR                                                                   (  0x00000ca8 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_5__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cac : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6__ADR                                                                   (  0x00000cac )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_6__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cb0 : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7__ADR                                                                   (  0x00000cb0 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_7__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cb4 : DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8__ADR                                                                   (  0x00000cb4 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M0_R1_CFG_8__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cb8 : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0__ADR                                                                   (  0x00000cb8 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_0__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cbc : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1__ADR                                                                   (  0x00000cbc )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_1__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cc0 : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2__ADR                                                                   (  0x00000cc0 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_2__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cc4 : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3__ADR                                                                   (  0x00000cc4 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_3__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cc8 : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4__ADR                                                                   (  0x00000cc8 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_4__MSK                                                                   (  0x00000003 )


// Word Address 0x00000ccc : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5__ADR                                                                   (  0x00000ccc )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_5__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cd0 : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6__ADR                                                                   (  0x00000cd0 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_6__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cd4 : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7__ADR                                                                   (  0x00000cd4 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_7__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cd8 : DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8__ADR                                                                   (  0x00000cd8 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R0_CFG_8__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cdc : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0__ADR                                                                   (  0x00000cdc )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_0__MSK                                                                   (  0x00000003 )


// Word Address 0x00000ce0 : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1__ADR                                                                   (  0x00000ce0 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_1__MSK                                                                   (  0x00000003 )


// Word Address 0x00000ce4 : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2__ADR                                                                   (  0x00000ce4 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_2__MSK                                                                   (  0x00000003 )


// Word Address 0x00000ce8 : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3__ADR                                                                   (  0x00000ce8 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_3__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cec : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4__ADR                                                                   (  0x00000cec )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_4__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cf0 : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5__ADR                                                                   (  0x00000cf0 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_5__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cf4 : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6__ADR                                                                   (  0x00000cf4 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_6__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cf8 : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7__ADR                                                                   (  0x00000cf8 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_7__MSK                                                                   (  0x00000003 )


// Word Address 0x00000cfc : DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8_PIPE_EN_P0__MSK                                                        (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8_PIPE_EN_P0__SHFT                                                       (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8_PIPE_EN_P1__MSK                                                        (  0x00000002 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8_PIPE_EN_P1__SHFT                                                       (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8__ADR                                                                   (  0x00000cfc )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8__WIDTH                                                                 (   2 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8__POR                                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_M1_R1_CFG_8__MSK                                                                   (  0x00000003 )


// Word Address 0x00000d00 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0__ADR                                                             (  0x00000d00 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_0__MSK                                                             (  0x00000011 )


// Word Address 0x00000d04 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1__ADR                                                             (  0x00000d04 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_1__MSK                                                             (  0x00000011 )


// Word Address 0x00000d08 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2__ADR                                                             (  0x00000d08 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_2__MSK                                                             (  0x00000011 )


// Word Address 0x00000d0c : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3__ADR                                                             (  0x00000d0c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_3__MSK                                                             (  0x00000011 )


// Word Address 0x00000d10 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4__ADR                                                             (  0x00000d10 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_4__MSK                                                             (  0x00000011 )


// Word Address 0x00000d14 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5__ADR                                                             (  0x00000d14 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_5__MSK                                                             (  0x00000011 )


// Word Address 0x00000d18 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6__ADR                                                             (  0x00000d18 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_6__MSK                                                             (  0x00000011 )


// Word Address 0x00000d1c : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7__ADR                                                             (  0x00000d1c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_7__MSK                                                             (  0x00000011 )


// Word Address 0x00000d20 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8__ADR                                                             (  0x00000d20 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R0_CFG_8__MSK                                                             (  0x00000011 )


// Word Address 0x00000d24 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0__ADR                                                             (  0x00000d24 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_0__MSK                                                             (  0x00000011 )


// Word Address 0x00000d28 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1__ADR                                                             (  0x00000d28 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_1__MSK                                                             (  0x00000011 )


// Word Address 0x00000d2c : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2__ADR                                                             (  0x00000d2c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_2__MSK                                                             (  0x00000011 )


// Word Address 0x00000d30 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3__ADR                                                             (  0x00000d30 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_3__MSK                                                             (  0x00000011 )


// Word Address 0x00000d34 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4__ADR                                                             (  0x00000d34 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_4__MSK                                                             (  0x00000011 )


// Word Address 0x00000d38 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5__ADR                                                             (  0x00000d38 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_5__MSK                                                             (  0x00000011 )


// Word Address 0x00000d3c : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6__ADR                                                             (  0x00000d3c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_6__MSK                                                             (  0x00000011 )


// Word Address 0x00000d40 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7__ADR                                                             (  0x00000d40 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_7__MSK                                                             (  0x00000011 )


// Word Address 0x00000d44 : DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8__ADR                                                             (  0x00000d44 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M0_R1_CFG_8__MSK                                                             (  0x00000011 )


// Word Address 0x00000d48 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0__ADR                                                             (  0x00000d48 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_0__MSK                                                             (  0x00000011 )


// Word Address 0x00000d4c : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1__ADR                                                             (  0x00000d4c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_1__MSK                                                             (  0x00000011 )


// Word Address 0x00000d50 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2__ADR                                                             (  0x00000d50 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_2__MSK                                                             (  0x00000011 )


// Word Address 0x00000d54 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3__ADR                                                             (  0x00000d54 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_3__MSK                                                             (  0x00000011 )


// Word Address 0x00000d58 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4__ADR                                                             (  0x00000d58 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_4__MSK                                                             (  0x00000011 )


// Word Address 0x00000d5c : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5__ADR                                                             (  0x00000d5c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_5__MSK                                                             (  0x00000011 )


// Word Address 0x00000d60 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6__ADR                                                             (  0x00000d60 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_6__MSK                                                             (  0x00000011 )


// Word Address 0x00000d64 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7__ADR                                                             (  0x00000d64 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_7__MSK                                                             (  0x00000011 )


// Word Address 0x00000d68 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8__ADR                                                             (  0x00000d68 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R0_CFG_8__MSK                                                             (  0x00000011 )


// Word Address 0x00000d6c : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0__ADR                                                             (  0x00000d6c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_0__MSK                                                             (  0x00000011 )


// Word Address 0x00000d70 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1__ADR                                                             (  0x00000d70 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_1__MSK                                                             (  0x00000011 )


// Word Address 0x00000d74 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2__ADR                                                             (  0x00000d74 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_2__MSK                                                             (  0x00000011 )


// Word Address 0x00000d78 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3__ADR                                                             (  0x00000d78 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_3__MSK                                                             (  0x00000011 )


// Word Address 0x00000d7c : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4__ADR                                                             (  0x00000d7c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_4__MSK                                                             (  0x00000011 )


// Word Address 0x00000d80 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5__ADR                                                             (  0x00000d80 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_5__MSK                                                             (  0x00000011 )


// Word Address 0x00000d84 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6__ADR                                                             (  0x00000d84 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_6__MSK                                                             (  0x00000011 )


// Word Address 0x00000d88 : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7__ADR                                                             (  0x00000d88 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_7__MSK                                                             (  0x00000011 )


// Word Address 0x00000d8c : DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8 (RW)
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__MSK                                                    (  0x00000001 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8_X_SEL_P0__SHFT                                                   (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__MSK                                                    (  0x00000010 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8_X_SEL_P1__SHFT                                                   (  0x00000004 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8__ADR                                                             (  0x00000d8c )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8__WIDTH                                                           (   5 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8__POR                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_QDR_X_SEL_M1_R1_CFG_8__MSK                                                             (  0x00000011 )


// Word Address 0x00000d90 : DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0_CTRL_BIN__MSK                                                         (  0x0000003F )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0_CTRL_BIN__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0_GEAR__MSK                                                             (  0x000000C0 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0_EN__MSK                                                               (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0_EN__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0__ADR                                                                  (  0x00000d90 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0__WIDTH                                                                (   9 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0__POR                                                                  (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_0__MSK                                                                  (  0x000001FF )


// Word Address 0x00000d94 : DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1_CTRL_BIN__MSK                                                         (  0x0000003F )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1_CTRL_BIN__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1_GEAR__MSK                                                             (  0x000000C0 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1_EN__MSK                                                               (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1_EN__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1__ADR                                                                  (  0x00000d94 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1__WIDTH                                                                (   9 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1__POR                                                                  (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M0_R0_CFG_1__MSK                                                                  (  0x000001FF )


// Word Address 0x00000d98 : DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0_CTRL_BIN__MSK                                                         (  0x0000003F )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0_CTRL_BIN__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0_GEAR__MSK                                                             (  0x000000C0 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0_EN__MSK                                                               (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0_EN__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0__ADR                                                                  (  0x00000d98 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0__WIDTH                                                                (   9 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0__POR                                                                  (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_0__MSK                                                                  (  0x000001FF )


// Word Address 0x00000d9c : DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1_CTRL_BIN__MSK                                                         (  0x0000003F )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1_CTRL_BIN__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1_GEAR__MSK                                                             (  0x000000C0 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1_EN__MSK                                                               (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1_EN__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1__ADR                                                                  (  0x00000d9c )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1__WIDTH                                                                (   9 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1__POR                                                                  (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M0_R1_CFG_1__MSK                                                                  (  0x000001FF )


// Word Address 0x00000da0 : DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0_CTRL_BIN__MSK                                                         (  0x0000003F )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0_CTRL_BIN__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0_GEAR__MSK                                                             (  0x000000C0 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0_EN__MSK                                                               (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0_EN__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0__ADR                                                                  (  0x00000da0 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0__WIDTH                                                                (   9 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0__POR                                                                  (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_0__MSK                                                                  (  0x000001FF )


// Word Address 0x00000da4 : DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1_CTRL_BIN__MSK                                                         (  0x0000003F )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1_CTRL_BIN__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1_GEAR__MSK                                                             (  0x000000C0 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1_EN__MSK                                                               (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1_EN__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1__ADR                                                                  (  0x00000da4 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1__WIDTH                                                                (   9 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1__POR                                                                  (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M1_R0_CFG_1__MSK                                                                  (  0x000001FF )


// Word Address 0x00000da8 : DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0_CTRL_BIN__MSK                                                         (  0x0000003F )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0_CTRL_BIN__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0_GEAR__MSK                                                             (  0x000000C0 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0_EN__MSK                                                               (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0_EN__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0__ADR                                                                  (  0x00000da8 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0__WIDTH                                                                (   9 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0__POR                                                                  (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_0__MSK                                                                  (  0x000001FF )


// Word Address 0x00000dac : DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1_CTRL_BIN__MSK                                                         (  0x0000003F )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1_CTRL_BIN__SHFT                                                        (  0x00000000 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1_GEAR__MSK                                                             (  0x000000C0 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1_GEAR__SHFT                                                            (  0x00000006 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1_EN__MSK                                                               (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1_EN__SHFT                                                              (  0x00000008 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1__ADR                                                                  (  0x00000dac )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1__WIDTH                                                                (   9 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1__POR                                                                  (  0x00000100 )
#define DDR_DQ_DQS_TX_LPDE_M1_R1_CFG_1__MSK                                                                  (  0x000001FF )


// Word Address 0x00000db0 : DDR_DQ_DQS_TX_IO_M0_CFG_0 (RW)
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_OVRD_SEL__MSK                                                              (  0x00000007 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_OVRD_SEL__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_OVRD_VAL_C__MSK                                                            (  0x00000008 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_OVRD_VAL_C__SHFT                                                           (  0x00000003 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_OVRD_VAL_T__MSK                                                            (  0x00000010 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_OVRD_VAL_T__SHFT                                                           (  0x00000004 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_SW_OVR__MSK                                                                (  0x00000020 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_SW_OVR__SHFT                                                               (  0x00000005 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_TX_IMPD__MSK                                                               (  0x000001C0 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_TX_IMPD__SHFT                                                              (  0x00000006 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_RX_IMPD__MSK                                                               (  0x00000E00 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0_RX_IMPD__SHFT                                                              (  0x00000009 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0__ADR                                                                       (  0x00000db0 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0__WIDTH                                                                     (  12 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0__POR                                                                       (  0x00000041 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_0__MSK                                                                       (  0x00000FFF )


// Word Address 0x00000db4 : DDR_DQ_DQS_TX_IO_M0_CFG_1 (RW)
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_OVRD_SEL__MSK                                                              (  0x00000007 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_OVRD_SEL__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_OVRD_VAL_C__MSK                                                            (  0x00000008 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_OVRD_VAL_C__SHFT                                                           (  0x00000003 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_OVRD_VAL_T__MSK                                                            (  0x00000010 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_OVRD_VAL_T__SHFT                                                           (  0x00000004 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_SW_OVR__MSK                                                                (  0x00000020 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_SW_OVR__SHFT                                                               (  0x00000005 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_TX_IMPD__MSK                                                               (  0x000001C0 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_TX_IMPD__SHFT                                                              (  0x00000006 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_RX_IMPD__MSK                                                               (  0x00000E00 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1_RX_IMPD__SHFT                                                              (  0x00000009 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1__ADR                                                                       (  0x00000db4 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1__WIDTH                                                                     (  12 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1__POR                                                                       (  0x00000041 )
#define DDR_DQ_DQS_TX_IO_M0_CFG_1__MSK                                                                       (  0x00000FFF )


// Word Address 0x00000db8 : DDR_DQ_DQS_TX_IO_M1_CFG_0 (RW)
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_OVRD_SEL__MSK                                                              (  0x00000007 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_OVRD_SEL__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_OVRD_VAL_C__MSK                                                            (  0x00000008 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_OVRD_VAL_C__SHFT                                                           (  0x00000003 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_OVRD_VAL_T__MSK                                                            (  0x00000010 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_OVRD_VAL_T__SHFT                                                           (  0x00000004 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_SW_OVR__MSK                                                                (  0x00000020 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_SW_OVR__SHFT                                                               (  0x00000005 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_TX_IMPD__MSK                                                               (  0x000001C0 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_TX_IMPD__SHFT                                                              (  0x00000006 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_RX_IMPD__MSK                                                               (  0x00000E00 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0_RX_IMPD__SHFT                                                              (  0x00000009 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0__ADR                                                                       (  0x00000db8 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0__WIDTH                                                                     (  12 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0__POR                                                                       (  0x00000041 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_0__MSK                                                                       (  0x00000FFF )


// Word Address 0x00000dbc : DDR_DQ_DQS_TX_IO_M1_CFG_1 (RW)
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_OVRD_SEL__MSK                                                              (  0x00000007 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_OVRD_SEL__SHFT                                                             (  0x00000000 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_OVRD_VAL_C__MSK                                                            (  0x00000008 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_OVRD_VAL_C__SHFT                                                           (  0x00000003 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_OVRD_VAL_T__MSK                                                            (  0x00000010 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_OVRD_VAL_T__SHFT                                                           (  0x00000004 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_SW_OVR__MSK                                                                (  0x00000020 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_SW_OVR__SHFT                                                               (  0x00000005 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_TX_IMPD__MSK                                                               (  0x000001C0 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_TX_IMPD__SHFT                                                              (  0x00000006 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_RX_IMPD__MSK                                                               (  0x00000E00 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1_RX_IMPD__SHFT                                                              (  0x00000009 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1__ADR                                                                       (  0x00000dbc )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1__WIDTH                                                                     (  12 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1__POR                                                                       (  0x00000041 )
#define DDR_DQ_DQS_TX_IO_M1_CFG_1__MSK                                                                       (  0x00000FFF )


// Word Address 0x00000dc0 : DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG (RW)
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_NCAL__MSK                                                             (  0x0000001F )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_NCAL__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_PCAL__MSK                                                             (  0x000007E0 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_PCAL__SHFT                                                            (  0x00000005 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_BS_EN__MSK                                                            (  0x00000800 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_BS_EN__SHFT                                                           (  0x0000000B )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_LPBK_EN__MSK                                                          (  0x00001000 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_LPBK_EN__SHFT                                                         (  0x0000000C )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_SE_MODE__MSK                                                          (  0x00002000 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG_SE_MODE__SHFT                                                         (  0x0000000D )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG__ADR                                                                  (  0x00000dc0 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG__WIDTH                                                                (  14 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG__POR                                                                  (  0x00000001 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R0_CFG__MSK                                                                  (  0x00003FFF )


// Word Address 0x00000dc4 : DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG (RW)
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_NCAL__MSK                                                             (  0x0000001F )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_NCAL__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_PCAL__MSK                                                             (  0x000007E0 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_PCAL__SHFT                                                            (  0x00000005 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_BS_EN__MSK                                                            (  0x00000800 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_BS_EN__SHFT                                                           (  0x0000000B )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_LPBK_EN__MSK                                                          (  0x00001000 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_LPBK_EN__SHFT                                                         (  0x0000000C )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_SE_MODE__MSK                                                          (  0x00002000 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG_SE_MODE__SHFT                                                         (  0x0000000D )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG__ADR                                                                  (  0x00000dc4 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG__WIDTH                                                                (  14 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG__POR                                                                  (  0x00000001 )
#define DDR_DQ_DQS_TX_IO_CMN_M0_R1_CFG__MSK                                                                  (  0x00003FFF )


// Word Address 0x00000dc8 : DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG (RW)
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_NCAL__MSK                                                             (  0x0000001F )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_NCAL__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_PCAL__MSK                                                             (  0x000007E0 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_PCAL__SHFT                                                            (  0x00000005 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_BS_EN__MSK                                                            (  0x00000800 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_BS_EN__SHFT                                                           (  0x0000000B )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_LPBK_EN__MSK                                                          (  0x00001000 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_LPBK_EN__SHFT                                                         (  0x0000000C )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_SE_MODE__MSK                                                          (  0x00002000 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG_SE_MODE__SHFT                                                         (  0x0000000D )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG__ADR                                                                  (  0x00000dc8 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG__WIDTH                                                                (  14 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG__POR                                                                  (  0x00000001 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R0_CFG__MSK                                                                  (  0x00003FFF )


// Word Address 0x00000dcc : DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG (RW)
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_NCAL__MSK                                                             (  0x0000001F )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_NCAL__SHFT                                                            (  0x00000000 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_PCAL__MSK                                                             (  0x000007E0 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_PCAL__SHFT                                                            (  0x00000005 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_BS_EN__MSK                                                            (  0x00000800 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_BS_EN__SHFT                                                           (  0x0000000B )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_LPBK_EN__MSK                                                          (  0x00001000 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_LPBK_EN__SHFT                                                         (  0x0000000C )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_SE_MODE__MSK                                                          (  0x00002000 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG_SE_MODE__SHFT                                                         (  0x0000000D )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG__ADR                                                                  (  0x00000dcc )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG__WIDTH                                                                (  14 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG__POR                                                                  (  0x00000001 )
#define DDR_DQ_DQS_TX_IO_CMN_M1_R1_CFG__MSK                                                                  (  0x00003FFF )


#endif /* _DDR_DQ_CSR_H_ */
