Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux_5to1_top is
    generic(N : integer := 32);
    Port ( SEL : in  STD_LOGIC_VECTOR (2 downto 0);
           A   : in  STD_LOGIC_VECTOR (N-1 downto 0);
           B   : in  STD_LOGIC_VECTOR (N-1 downto 0);
           C   : in  STD_LOGIC_VECTOR (N-1 downto 0);
           D   : in  STD_LOGIC_VECTOR (N-1 downto 0);
           E   : in  STD_LOGIC_VECTOR (N-1 downto 0);
           X   : out STD_LOGIC_VECTOR (N-1 downto 0));
end mux_5to1_top;

architecture Behavioral of mux_5to1_top is
begin
  
  process(SEL)
    BEGIN
      CASE SEL IS 
         WHEN "000" => X <= A;
         WHEN "001" => X <= B;
         WHEN "010" => X <= C;
         WHEN "011" => X <= D;
         WHEN "100" => X <= E;
         WHEN OTHERS =>  X <= E;
           
       END CASE;
     END PROCESS;
   
END Behavioral;