module write_back(
    input wire [1:0]  mem_to_reg,
    input wire [31:0] alu_out,
    input wire [31:0] data_mem_out,
    input wire [31:0] next_sel_address,

    output wire [31:0] rd_sel_mux_out
    );

    //WRITE BACK MUX
    mux2_4 u_mux2 (
        .a(alu_out),
        .b(data_mem_out),
        .c(next_sel_address),
        .d(32'b0),
        .sel(mem_to_reg),
        .out(rd_sel_mux_out)
    ); 
endmodule
// MODULE_BRIEF: Selects final writeback value (ALU/load/PC+4) for register file write port.
