<annotationInfo>
<item  id="13" filename="../cceip_kernel_cmodel.cpp" linenumber="46" name="m00_axi_input_buffer" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="m00_axi_input_buffer_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="14" filename="../cceip_kernel_cmodel.cpp" linenumber="47" name="m00_axi_output_buffer" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="m00_axi_output_buffer_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="26" filename="../cceip_kernel_cmodel.cpp" linenumber="55" name="icmp_ln55" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="icmp_ln55_fu_226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="28" filename="../cceip_kernel_cmodel.cpp" linenumber="55" name="add_ln55" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="add_ln55_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="34" filename="../cceip_kernel_cmodel.cpp" linenumber="55" name="zext_ln55" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="zext_ln55_fu_238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="45" filename="../cceip_kernel_cmodel.cpp" linenumber="58" name="icmp_ln58" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="icmp_ln58_fu_243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="47" filename="../cceip_kernel_cmodel.cpp" linenumber="58" name="i" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="i_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="50" filename="../cceip_kernel_cmodel.cpp" linenumber="59" name="zext_ln59" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="zext_ln59_fu_255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="53" filename="../cceip_kernel_cmodel.cpp" linenumber="59" name="add_ln59" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="m00_axi_output_buffer_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="62" filename="../cceip_kernel_cmodel.cpp" linenumber="63" name="icmp_ln63" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="icmp_ln63_fu_267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="64" filename="../cceip_kernel_cmodel.cpp" linenumber="63" name="add_ln63" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="add_ln63_fu_273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
<item  id="70" filename="../cceip_kernel_cmodel.cpp" linenumber="63" name="zext_ln63" contextFuncName="cceip_kernel" moduleName="cceip_kernel" rtlName="zext_ln63_fu_279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/hls"><\/item>
</annotationInfo>
