Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab work.top_vga_tb -snapshot top_vga_tb -prj /home/student/zschab/Desktop/Projekt_UEC2/sim/top_vga/top_vga.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/state_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_timing.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2458] undeclared symbol ypos_player, assumed default net type wire [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:100]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/delay.sv" into library work
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/state_control.sv" into library work
INFO: [VRFC 10-311] analyzing module state_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_screen.sv" into library work
INFO: [VRFC 10-311] analyzing module start_screen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_game.sv" into library work
INFO: [VRFC 10-311] analyzing module start_game
INFO: [VRFC 10-2458] undeclared symbol clk_100, assumed default net type wire [/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_game.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ps2_clk, assumed default net type wire [/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_game.sv:47]
INFO: [VRFC 10-2458] undeclared symbol ps2_data, assumed default net type wire [/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_game.sv:48]
INFO: [VRFC 10-2458] undeclared symbol x_pos, assumed default net type wire [/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_game.sv:72]
INFO: [VRFC 10-2458] undeclared symbol y_pos, assumed default net type wire [/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_game.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/level_1.sv" into library work
INFO: [VRFC 10-311] analyzing module level_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/finish_screen.sv" into library work
INFO: [VRFC 10-311] analyzing module finish_screen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_rect.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_rect_ctl.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_mouse.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_mouse
INFO: [VRFC 10-2458] undeclared symbol xpos_delay, assumed default net type wire [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_mouse.sv:21]
INFO: [VRFC 10-2458] undeclared symbol ypos_delay, assumed default net type wire [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_mouse.sv:21]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_buttons.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_buttons
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/image_rom.sv" into library work
INFO: [VRFC 10-311] analyzing module image_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_player
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_player_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/sim/common/tiff_writer.sv" into library work
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Projekt_UEC2/sim/top_vga/top_vga_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseCtl.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MouseCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/Ps2Interface.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Ps2Interface'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseDisplay.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MouseDisplay'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'xpos' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_game.sv:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'ypos' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/start_game.sv:73]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 24 for port 'dout' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_mouse.sv:21]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'xpos_mouse' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:97]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'ypos_mouse' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package work.state_pkg
Compiling package work.vga_pkg
Compiling module work.vga_if
Compiling module work.vga_timing
Compiling architecture behavioral of entity work.Ps2Interface [ps2interface_default]
Compiling architecture behavioral of entity work.MouseCtl [mousectl_default]
Compiling module work.start_screen
Compiling module work.delay(WIDTH=24)
Compiling architecture behavioral of entity work.MouseDisplay [mousedisplay_default]
Compiling module work.draw_mouse
Compiling module work.level_1
Compiling module work.draw_buttons
Compiling module work.draw_rect
Compiling module work.draw_player
Compiling module work.finish_screen
Compiling module work.start_game
Compiling module work.state_control
Compiling module work.image_rom
Compiling module work.draw_rect_ctl
Compiling module work.draw_player_ctl
Compiling module work.top_vga
Compiling module work.tiff_writer
Compiling module work.top_vga_tb
Built simulation snapshot top_vga_tb
