{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.48062",
   "Default View_TopLeft":"-93,-184",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 6 -x 2260 -y 560 -defaultsOSRD
preplace port cellular_ram -pg 1 -lvl 6 -x 2260 -y 310 -defaultsOSRD
preplace port debug -pg 1 -lvl 6 -x 2260 -y 540 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port port-id_sysclk -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port port-id_mclkOut -pg 1 -lvl 6 -x 2260 -y 580 -defaultsOSRD
preplace port port-id_bclkOut -pg 1 -lvl 6 -x 2260 -y 600 -defaultsOSRD
preplace port port-id_lrclkOut -pg 1 -lvl 6 -x 2260 -y 620 -defaultsOSRD
preplace port port-id_dataOut -pg 1 -lvl 6 -x 2260 -y 640 -defaultsOSRD
preplace port port-id_intr1 -pg 1 -lvl 6 -x 2260 -y 660 -defaultsOSRD
preplace port port-id_intr2 -pg 1 -lvl 6 -x 2260 -y 460 -defaultsOSRD
preplace port port-id_intr3 -pg 1 -lvl 6 -x 2260 -y 480 -defaultsOSRD
preplace inst memory -pg 1 -lvl 5 -x 2050 -y 320 -defaultsOSRD
preplace inst audio_components -pg 1 -lvl 3 -x 1040 -y 440 -defaultsOSRD
preplace inst clk_gen -pg 1 -lvl 1 -x 200 -y 710 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 570 -y 380 -defaultsOSRD
preplace inst outputs -pg 1 -lvl 5 -x 2050 -y 610 -defaultsOSRD
preplace inst processor -pg 1 -lvl 4 -x 1550 -y 340 -defaultsOSRD
preplace netloc SimpleSine_0_interrupt 1 3 3 1280 540 1850J 470 2240J
preplace netloc audio_components_multisine_interrupt 1 3 3 1320 550 1750J 480 NJ
preplace netloc axi_uartlite_0_interrupt 1 3 3 1360 100 NJ 100 2220
preplace netloc clk_gen_clk_100 1 1 4 380 40 770 110 1310 110 1780
preplace netloc clk_gen_clk_300 1 1 4 410 760 830J 710 NJ 710 1880
preplace netloc clk_gen_clk_audio 1 1 4 NJ 740 720J 700 NJ 700 1870
preplace netloc mdm_1_debug_sys_rst 1 0 5 20 20 NJ 20 NJ 20 NJ 20 1740
preplace netloc multisinemaster_int_1 1 3 1 1330 450n
preplace netloc multisinestream_int_1 1 3 1 1350 490n
preplace netloc outputs_bclkOut_0 1 5 1 NJ 600
preplace netloc outputs_lrclkOut_0 1 5 1 NJ 620
preplace netloc outputs_mclkOut_2 1 5 1 NJ 580
preplace netloc outputs_moreDataNeededInterrupt_0 1 3 3 1370 730 NJ 730 2240
preplace netloc outputs_sdataOut_0 1 5 1 NJ 640
preplace netloc reset_1 1 0 1 NJ 680
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 1 4 380J 750 NJ 750 NJ 750 1860
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 1 3 400 730 NJ 730 1310J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 1 4 390 30 830 50 1320 50 1840
preplace netloc simplesinemaster_int_1 1 3 1 1290 430n
preplace netloc simplesinestream_int_1 1 3 1 1340 470n
preplace netloc sys_clock_1 1 0 1 NJ 700
preplace netloc memory_cdma_int 1 3 3 1370 60 NJ 60 2230
preplace netloc S1_AXIS_multisinestream_1 1 3 1 1300 250n
preplace netloc audio_components_samples 1 3 1 1290 230n
preplace netloc axi_emc_0_EMC_INTF 1 5 1 NJ 310
preplace netloc axi_gpio_0_GPIO 1 5 1 NJ 540
preplace netloc axi_interconnect_0_M00_AXI 1 2 3 730 70 NJ 70 1860J
preplace netloc axi_interconnect_0_M01_AXI 1 2 2 800 190 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 2 3 780 40 NJ 40 1880J
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 820 330n
preplace netloc axi_interconnect_0_M04_AXI 1 2 3 790J 80 NJ 80 1830
preplace netloc axi_interconnect_0_M05_AXI 1 2 3 810J 90 NJ 90 1820
preplace netloc axi_interconnect_0_M08_AXI 1 2 1 730 410n
preplace netloc axi_interconnect_0_M09_AXI 1 2 1 740 430n
preplace netloc axi_interconnect_0_M10_AXI 1 2 1 750 450n
preplace netloc axi_interconnect_0_M11_AXI 1 2 1 760 470n
preplace netloc axi_uartlite_0_UART 1 5 1 NJ 560
preplace netloc interconnect_M07_AXI 1 2 2 720 210 NJ
preplace netloc microblaze_0_M_AXI_DC 1 4 1 1760 220n
preplace netloc microblaze_0_M_AXI_DP 1 1 4 420 720 NJ 720 NJ 720 1730
preplace netloc microblaze_0_M_AXI_IC 1 4 1 1750 240n
preplace netloc microblaze_0_dlmb_1 1 4 1 1770 260n
preplace netloc microblaze_0_ilmb_1 1 4 1 1790 280n
preplace netloc processor_M0_AXIS 1 4 1 1770 340n
preplace netloc s_axi_multisine_1 1 2 1 N 390
preplace netloc S_MEM_SIMPLESINE_1 1 3 2 1260J 130 1800
preplace netloc audio_components_m_axi_multisinemaster 1 3 2 1250J 120 1810
levelinfo -pg 1 0 200 570 1040 1550 2050 2260
pagesize -pg 1 -db -bbox -sgen -100 0 2400 810
"
}
{
   "da_bram_cntlr_cnt":"2"
}
