-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/1123/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_13 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/cbe4/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_gate_bit_v12_0_6 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_counter_v3_0_6 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_counter_binary_v12_0_13 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/23f1/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_c_counter_binary_0_0/sim/TCH_TDC_OV_c_counter_binary_0_0.vhd" \
-endlib
-makelib xcelium_lib/util_vector_logic_v2_0_1 \
  "../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_util_vector_logic_1_0/sim/TCH_TDC_OV_util_vector_logic_1_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_S_EDGE_DET_0_0/sim/TCH_TDC_OV_S_EDGE_DET_0_0.vhd" \
  "../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_D_REG_0_0/sim/TCH_TDC_OV_D_REG_0_0.vhd" \
  "../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_T_META_HARDEN_0_0/sim/TCH_TDC_OV_T_META_HARDEN_0_0.vhd" \
  "../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_T_META_HARDEN_0_1/sim/TCH_TDC_OV_T_META_HARDEN_0_1.vhd" \
  "../../../bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

