Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's526_bench' from file '../rtl/s526.v'.
  Done elaborating 's526_bench'.
Mapping s526_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      10899    -724  G13_reg/CK --> G28_reg/D
 area_map        10428    -709  G29_reg/CK --> G26_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      10428    -709         0 G29_reg/CK --> G26_reg/D
 incr_delay      10507    -697         0 G29_reg/CK --> G26_reg/D

  Done mapping s526_bench
  Synthesis succeeded.
  Incrementally optimizing s526_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      10507    -697         0 G29_reg/CK --> G26_reg/D
 incr_delay      10308    -643         0 G10_reg/CK --> G18_reg/D
 incr_delay      10308    -642         0 G20_reg/CK --> G26_reg/D
 incr_delay      10339    -637         0 G12_reg/CK --> G26_reg/D
 init_drc        10339    -637         0 G12_reg/CK --> G26_reg/D
 init_area       10339    -637         0 G12_reg/CK --> G26_reg/D
 rem_buf         10183    -637         0 G12_reg/CK --> G26_reg/D
 rem_inv         10021    -637         0 G12_reg/CK --> G26_reg/D
 merge_bi         9712    -637         0 G12_reg/CK --> G26_reg/D
 glob_area        9676    -637         0 G12_reg/CK --> G26_reg/D
 area_down        9670    -637         0 G12_reg/CK --> G26_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       9670    -637         0 G12_reg/CK --> G26_reg/D
 init_drc         9670    -637         0 G12_reg/CK --> G26_reg/D
 init_area        9670    -637         0 G12_reg/CK --> G26_reg/D
 rem_inv          9634    -637         0 G12_reg/CK --> G26_reg/D
 merge_bi         9608    -637         0 G12_reg/CK --> G26_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       9608    -637         0 G12_reg/CK --> G26_reg/D
 init_area        9608    -637         0 G12_reg/CK --> G26_reg/D

  Done mapping s526_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:05 PM
  Module:                 s526_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G12_reg/CK                                    0               0 R
G12_reg/Q           DFFSRX1      3   20.6    60    +110     110 F
g5/B                                                 +0     110  
g5/Y                AND2X1       2   14.4    36     +75     185 F
g1322/B                                              +0     185  
g1322/Y             NAND3X1      2   20.6    82     +65     250 R
g1336/B                                              +0     250  
g1336/Y             NAND2X2      1   25.1    60     +56     306 F
g1335/A                                              +0     306  
g1335/Y             INVX4        5   50.4    41     +41     348 R
g1334/A                                              +0     348  
g1334/Y             INVX2        4   38.7    46     +46     394 F
g26/A                                                +0     394  
g26/Y               NAND2X2      1    8.1    38     +26     420 R
g1331/C                                              +0     420  
g1331/Y             NAND3X1      1   12.6    45     +45     465 F
g976/A                                               +0     465  
g976/Y              INVX2        1   18.7    32     +32     497 R
G26_reg/D           DFFSRX1                          +0     497  
G26_reg/CK          setup                     0    +140     637 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -637ps (TIMING VIOLATION)
Start-point  : G12_reg/CK
End-point    : G26_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:05 PM
  Module:                 s526_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          14   439.082    gsclib 
AOI21X1         10   313.630    gsclib 
AOI22X1          1    41.818    gsclib 
CLKBUFX1         5   130.680    gsclib 
CLKBUFX3         2    62.726    gsclib 
DFFSRX1         21  3402.903    gsclib 
INVX1           55  1149.995    gsclib 
INVX2           15   392.040    gsclib 
INVX4            4   125.452    gsclib 
NAND2X1         41  1071.576    gsclib 
NAND2X2          4   146.360    gsclib 
NAND3X1         18   658.620    gsclib 
NAND4X1          4   167.272    gsclib 
NOR2X1          19   496.584    gsclib 
NOR3X1           3   188.178    gsclib 
OAI21X1          8   334.544    gsclib 
OR2X1           10   313.630    gsclib 
XOR2X1           3   172.497    gsclib 
---------------------------------------
total          237  9607.587           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        21 3402.903   35.4 
inverter          74 1667.487   17.4 
buffer             7  193.406    2.0 
logic            135 4343.791   45.2 
-------------------------------------
total            237 9607.587  100.0 

Normal exit.
