# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE2_Audio_Example_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:38 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v 
# -- Compiling module avconf
# 
# Top level modules:
# 	avconf
# End time: 10:50:39 on Apr 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/I2C_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:39 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/I2C_Controller.v 
# -- Compiling module I2C_Controller
# 
# Top level modules:
# 	I2C_Controller
# End time: 10:50:39 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:39 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 10:50:39 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:39 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 10:50:39 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:39 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 10:50:39 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:40 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 10:50:40 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:40 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 10:50:40 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:40 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Clock.v 
# -- Compiling module Audio_Clock
# 
# Top level modules:
# 	Audio_Clock
# End time: 10:50:40 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:41 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Controller.v 
# -- Compiling module Audio_Controller
# 
# Top level modules:
# 	Audio_Controller
# End time: 10:50:41 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:41 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo" E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v 
# -- Compiling module DE2_Audio_Example
# ** Error: (vlog-13069) E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v(159): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 10:50:41 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE2_Audio_Example_run_msim_rtl_verilog.do line 17
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo {E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_..."
# ERROR: No extended dataflow license exists
