INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/jizu_project3_self.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/jizu_project3_self.srcs/sources_1/ip/instr_ram/sim/instr_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/jizu_project3_self.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/jizu_project3_self/import/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
