#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Feb  8 13:54:43 2022
# Process ID: 8152
# Current directory: D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4988 D:\Trabajos\Github\Digitales1\Practica 2\Part3\Part3\Part3.xpr
# Log file: D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/vivado.log
# Journal file: D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3\vivado.jou
# Running On: DESKTOP-VBL1J4F, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 2, Host memory: 8480 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.527 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00
00
01
10
Ended loop
00000
11
00
01
10
Ended loop
00001
11
00
01
10
Ended loop
00010
11
00
01
10
Ended loop
00011
11
00
01
10
Ended loop
00100
11
00
01
10
Ended loop
00101
11
00
01
10
Ended loop
00110
11
00
01
10
Ended loop
00111
11
00
01
10
Ended loop
01000
11
00
01
10
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00
00
01
10
Ended loop
00000
11
00
01
10
Ended loop
00001
11
00
01
10
Ended loop
00010
11
00
01
10
Ended loop
00011
11
00
01
10
Ended loop
00100
11
00
01
10
Ended loop
00101
11
00
01
10
Ended loop
00110
11
00
01
10
Ended loop
00111
11
00
01
10
Ended loop
01000
11
00
01
10
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00
01
01
01
Ended loop
00000
01
01
01
01
Ended loop
00001
01
01
01
01
Ended loop
00010
01
01
01
01
Ended loop
00011
01
01
01
01
Ended loop
00100
01
01
01
01
Ended loop
00101
01
01
01
01
Ended loop
00110
01
01
01
01
Ended loop
00111
01
01
01
01
Ended loop
01000
01
01
01
01
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00
01
10
11
Ended loop
00000
00
01
10
11
Ended loop
00001
00
01
10
11
Ended loop
00010
00
01
10
11
Ended loop
00011
00
01
10
11
Ended loop
00100
00
01
10
11
Ended loop
00101
00
01
10
11
Ended loop
00110
00
01
10
11
Ended loop
00111
00
01
10
11
Ended loop
01000
00
01
10
11
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00
01
10
11
Ended loop
00001
00
01
10
11
Ended loop
00010
00
01
10
11
Ended loop
00011
00
01
10
11
Ended loop
00100
00
01
10
11
Ended loop
00101
00
01
10
11
Ended loop
00110
00
01
10
11
Ended loop
00111
00
01
10
11
Ended loop
01000
00
01
10
11
Ended loop
01001
00
01
10
11
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
ERROR: [VRFC 10-2989] 'stirng' is not declared [D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd:120]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00 U1111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00 U1111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00 U1111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00 UXXXX
01 00000
10 00000
11 00000
Ended loop
00001
00 0XXX0
01 0000X
10 00000
11 0000X
Ended loop
00010
00 0XX0X
01 000X0
10 00000
11 000X0
Ended loop
00011
00 0XX00
01 000XX
10 0000X
11 000XX
Ended loop
00100
00 0X0XX
01 00X00
10 000X0
11 00X00
Ended loop
00101
00 0X0X0
01 00X0X
10 000XX
11 00X0X
Ended loop
00110
00 0X00X
01 00XX0
10 00X00
11 00XX0
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
00111
00 01000
01 00111
10 00101
11 00111
Ended loop
01000
00 00111
01 01000
10 00110
11 01000
Ended loop
01001
00 00110
01 01001
10 00111
11 01001
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.527 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Trabajos\Github\Digitales1\Practica 2\Part3\Part3\Part3.srcs\sim_1\new\ALU_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Trabajos\Github\Digitales1\Practica 2\Part3\Part3\Part3.srcs\sources_1\new\ALU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
00111
00 01000
01 00111
10 00101
11 00111
Ended loop
01000
00 00111
01 01000
10 00110
11 01000
Ended loop
01001
00 00110
01 01001
10 00111
11 01001
Ended loop
01010
00 00101
01 01010
10 01000
11 01010
Ended loop
01011
00 00100
01 01011
10 01001
11 01011
Ended loop
01100
00 00011
01 01100
10 01010
11 01100
Ended loop
01101
00 00010
01 01101
10 01011
11 01101
Ended loop
01110
00 00001
01 01110
10 01100
11 01110
Ended loop
01111
00 00000
01 01111
10 01101
11 01111
Ended loop
00001
10000
00 01110
01 10001
10 01110
11 00001
Ended loop
10001
00 01110
01 10010
10 01111
11 00000
Ended loop
10010
00 01100
01 10011
10 10000
11 00011
Ended loop
10011
00 01100
01 10100
10 10001
11 00010
Ended loop
10100
00 01010
01 10101
10 10010
11 00101
Ended loop
10101
00 01010
01 10110
10 10011
11 00100
Ended loop
10110
00 01000
01 10111
10 10100
11 00111
Ended loop
10111
00 01000
01 11000
10 10101
11 00110
Ended loop
11000
00 00110
01 11001
10 10110
11 01001
Ended loop
11001
00 00110
01 11010
10 10111
11 01000
Ended loop
11010
00 00100
01 11011
10 11000
11 01011
Ended loop
11011
00 00100
01 11100
10 11001
11 01010
Ended loop
11100
00 00010
01 11101
10 11010
11 01101
Ended loop
11101
00 00010
01 11110
10 11011
11 01100
Ended loop
11110
00 00000
01 11111
10 11100
11 01111
Ended loop
11111
00 00000
01 00000
10 11101
11 01110
Ended loop
00010
00000
00 01101
01 00010
10 00000
11 00010
Ended loop
00001
00 01100
01 00011
10 00000
11 00011
Ended loop
00010
00 01101
01 00100
10 00000
11 00000
Ended loop
00011
00 01100
01 00101
10 00001
11 00001
Ended loop
00100
00 01001
01 00110
10 00010
11 00110
Ended loop
00101
00 01000
01 00111
10 00011
11 00111
Ended loop
00110
00 01001
01 01000
10 00100
11 00100
Ended loop
00111
00 01000
01 01001
10 00101
11 00101
Ended loop
01000
00 00101
01 01010
10 00110
11 01010
Ended loop
01001
00 00100
01 01011
10 00111
11 01011
Ended loop
01010
00 00101
01 01100
10 01000
11 01000
Ended loop
01011
00 00100
01 01101
10 01001
11 01001
Ended loop
01100
00 00001
01 01110
10 01010
11 01110
Ended loop
01101
00 00000
01 01111
10 01011
11 01111
Ended loop
01110
00 00001
01 10000
10 01100
11 01100
Ended loop
01111
00 00000
01 10001
10 01101
11 01101
Ended loop
00011
10000
00 01100
01 10011
10 01110
11 00011
Ended loop
10001
00 01100
01 10100
10 01111
11 00010
Ended loop
10010
00 01100
01 10101
10 10000
11 00001
Ended loop
10011
00 01100
01 10110
10 10001
11 00000
Ended loop
10100
00 01000
01 10111
10 10010
11 00111
Ended loop
10101
00 01000
01 11000
10 10011
11 00110
Ended loop
10110
00 01000
01 11001
10 10100
11 00101
Ended loop
10111
00 01000
01 11010
10 10101
11 00100
Ended loop
11000
00 00100
01 11011
10 10110
11 01011
Ended loop
11001
00 00100
01 11100
10 10111
11 01010
Ended loop
11010
00 00100
01 11101
10 11000
11 01001
Ended loop
11011
00 00100
01 11110
10 11001
11 01000
Ended loop
11100
00 00000
01 11111
10 11010
11 01111
Ended loop
11101
00 00000
01 00000
10 11011
11 01110
Ended loop
11110
00 00000
01 00001
10 11100
11 01101
Ended loop
11111
00 00000
01 00010
10 11101
11 01100
Ended loop
00100
00000
00 01011
01 00100
10 00000
11 00100
Ended loop
00001
00 01010
01 00101
10 00000
11 00101
Ended loop
00010
00 01001
01 00110
10 00000
11 00110
Ended loop
00011
00 01000
01 00111
10 00001
11 00111
Ended loop
00100
00 01011
01 01000
10 00010
11 00000
Ended loop
00101
00 01010
01 01001
10 00011
11 00001
Ended loop
00110
00 01001
01 01010
10 00100
11 00010
Ended loop
00111
00 01000
01 01011
10 00101
11 00011
Ended loop
01000
00 00011
01 01100
10 00110
11 01100
Ended loop
01001
00 00010
01 01101
10 00111
11 01101
Ended loop
01010
00 00001
01 01110
10 01000
11 01110
Ended loop
01011
00 00000
01 01111
10 01001
11 01111
Ended loop
01100
00 00011
01 10000
10 01010
11 01000
Ended loop
01101
00 00010
01 10001
10 01011
11 01001
Ended loop
01110
00 00001
01 10010
10 01100
11 01010
Ended loop
01111
00 00000
01 10011
10 01101
11 01011
Ended loop
00101
10000
00 01010
01 10101
10 01110
11 00101
Ended loop
10001
00 01010
01 10110
10 01111
11 00100
Ended loop
10010
00 01000
01 10111
10 10000
11 00111
Ended loop
10011
00 01000
01 11000
10 10001
11 00110
Ended loop
10100
00 01010
01 11001
10 10010
11 00001
Ended loop
10101
00 01010
01 11010
10 10011
11 00000
Ended loop
10110
00 01000
01 11011
10 10100
11 00011
Ended loop
10111
00 01000
01 11100
10 10101
11 00010
Ended loop
11000
00 00010
01 11101
10 10110
11 01101
Ended loop
11001
00 00010
01 11110
10 10111
11 01100
Ended loop
11010
00 00000
01 11111
10 11000
11 01111
Ended loop
11011
00 00000
01 00000
10 11001
11 01110
Ended loop
11100
00 00010
01 00001
10 11010
11 01001
Ended loop
11101
00 00010
01 00010
10 11011
11 01000
Ended loop
11110
00 00000
01 00011
10 11100
11 01011
Ended loop
11111
00 00000
01 00100
10 11101
11 01010
Ended loop
00110
00000
00 01001
01 00110
10 00000
11 00110
Ended loop
00001
00 01000
01 00111
10 00000
11 00111
Ended loop
00010
00 01001
01 01000
10 00000
11 00100
Ended loop
00011
00 01000
01 01001
10 00001
11 00101
Ended loop
00100
00 01001
01 01010
10 00010
11 00010
Ended loop
00101
00 01000
01 01011
10 00011
11 00011
Ended loop
00110
00 01001
01 01100
10 00100
11 00000
Ended loop
00111
00 01000
01 01101
10 00101
11 00001
Ended loop
01000
00 00001
01 01110
10 00110
11 01110
Ended loop
01001
00 00000
01 01111
10 00111
11 01111
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.527 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
00111
00 01000
01 00111
10 00101
11 00111
Ended loop
01000
00 00111
01 01000
10 00110
11 01000
Ended loop
01001
00 00110
01 01001
10 00111
11 01001
Ended loop
01010
00 00101
01 01010
10 01000
11 01010
Ended loop
01011
00 00100
01 01011
10 01001
11 01011
Ended loop
01100
00 00011
01 01100
10 01010
11 01100
Ended loop
01101
00 00010
01 01101
10 01011
11 01101
Ended loop
01110
00 00001
01 01110
10 01100
11 01110
Ended loop
01111
00 00000
01 01111
10 01101
11 01111
Ended loop
00001
10000
00 01110
01 10001
10 01110
11 00001
Ended loop
10001
00 01110
01 10010
10 01111
11 00000
Ended loop
10010
00 01100
01 10011
10 10000
11 00011
Ended loop
10011
00 01100
01 10100
10 10001
11 00010
Ended loop
10100
00 01010
01 10101
10 10010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
00111
00 01000
01 00111
10 00101
11 00111
Ended loop
01000
00 00111
01 01000
10 00110
11 01000
Ended loop
01001
00 00110
01 01001
10 00111
11 01001
Ended loop
01010
00 00101
01 01010
10 01000
11 01010
Ended loop
01011
00 00100
01 01011
10 01001
11 01011
Ended loop
01100
00 00011
01 01100
10 01010
11 01100
Ended loop
01101
00 00010
01 01101
10 01011
11 01101
Ended loop
01110
00 00001
01 01110
10 01100
11 01110
Ended loop
01111
00 00000
01 01111
10 01101
11 01111
Ended loop
00001
00000
00 01110
01 00001
10 00000
11 00001
Ended loop
00001
00 01110
01 00010
10 00000
11 00000
Ended loop
00010
00 01100
01 00011
10 00000
11 00011
Ended loop
00011
00 01100
01 00100
10 00001
11 00010
Ended loop
00100
00 01010
01 00101
10 00010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.527 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop
00001
00 01110
01 00001
10 00000
11 00001
Ended loop
00010
00 01101
01 00010
10 00000
11 00010
Ended loop
00011
00 01100
01 00011
10 00001
11 00011
Ended loop
00100
00 01011
01 00100
10 00010
11 00100
Ended loop
00101
00 01010
01 00101
10 00011
11 00101
Ended loop
00110
00 01001
01 00110
10 00100
11 00110
Ended loop
00111
00 01000
01 00111
10 00101
11 00111
Ended loop
01000
00 00111
01 01000
10 00110
11 01000
Ended loop
01001
00 00110
01 01001
10 00111
11 01001
Ended loop
01010
00 00101
01 01010
10 01000
11 01010
Ended loop
01011
00 00100
01 01011
10 01001
11 01011
Ended loop
01100
00 00011
01 01100
10 01010
11 01100
Ended loop
01101
00 00010
01 01101
10 01011
11 01101
Ended loop
01110
00 00001
01 01110
10 01100
11 01110
Ended loop
01111
00 00000
01 01111
10 01101
11 01111
Ended loop
00001
00000
00 01110
01 00001
10 00000
11 00001
Ended loop
00001
00 01110
01 00010
10 00000
11 00000
Ended loop
00010
00 01100
01 00011
10 00000
11 00011
Ended loop
00011
00 01100
01 00100
10 00001
11 00010
Ended loop
00100
00 01010
01 00101
10 00010
11 00101
Ended loop
00101
00 01010
01 00110
10 00011
11 00100
Ended loop
00110
00 01000
01 00111
10 00100
11 00111
Ended loop
00111
00 01000
01 01000
10 00101
11 00110
Ended loop
01000
00 00110
01 01001
10 00110
11 01001
Ended loop
01001
00 00110
01 01010
10 00111
11 01000
Ended loop
01010
00 00100
01 01011
10 01000
11 01011
Ended loop
01011
00 00100
01 01100
10 01001
11 01010
Ended loop
01100
00 00010
01 01101
10 01010
11 01101
Ended loop
01101
00 00010
01 01110
10 01011
11 01100
Ended loop
01110
00 00000
01 01111
10 01100
11 01111
Ended loop
01111
00 00000
01 10000
10 01101
11 01110
Ended loop
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop 1
00001
00 01110
01 00001
10 00000
11 00001
Ended loop 2
00010
00 01101
01 00010
10 00000
11 00010
Ended loop 3
00011
00 01100
01 00011
10 00001
11 00011
Ended loop 4
00100
00 01011
01 00100
10 00010
11 00100
Ended loop 5
00101
00 01010
01 00101
10 00011
11 00101
Ended loop 6
00110
00 01001
01 00110
10 00100
11 00110
Ended loop 7
00111
00 01000
01 00111
10 00101
11 00111
Ended loop 8
01000
00 00111
01 01000
10 00110
11 01000
Ended loop 9
01001
00 00110
01 01001
10 00111
11 01001
Ended loop 10
01010
00 00101
01 01010
10 01000
11 01010
Ended loop 11
01011
00 00100
01 01011
10 01001
11 01011
Ended loop 12
01100
00 00011
01 01100
10 01010
11 01100
Ended loop 13
01101
00 00010
01 01101
10 01011
11 01101
Ended loop 14
01110
00 00001
01 01110
10 01100
11 01110
Ended loop 15
01111
00 00000
01 01111
10 01101
11 01111
Ended loop 16
00001
00000
00 01110
01 00001
10 00000
11 00001
Ended loop 17
00001
00 01110
01 00010
10 00000
11 00000
Ended loop 18
00010
00 01100
01 00011
10 00000
11 00011
Ended loop 19
00011
00 01100
01 00100
10 00001
11 00010
Ended loop 20
00100
00 01010
01 00101
10 00010
11 00101
Ended loop 21
00101
00 01010
01 00110
10 00011
11 00100
Ended loop 22
00110
00 01000
01 00111
10 00100
11 00111
Ended loop 23
00111
00 01000
01 01000
10 00101
11 00110
Ended loop 24
01000
00 00110
01 01001
10 00110
11 01001
Ended loop 25
01001
00 00110
01 01010
10 00111
11 01000
Ended loop 26
01010
00 00100
01 01011
10 01000
11 01011
Ended loop 27
01011
00 00100
01 01100
10 01001
11 01010
Ended loop 28
01100
00 00010
01 01101
10 01010
11 01101
Ended loop 29
01101
00 00010
01 01110
10 01011
11 01100
Ended loop 30
01110
00 00000
01 01111
10 01100
11 01111
Ended loop 31
01111
00 00000
01 10000
10 01101
11 01110
Ended loop 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.527 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {96000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 96000ns
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop 1
00001
00 01110
01 00001
10 00000
11 00001
Ended loop 2
00010
00 01101
01 00010
10 00000
11 00010
Ended loop 3
00011
00 01100
01 00011
10 00001
11 00011
Ended loop 4
00100
00 01011
01 00100
10 00010
11 00100
Ended loop 5
00101
00 01010
01 00101
10 00011
11 00101
Ended loop 6
00110
00 01001
01 00110
10 00100
11 00110
Ended loop 7
00111
00 01000
01 00111
10 00101
11 00111
Ended loop 8
01000
00 00111
01 01000
10 00110
11 01000
Ended loop 9
01001
00 00110
01 01001
10 00111
11 01001
Ended loop 10
01010
00 00101
01 01010
10 01000
11 01010
Ended loop 11
01011
00 00100
01 01011
10 01001
11 01011
Ended loop 12
01100
00 00011
01 01100
10 01010
11 01100
Ended loop 13
01101
00 00010
01 01101
10 01011
11 01101
Ended loop 14
01110
00 00001
01 01110
10 01100
11 01110
Ended loop 15
01111
00 00000
01 01111
10 01101
11 01111
Ended loop 16
00001
00000
00 01110
01 00001
10 00000
11 00001
Ended loop 17
00001
00 01110
01 00010
10 00000
11 00000
Ended loop 18
00010
00 01100
01 00011
10 00000
11 00011
Ended loop 19
00011
00 01100
01 00100
10 00001
11 00010
Ended loop 20
00100
00 01010
01 00101
10 00010
11 00101
Ended loop 21
00101
00 01010
01 00110
10 00011
11 00100
Ended loop 22
00110
00 01000
01 00111
10 00100
11 00111
Ended loop 23
00111
00 01000
01 01000
10 00101
11 00110
Ended loop 24
01000
00 00110
01 01001
10 00110
11 01001
Ended loop 25
01001
00 00110
01 01010
10 00111
11 01000
Ended loop 26
01010
00 00100
01 01011
10 01000
11 01011
Ended loop 27
01011
00 00100
01 01100
10 01001
11 01010
Ended loop 28
01100
00 00010
01 01101
10 01010
11 01101
Ended loop 29
01101
00 00010
01 01110
10 01011
11 01100
Ended loop 30
01110
00 00000
01 01111
10 01100
11 01111
Ended loop 31
01111
00 00000
01 10000
10 01101
11 01110
Ended loop 32
00010
00000
00 01101
01 00010
10 00000
11 00010
Ended loop 33
00001
00 01100
01 00011
10 00000
11 00011
Ended loop 34
00010
00 01101
01 00100
10 00000
11 00000
Ended loop 35
00011
00 01100
01 00101
10 00001
11 00001
Ended loop 36
00100
00 01001
01 00110
10 00010
11 00110
Ended loop 37
00101
00 01000
01 00111
10 00011
11 00111
Ended loop 38
00110
00 01001
01 01000
10 00100
11 00100
Ended loop 39
00111
00 01000
01 01001
10 00101
11 00101
Ended loop 40
01000
00 00101
01 01010
10 00110
11 01010
Ended loop 41
01001
00 00100
01 01011
10 00111
11 01011
Ended loop 42
01010
00 00101
01 01100
10 01000
11 01000
Ended loop 43
01011
00 00100
01 01101
10 01001
11 01001
Ended loop 44
01100
00 00001
01 01110
10 01010
11 01110
Ended loop 45
01101
00 00000
01 01111
10 01011
11 01111
Ended loop 46
01110
00 00001
01 10000
10 01100
11 01100
Ended loop 47
01111
00 00000
01 10001
10 01101
11 01101
Ended loop 48
00011
00000
00 01100
01 00011
10 00000
11 00011
Ended loop 49
00001
00 01100
01 00100
10 00000
11 00010
Ended loop 50
00010
00 01100
01 00101
10 00000
11 00001
Ended loop 51
00011
00 01100
01 00110
10 00001
11 00000
Ended loop 52
00100
00 01000
01 00111
10 00010
11 00111
Ended loop 53
00101
00 01000
01 01000
10 00011
11 00110
Ended loop 54
00110
00 01000
01 01001
10 00100
11 00101
Ended loop 55
00111
00 01000
01 01010
10 00101
11 00100
Ended loop 56
01000
00 00100
01 01011
10 00110
11 01011
Ended loop 57
01001
00 00100
01 01100
10 00111
11 01010
Ended loop 58
01010
00 00100
01 01101
10 01000
11 01001
Ended loop 59
01011
00 00100
01 01110
10 01001
11 01000
Ended loop 60
01100
00 00000
01 01111
10 01010
11 01111
Ended loop 61
01101
00 00000
01 10000
10 01011
11 01110
Ended loop 62
01110
00 00000
01 10001
10 01100
11 01101
Ended loop 63
01111
00 00000
01 10010
10 01101
11 01100
Ended loop 64
00100
00000
00 01011
01 00100
10 00000
11 00100
Ended loop 65
00001
00 01010
01 00101
10 00000
11 00101
Ended loop 66
00010
00 01001
01 00110
10 00000
11 00110
Ended loop 67
00011
00 01000
01 00111
10 00001
11 00111
Ended loop 68
00100
00 01011
01 01000
10 00010
11 00000
Ended loop 69
00101
00 01010
01 01001
10 00011
11 00001
Ended loop 70
00110
00 01001
01 01010
10 00100
11 00010
Ended loop 71
00111
00 01000
01 01011
10 00101
11 00011
Ended loop 72
01000
00 00011
01 01100
10 00110
11 01100
Ended loop 73
01001
00 00010
01 01101
10 00111
11 01101
Ended loop 74
01010
00 00001
01 01110
10 01000
11 01110
Ended loop 75
01011
00 00000
01 01111
10 01001
11 01111
Ended loop 76
01100
00 00011
01 10000
10 01010
11 01000
Ended loop 77
01101
00 00010
01 10001
10 01011
11 01001
Ended loop 78
01110
00 00001
01 10010
10 01100
11 01010
Ended loop 79
01111
00 00000
01 10011
10 01101
11 01011
Ended loop 80
00101
00000
00 01010
01 00101
10 00000
11 00101
Ended loop 81
00001
00 01010
01 00110
10 00000
11 00100
Ended loop 82
00010
00 01000
01 00111
10 00000
11 00111
Ended loop 83
00011
00 01000
01 01000
10 00001
11 00110
Ended loop 84
00100
00 01010
01 01001
10 00010
11 00001
Ended loop 85
00101
00 01010
01 01010
10 00011
11 00000
Ended loop 86
00110
00 01000
01 01011
10 00100
11 00011
Ended loop 87
00111
00 01000
01 01100
10 00101
11 00010
Ended loop 88
01000
00 00010
01 01101
10 00110
11 01101
Ended loop 89
01001
00 00010
01 01110
10 00111
11 01100
Ended loop 90
01010
00 00000
01 01111
10 01000
11 01111
Ended loop 91
01011
00 00000
01 10000
10 01001
11 01110
Ended loop 92
01100
00 00010
01 10001
10 01010
11 01001
Ended loop 93
01101
00 00010
01 10010
10 01011
11 01000
Ended loop 94
01110
00 00000
01 10011
10 01100
11 01011
Ended loop 95
01111
00 00000
01 10100
10 01101
11 01010
Ended loop 96
00110
00000
00 01001
01 00110
10 00000
11 00110
Ended loop 97
00001
00 01000
01 00111
10 00000
11 00111
Ended loop 98
00010
00 01001
01 01000
10 00000
11 00100
Ended loop 99
00011
00 01000
01 01001
10 00001
11 00101
Ended loop 100
00100
00 01001
01 01010
10 00010
11 00010
Ended loop 101
00101
00 01000
01 01011
10 00011
11 00011
Ended loop 102
00110
00 01001
01 01100
10 00100
11 00000
Ended loop 103
00111
00 01000
01 01101
10 00101
11 00001
Ended loop 104
01000
00 00001
01 01110
10 00110
11 01110
Ended loop 105
01001
00 00000
01 01111
10 00111
11 01111
Ended loop 106
01010
00 00001
01 10000
10 01000
11 01100
Ended loop 107
01011
00 00000
01 10001
10 01001
11 01101
Ended loop 108
01100
00 00001
01 10010
10 01010
11 01010
Ended loop 109
01101
00 00000
01 10011
10 01011
11 01011
Ended loop 110
01110
00 00001
01 10100
10 01100
11 01000
Ended loop 111
01111
00 00000
01 10101
10 01101
11 01001
Ended loop 112
00111
00000
00 01000
01 00111
10 00000
11 00111
Ended loop 113
00001
00 01000
01 01000
10 00000
11 00110
Ended loop 114
00010
00 01000
01 01001
10 00000
11 00101
Ended loop 115
00011
00 01000
01 01010
10 00001
11 00100
Ended loop 116
00100
00 01000
01 01011
10 00010
11 00011
Ended loop 117
00101
00 01000
01 01100
10 00011
11 00010
Ended loop 118
00110
00 01000
01 01101
10 00100
11 00001
Ended loop 119
00111
00 01000
01 01110
10 00101
11 00000
Ended loop 120
01000
00 00000
01 01111
10 00110
11 01111
Ended loop 121
01001
00 00000
01 10000
10 00111
11 01110
Ended loop 122
01010
00 00000
01 10001
10 01000
11 01101
Ended loop 123
01011
00 00000
01 10010
10 01001
11 01100
Ended loop 124
01100
00 00000
01 10011
10 01010
11 01011
Ended loop 125
01101
00 00000
01 10100
10 01011
11 01010
Ended loop 126
01110
00 00000
01 10101
10 01100
11 01001
Ended loop 127
01111
00 00000
01 10110
10 01101
11 01000
Ended loop 128
01000
00000
00 00111
01 01000
10 00000
11 01000
Ended loop 129
00001
00 00110
01 01001
10 00000
11 01001
Ended loop 130
00010
00 00101
01 01010
10 00000
11 01010
Ended loop 131
00011
00 00100
01 01011
10 00001
11 01011
Ended loop 132
00100
00 00011
01 01100
10 00010
11 01100
Ended loop 133
00101
00 00010
01 01101
10 00011
11 01101
Ended loop 134
00110
00 00001
01 01110
10 00100
11 01110
Ended loop 135
00111
00 00000
01 01111
10 00101
11 01111
Ended loop 136
01000
00 00111
01 10000
10 00110
11 00000
Ended loop 137
01001
00 00110
01 10001
10 00111
11 00001
Ended loop 138
01010
00 00101
01 10010
10 01000
11 00010
Ended loop 139
01011
00 00100
01 10011
10 01001
11 00011
Ended loop 140
01100
00 00011
01 10100
10 01010
11 00100
Ended loop 141
01101
00 00010
01 10101
10 01011
11 00101
Ended loop 142
01110
00 00001
01 10110
10 01100
11 00110
Ended loop 143
01111
00 00000
01 10111
10 01101
11 00111
Ended loop 144
01001
00000
00 00110
01 01001
10 00000
11 01001
Ended loop 145
00001
00 00110
01 01010
10 00000
11 01000
Ended loop 146
00010
00 00100
01 01011
10 00000
11 01011
Ended loop 147
00011
00 00100
01 01100
10 00001
11 01010
Ended loop 148
00100
00 00010
01 01101
10 00010
11 01101
Ended loop 149
00101
00 00010
01 01110
10 00011
11 01100
Ended loop 150
00110
00 00000
01 01111
10 00100
11 01111
Ended loop 151
00111
00 00000
01 10000
10 00101
11 01110
Ended loop 152
01000
00 00110
01 10001
10 00110
11 00001
Ended loop 153
01001
00 00110
01 10010
10 00111
11 00000
Ended loop 154
01010
00 00100
01 10011
10 01000
11 00011
Ended loop 155
01011
00 00100
01 10100
10 01001
11 00010
Ended loop 156
01100
00 00010
01 10101
10 01010
11 00101
Ended loop 157
01101
00 00010
01 10110
10 01011
11 00100
Ended loop 158
01110
00 00000
01 10111
10 01100
11 00111
Ended loop 159
01111
00 00000
01 11000
10 01101
11 00110
Ended loop 160
01010
00000
00 00101
01 01010
10 00000
11 01010
Ended loop 161
00001
00 00100
01 01011
10 00000
11 01011
Ended loop 162
00010
00 00101
01 01100
10 00000
11 01000
Ended loop 163
00011
00 00100
01 01101
10 00001
11 01001
Ended loop 164
00100
00 00001
01 01110
10 00010
11 01110
Ended loop 165
00101
00 00000
01 01111
10 00011
11 01111
Ended loop 166
00110
00 00001
01 10000
10 00100
11 01100
Ended loop 167
00111
00 00000
01 10001
10 00101
11 01101
Ended loop 168
01000
00 00101
01 10010
10 00110
11 00010
Ended loop 169
01001
00 00100
01 10011
10 00111
11 00011
Ended loop 170
01010
00 00101
01 10100
10 01000
11 00000
Ended loop 171
01011
00 00100
01 10101
10 01001
11 00001
Ended loop 172
01100
00 00001
01 10110
10 01010
11 00110
Ended loop 173
01101
00 00000
01 10111
10 01011
11 00111
Ended loop 174
01110
00 00001
01 11000
10 01100
11 00100
Ended loop 175
01111
00 00000
01 11001
10 01101
11 00101
Ended loop 176
01011
00000
00 00100
01 01011
10 00000
11 01011
Ended loop 177
00001
00 00100
01 01100
10 00000
11 01010
Ended loop 178
00010
00 00100
01 01101
10 00000
11 01001
Ended loop 179
00011
00 00100
01 01110
10 00001
11 01000
Ended loop 180
00100
00 00000
01 01111
10 00010
11 01111
Ended loop 181
00101
00 00000
01 10000
10 00011
11 01110
Ended loop 182
00110
00 00000
01 10001
10 00100
11 01101
Ended loop 183
00111
00 00000
01 10010
10 00101
11 01100
Ended loop 184
01000
00 00100
01 10011
10 00110
11 00011
Ended loop 185
01001
00 00100
01 10100
10 00111
11 00010
Ended loop 186
01010
00 00100
01 10101
10 01000
11 00001
Ended loop 187
01011
00 00100
01 10110
10 01001
11 00000
Ended loop 188
01100
00 00000
01 10111
10 01010
11 00111
Ended loop 189
01101
00 00000
01 11000
10 01011
11 00110
Ended loop 190
01110
00 00000
01 11001
10 01100
11 00101
Ended loop 191
01111
00 00000
01 11010
10 01101
11 00100
Ended loop 192
01100
00000
00 00011
01 01100
10 00000
11 01100
Ended loop 193
00001
00 00010
01 01101
10 00000
11 01101
Ended loop 194
00010
00 00001
01 01110
10 00000
11 01110
Ended loop 195
00011
00 00000
01 01111
10 00001
11 01111
Ended loop 196
00100
00 00011
01 10000
10 00010
11 01000
Ended loop 197
00101
00 00010
01 10001
10 00011
11 01001
Ended loop 198
00110
00 00001
01 10010
10 00100
11 01010
Ended loop 199
00111
00 00000
01 10011
10 00101
11 01011
Ended loop 200
01000
00 00011
01 10100
10 00110
11 00100
Ended loop 201
01001
00 00010
01 10101
10 00111
11 00101
Ended loop 202
01010
00 00001
01 10110
10 01000
11 00110
Ended loop 203
01011
00 00000
01 10111
10 01001
11 00111
Ended loop 204
01100
00 00011
01 11000
10 01010
11 00000
Ended loop 205
01101
00 00010
01 11001
10 01011
11 00001
Ended loop 206
01110
00 00001
01 11010
10 01100
11 00010
Ended loop 207
01111
00 00000
01 11011
10 01101
11 00011
Ended loop 208
01101
00000
00 00010
01 01101
10 00000
11 01101
Ended loop 209
00001
00 00010
01 01110
10 00000
11 01100
Ended loop 210
00010
00 00000
01 01111
10 00000
11 01111
Ended loop 211
00011
00 00000
01 10000
10 00001
11 01110
Ended loop 212
00100
00 00010
01 10001
10 00010
11 01001
Ended loop 213
00101
00 00010
01 10010
10 00011
11 01000
Ended loop 214
00110
00 00000
01 10011
10 00100
11 01011
Ended loop 215
00111
00 00000
01 10100
10 00101
11 01010
Ended loop 216
01000
00 00010
01 10101
10 00110
11 00101
Ended loop 217
01001
00 00010
01 10110
10 00111
11 00100
Ended loop 218
01010
00 00000
01 10111
10 01000
11 00111
Ended loop 219
01011
00 00000
01 11000
10 01001
11 00110
Ended loop 220
01100
00 00010
01 11001
10 01010
11 00001
Ended loop 221
01101
00 00010
01 11010
10 01011
11 00000
Ended loop 222
01110
00 00000
01 11011
10 01100
11 00011
Ended loop 223
01111
00 00000
01 11100
10 01101
11 00010
Ended loop 224
01110
00000
00 00001
01 01110
10 00000
11 01110
Ended loop 225
00001
00 00000
01 01111
10 00000
11 01111
Ended loop 226
00010
00 00001
01 10000
10 00000
11 01100
Ended loop 227
00011
00 00000
01 10001
10 00001
11 01101
Ended loop 228
00100
00 00001
01 10010
10 00010
11 01010
Ended loop 229
00101
00 00000
01 10011
10 00011
11 01011
Ended loop 230
00110
00 00001
01 10100
10 00100
11 01000
Ended loop 231
00111
00 00000
01 10101
10 00101
11 01001
Ended loop 232
01000
00 00001
01 10110
10 00110
11 00110
Ended loop 233
01001
00 00000
01 10111
10 00111
11 00111
Ended loop 234
01010
00 00001
01 11000
10 01000
11 00100
Ended loop 235
01011
00 00000
01 11001
10 01001
11 00101
Ended loop 236
01100
00 00001
01 11010
10 01010
11 00010
Ended loop 237
01101
00 00000
01 11011
10 01011
11 00011
Ended loop 238
01110
00 00001
01 11100
10 01100
11 00000
Ended loop 239
01111
00 00000
01 11101
10 01101
11 00001
Ended loop 240
01111
00000
00 00000
01 01111
10 00000
11 01111
Ended loop 241
00001
00 00000
01 10000
10 00000
11 01110
Ended loop 242
00010
00 00000
01 10001
10 00000
11 01101
Ended loop 243
00011
00 00000
01 10010
10 00001
11 01100
Ended loop 244
00100
00 00000
01 10011
10 00010
11 01011
Ended loop 245
00101
00 00000
01 10100
10 00011
11 01010
Ended loop 246
00110
00 00000
01 10101
10 00100
11 01001
Ended loop 247
00111
00 00000
01 10110
10 00101
11 01000
Ended loop 248
01000
00 00000
01 10111
10 00110
11 00111
Ended loop 249
01001
00 00000
01 11000
10 00111
11 00110
Ended loop 250
01010
00 00000
01 11001
10 01000
11 00101
Ended loop 251
01011
00 00000
01 11010
10 01001
11 00100
Ended loop 252
01100
00 00000
01 11011
10 01010
11 00011
Ended loop 253
01101
00 00000
01 11100
10 01011
11 00010
Ended loop 254
01110
00 00000
01 11101
10 01100
11 00001
Ended loop 255
01111
00 00000
01 11110
10 01101
11 00000
Ended loop 256
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop 257
00001
00 01110
01 00001
10 00000
11 00001
Ended loop 258
00010
00 01101
01 00010
10 00000
11 00010
Ended loop 259
00011
00 01100
01 00011
10 00001
11 00011
Ended loop 260
00100
00 01011
01 00100
10 00010
11 00100
Ended loop 261
00101
00 01010
01 00101
10 00011
11 00101
Ended loop 262
00110
00 01001
01 00110
10 00100
11 00110
Ended loop 263
00111
00 01000
01 00111
10 00101
11 00111
Ended loop 264
01000
00 00111
01 01000
10 00110
11 01000
Ended loop 265
01001
00 00110
01 01001
10 00111
11 01001
Ended loop 266
01010
00 00101
01 01010
10 01000
11 01010
Ended loop 267
01011
00 00100
01 01011
10 01001
11 01011
Ended loop 268
01100
00 00011
01 01100
10 01010
11 01100
Ended loop 269
01101
00 00010
01 01101
10 01011
11 01101
Ended loop 270
01110
00 00001
01 01110
10 01100
11 01110
Ended loop 271
01111
00 00000
01 01111
10 01101
11 01111
Ended loop 272
00001
00000
00 01110
01 00001
10 00000
11 00001
Ended loop 273
00001
00 01110
01 00010
10 00000
11 00000
Ended loop 274
00010
00 01100
01 00011
10 00000
11 00011
Ended loop 275
00011
00 01100
01 00100
10 00001
11 00010
Ended loop 276
00100
00 01010
01 00101
10 00010
11 00101
Ended loop 277
00101
00 01010
01 00110
10 00011
11 00100
Ended loop 278
00110
00 01000
01 00111
10 00100
11 00111
Ended loop 279
00111
00 01000
01 01000
10 00101
11 00110
Ended loop 280
01000
00 00110
01 01001
10 00110
11 01001
Ended loop 281
01001
00 00110
01 01010
10 00111
11 01000
Ended loop 282
01010
00 00100
01 01011
10 01000
11 01011
Ended loop 283
01011
00 00100
01 01100
10 01001
11 01010
Ended loop 284
01100
00 00010
01 01101
10 01010
11 01101
Ended loop 285
01101
00 00010
01 01110
10 01011
11 01100
Ended loop 286
01110
00 00000
01 01111
10 01100
11 01111
Ended loop 287
01111
00 00000
01 10000
10 01101
11 01110
Ended loop 288
00010
00000
00 01101
01 00010
10 00000
11 00010
Ended loop 289
00001
00 01100
01 00011
10 00000
11 00011
Ended loop 290
00010
00 01101
01 00100
10 00000
11 00000
Ended loop 291
00011
00 01100
01 00101
10 00001
11 00001
Ended loop 292
00100
00 01001
01 00110
10 00010
11 00110
Ended loop 293
00101
00 01000
01 00111
10 00011
11 00111
Ended loop 294
00110
00 01001
01 01000
10 00100
11 00100
Ended loop 295
00111
00 01000
01 01001
10 00101
11 00101
Ended loop 296
01000
00 00101
01 01010
10 00110
11 01010
Ended loop 297
01001
00 00100
01 01011
10 00111
11 01011
Ended loop 298
01010
00 00101
01 01100
10 01000
11 01000
Ended loop 299
01011
00 00100
01 01101
10 01001
11 01001
Ended loop 300
01100
00 00001
01 01110
10 01010
11 01110
Ended loop 301
01101
00 00000
01 01111
10 01011
11 01111
Ended loop 302
01110
00 00001
01 10000
10 01100
11 01100
Ended loop 303
01111
00 00000
01 10001
10 01101
11 01101
Ended loop 304
00011
00000
00 01100
01 00011
10 00000
11 00011
Ended loop 305
00001
00 01100
01 00100
10 00000
11 00010
Ended loop 306
00010
00 01100
01 00101
10 00000
11 00001
Ended loop 307
00011
00 01100
01 00110
10 00001
11 00000
Ended loop 308
00100
00 01000
01 00111
10 00010
11 00111
Ended loop 309
00101
00 01000
01 01000
10 00011
11 00110
Ended loop 310
00110
00 01000
01 01001
10 00100
11 00101
Ended loop 311
00111
00 01000
01 01010
10 00101
11 00100
Ended loop 312
01000
00 00100
01 01011
10 00110
11 01011
Ended loop 313
01001
00 00100
01 01100
10 00111
11 01010
Ended loop 314
01010
00 00100
01 01101
10 01000
11 01001
Ended loop 315
01011
00 00100
01 01110
10 01001
11 01000
Ended loop 316
01100
00 00000
01 01111
10 01010
11 01111
Ended loop 317
01101
00 00000
01 10000
10 01011
11 01110
Ended loop 318
01110
00 00000
01 10001
10 01100
11 01101
Ended loop 319
01111
00 00000
01 10010
10 01101
11 01100
Ended loop 320
00100
00000
00 01011
01 00100
10 00000
11 00100
Ended loop 321
00001
00 01010
01 00101
10 00000
11 00101
Ended loop 322
00010
00 01001
01 00110
10 00000
11 00110
Ended loop 323
00011
00 01000
01 00111
10 00001
11 00111
Ended loop 324
00100
00 01011
01 01000
10 00010
11 00000
Ended loop 325
00101
00 01010
01 01001
10 00011
11 00001
Ended loop 326
00110
00 01001
01 01010
10 00100
11 00010
Ended loop 327
00111
00 01000
01 01011
10 00101
11 00011
Ended loop 328
01000
00 00011
01 01100
10 00110
11 01100
Ended loop 329
01001
00 00010
01 01101
10 00111
11 01101
Ended loop 330
01010
00 00001
01 01110
10 01000
11 01110
Ended loop 331
01011
00 00000
01 01111
10 01001
11 01111
Ended loop 332
01100
00 00011
01 10000
10 01010
11 01000
Ended loop 333
01101
00 00010
01 10001
10 01011
11 01001
Ended loop 334
01110
00 00001
01 10010
10 01100
11 01010
Ended loop 335
01111
00 00000
01 10011
10 01101
11 01011
Ended loop 336
00101
00000
00 01010
01 00101
10 00000
11 00101
Ended loop 337
00001
00 01010
01 00110
10 00000
11 00100
Ended loop 338
00010
00 01000
01 00111
10 00000
11 00111
Ended loop 339
00011
00 01000
01 01000
10 00001
11 00110
Ended loop 340
00100
00 01010
01 01001
10 00010
11 00001
Ended loop 341
00101
00 01010
01 01010
10 00011
11 00000
Ended loop 342
00110
00 01000
01 01011
10 00100
11 00011
Ended loop 343
00111
00 01000
01 01100
10 00101
11 00010
Ended loop 344
01000
00 00010
01 01101
10 00110
11 01101
Ended loop 345
01001
00 00010
01 01110
10 00111
11 01100
Ended loop 346
01010
00 00000
01 01111
10 01000
11 01111
Ended loop 347
01011
00 00000
01 10000
10 01001
11 01110
Ended loop 348
01100
00 00010
01 10001
10 01010
11 01001
Ended loop 349
01101
00 00010
01 10010
10 01011
11 01000
Ended loop 350
01110
00 00000
01 10011
10 01100
11 01011
Ended loop 351
01111
00 00000
01 10100
10 01101
11 01010
Ended loop 352
00110
00000
00 01001
01 00110
10 00000
11 00110
Ended loop 353
00001
00 01000
01 00111
10 00000
11 00111
Ended loop 354
00010
00 01001
01 01000
10 00000
11 00100
Ended loop 355
00011
00 01000
01 01001
10 00001
11 00101
Ended loop 356
00100
00 01001
01 01010
10 00010
11 00010
Ended loop 357
00101
00 01000
01 01011
10 00011
11 00011
Ended loop 358
00110
00 01001
01 01100
10 00100
11 00000
Ended loop 359
00111
00 01000
01 01101
10 00101
11 00001
Ended loop 360
01000
00 00001
01 01110
10 00110
11 01110
Ended loop 361
01001
00 00000
01 01111
10 00111
11 01111
Ended loop 362
01010
00 00001
01 10000
10 01000
11 01100
Ended loop 363
01011
00 00000
01 10001
10 01001
11 01101
Ended loop 364
01100
00 00001
01 10010
10 01010
11 01010
Ended loop 365
01101
00 00000
01 10011
10 01011
11 01011
Ended loop 366
01110
00 00001
01 10100
10 01100
11 01000
Ended loop 367
01111
00 00000
01 10101
10 01101
11 01001
Ended loop 368
00111
00000
00 01000
01 00111
10 00000
11 00111
Ended loop 369
00001
00 01000
01 01000
10 00000
11 00110
Ended loop 370
00010
00 01000
01 01001
10 00000
11 00101
Ended loop 371
00011
00 01000
01 01010
10 00001
11 00100
Ended loop 372
00100
00 01000
01 01011
10 00010
11 00011
Ended loop 373
00101
00 01000
01 01100
10 00011
11 00010
Ended loop 374
00110
00 01000
01 01101
10 00100
11 00001
Ended loop 375
00111
00 01000
01 01110
10 00101
11 00000
Ended loop 376
01000
00 00000
01 01111
10 00110
11 01111
Ended loop 377
01001
00 00000
01 10000
10 00111
11 01110
Ended loop 378
01010
00 00000
01 10001
10 01000
11 01101
Ended loop 379
01011
00 00000
01 10010
10 01001
11 01100
Ended loop 380
01100
00 00000
01 10011
10 01010
11 01011
Ended loop 381
01101
00 00000
01 10100
10 01011
11 01010
Ended loop 382
01110
00 00000
01 10101
10 01100
11 01001
Ended loop 383
01111
00 00000
01 10110
10 01101
11 01000
Ended loop 384
01000
00000
00 00111
01 01000
10 00000
11 01000
Ended loop 385
00001
00 00110
01 01001
10 00000
11 01001
Ended loop 386
00010
00 00101
01 01010
10 00000
11 01010
Ended loop 387
00011
00 00100
01 01011
10 00001
11 01011
Ended loop 388
00100
00 00011
01 01100
10 00010
11 01100
Ended loop 389
00101
00 00010
01 01101
10 00011
11 01101
Ended loop 390
00110
00 00001
01 01110
10 00100
11 01110
Ended loop 391
00111
00 00000
01 01111
10 00101
11 01111
Ended loop 392
01000
00 00111
01 10000
10 00110
11 00000
Ended loop 393
01001
00 00110
01 10001
10 00111
11 00001
Ended loop 394
01010
00 00101
01 10010
10 01000
11 00010
Ended loop 395
01011
00 00100
01 10011
10 01001
11 00011
Ended loop 396
01100
00 00011
01 10100
10 01010
11 00100
Ended loop 397
01101
00 00010
01 10101
10 01011
11 00101
Ended loop 398
01110
00 00001
01 10110
10 01100
11 00110
Ended loop 399
01111
00 00000
01 10111
10 01101
11 00111
Ended loop 400
01001
00000
00 00110
01 01001
10 00000
11 01001
Ended loop 401
00001
00 00110
01 01010
10 00000
11 01000
Ended loop 402
00010
00 00100
01 01011
10 00000
11 01011
Ended loop 403
00011
00 00100
01 01100
10 00001
11 01010
Ended loop 404
00100
00 00010
01 01101
10 00010
11 01101
Ended loop 405
00101
00 00010
01 01110
10 00011
11 01100
Ended loop 406
00110
00 00000
01 01111
10 00100
11 01111
Ended loop 407
00111
00 00000
01 10000
10 00101
11 01110
Ended loop 408
01000
00 00110
01 10001
10 00110
11 00001
Ended loop 409
01001
00 00110
01 10010
10 00111
11 00000
Ended loop 410
01010
00 00100
01 10011
10 01000
11 00011
Ended loop 411
01011
00 00100
01 10100
10 01001
11 00010
Ended loop 412
01100
00 00010
01 10101
10 01010
11 00101
Ended loop 413
01101
00 00010
01 10110
10 01011
11 00100
Ended loop 414
01110
00 00000
01 10111
10 01100
11 00111
Ended loop 415
01111
00 00000
01 11000
10 01101
11 00110
Ended loop 416
01010
00000
00 00101
01 01010
10 00000
11 01010
Ended loop 417
00001
00 00100
01 01011
10 00000
11 01011
Ended loop 418
00010
00 00101
01 01100
10 00000
11 01000
Ended loop 419
00011
00 00100
01 01101
10 00001
11 01001
Ended loop 420
00100
00 00001
01 01110
10 00010
11 01110
Ended loop 421
00101
00 00000
01 01111
10 00011
11 01111
Ended loop 422
00110
00 00001
01 10000
10 00100
11 01100
Ended loop 423
00111
00 00000
01 10001
10 00101
11 01101
Ended loop 424
01000
00 00101
01 10010
10 00110
11 00010
Ended loop 425
01001
00 00100
01 10011
10 00111
11 00011
Ended loop 426
01010
00 00101
01 10100
10 01000
11 00000
Ended loop 427
01011
00 00100
01 10101
10 01001
11 00001
Ended loop 428
01100
00 00001
01 10110
10 01010
11 00110
Ended loop 429
01101
00 00000
01 10111
10 01011
11 00111
Ended loop 430
01110
00 00001
01 11000
10 01100
11 00100
Ended loop 431
01111
00 00000
01 11001
10 01101
11 00101
Ended loop 432
01011
00000
00 00100
01 01011
10 00000
11 01011
Ended loop 433
00001
00 00100
01 01100
10 00000
11 01010
Ended loop 434
00010
00 00100
01 01101
10 00000
11 01001
Ended loop 435
00011
00 00100
01 01110
10 00001
11 01000
Ended loop 436
00100
00 00000
01 01111
10 00010
11 01111
Ended loop 437
00101
00 00000
01 10000
10 00011
11 01110
Ended loop 438
00110
00 00000
01 10001
10 00100
11 01101
Ended loop 439
00111
00 00000
01 10010
10 00101
11 01100
Ended loop 440
01000
00 00100
01 10011
10 00110
11 00011
Ended loop 441
01001
00 00100
01 10100
10 00111
11 00010
Ended loop 442
01010
00 00100
01 10101
10 01000
11 00001
Ended loop 443
01011
00 00100
01 10110
10 01001
11 00000
Ended loop 444
01100
00 00000
01 10111
10 01010
11 00111
Ended loop 445
01101
00 00000
01 11000
10 01011
11 00110
Ended loop 446
01110
00 00000
01 11001
10 01100
11 00101
Ended loop 447
01111
00 00000
01 11010
10 01101
11 00100
Ended loop 448
01100
00000
00 00011
01 01100
10 00000
11 01100
Ended loop 449
00001
00 00010
01 01101
10 00000
11 01101
Ended loop 450
00010
00 00001
01 01110
10 00000
11 01110
Ended loop 451
00011
00 00000
01 01111
10 00001
11 01111
Ended loop 452
00100
00 00011
01 10000
10 00010
11 01000
Ended loop 453
00101
00 00010
01 10001
10 00011
11 01001
Ended loop 454
00110
00 00001
01 10010
10 00100
11 01010
Ended loop 455
00111
00 00000
01 10011
10 00101
11 01011
Ended loop 456
01000
00 00011
01 10100
10 00110
11 00100
Ended loop 457
01001
00 00010
01 10101
10 00111
11 00101
Ended loop 458
01010
00 00001
01 10110
10 01000
11 00110
Ended loop 459
01011
00 00000
01 10111
10 01001
11 00111
Ended loop 460
01100
00 00011
01 11000
10 01010
11 00000
Ended loop 461
01101
00 00010
01 11001
10 01011
11 00001
Ended loop 462
01110
00 00001
01 11010
10 01100
11 00010
Ended loop 463
01111
00 00000
01 11011
10 01101
11 00011
Ended loop 464
01101
00000
00 00010
01 01101
10 00000
11 01101
Ended loop 465
00001
00 00010
01 01110
10 00000
11 01100
Ended loop 466
00010
00 00000
01 01111
10 00000
11 01111
Ended loop 467
00011
00 00000
01 10000
10 00001
11 01110
Ended loop 468
00100
00 00010
01 10001
10 00010
11 01001
Ended loop 469
00101
00 00010
01 10010
10 00011
11 01000
Ended loop 470
00110
00 00000
01 10011
10 00100
11 01011
Ended loop 471
00111
00 00000
01 10100
10 00101
11 01010
Ended loop 472
01000
00 00010
01 10101
10 00110
11 00101
Ended loop 473
01001
00 00010
01 10110
10 00111
11 00100
Ended loop 474
01010
00 00000
01 10111
10 01000
11 00111
Ended loop 475
01011
00 00000
01 11000
10 01001
11 00110
Ended loop 476
01100
00 00010
01 11001
10 01010
11 00001
Ended loop 477
01101
00 00010
01 11010
10 01011
11 00000
Ended loop 478
01110
00 00000
01 11011
10 01100
11 00011
Ended loop 479
01111
00 00000
01 11100
10 01101
11 00010
Ended loop 480
01110
00000
00 00001
01 01110
10 00000
11 01110
Ended loop 481
00001
00 00000
01 01111
10 00000
11 01111
Ended loop 482
00010
00 00001
01 10000
10 00000
11 01100
Ended loop 483
00011
00 00000
01 10001
10 00001
11 01101
Ended loop 484
00100
00 00001
01 10010
10 00010
11 01010
Ended loop 485
00101
00 00000
01 10011
10 00011
11 01011
Ended loop 486
00110
00 00001
01 10100
10 00100
11 01000
Ended loop 487
00111
00 00000
01 10101
10 00101
11 01001
Ended loop 488
01000
00 00001
01 10110
10 00110
11 00110
Ended loop 489
01001
00 00000
01 10111
10 00111
11 00111
Ended loop 490
01010
00 00001
01 11000
10 01000
11 00100
Ended loop 491
01011
00 00000
01 11001
10 01001
11 00101
Ended loop 492
01100
00 00001
01 11010
10 01010
11 00010
Ended loop 493
01101
00 00000
01 11011
10 01011
11 00011
Ended loop 494
01110
00 00001
01 11100
10 01100
11 00000
Ended loop 495
01111
00 00000
01 11101
10 01101
11 00001
Ended loop 496
01111
00000
00 00000
01 01111
10 00000
11 01111
Ended loop 497
00001
00 00000
01 10000
10 00000
11 01110
Ended loop 498
00010
00 00000
01 10001
10 00000
11 01101
Ended loop 499
00011
00 00000
01 10010
10 00001
11 01100
Ended loop 500
00100
00 00000
01 10011
10 00010
11 01011
Ended loop 501
00101
00 00000
01 10100
10 00011
11 01010
Ended loop 502
00110
00 00000
01 10101
10 00100
11 01001
Ended loop 503
00111
00 00000
01 10110
10 00101
11 01000
Ended loop 504
01000
00 00000
01 10111
10 00110
11 00111
Ended loop 505
01001
00 00000
01 11000
10 00111
11 00110
Ended loop 506
01010
00 00000
01 11001
10 01000
11 00101
Ended loop 507
01011
00 00000
01 11010
10 01001
11 00100
Ended loop 508
01100
00 00000
01 11011
10 01010
11 00011
Ended loop 509
01101
00 00000
01 11100
10 01011
11 00010
Ended loop 510
01110
00 00000
01 11101
10 01100
11 00001
Ended loop 511
01111
00 00000
01 11110
10 01101
11 00000
Ended loop 512
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop 513
00001
00 01110
01 00001
10 00000
11 00001
Ended loop 514
00010
00 01101
01 00010
10 00000
11 00010
Ended loop 515
00011
00 01100
01 00011
10 00001
11 00011
Ended loop 516
00100
00 01011
01 00100
10 00010
11 00100
Ended loop 517
00101
00 01010
01 00101
10 00011
11 00101
Ended loop 518
00110
00 01001
01 00110
10 00100
11 00110
Ended loop 519
00111
00 01000
01 00111
10 00101
11 00111
Ended loop 520
01000
00 00111
01 01000
10 00110
11 01000
Ended loop 521
01001
00 00110
01 01001
10 00111
11 01001
Ended loop 522
01010
00 00101
01 01010
10 01000
11 01010
Ended loop 523
01011
00 00100
01 01011
10 01001
11 01011
Ended loop 524
01100
00 00011
01 01100
10 01010
11 01100
Ended loop 525
01101
00 00010
01 01101
10 01011
11 01101
Ended loop 526
01110
00 00001
01 01110
10 01100
11 01110
Ended loop 527
01111
00 00000
01 01111
10 01101
11 01111
Ended loop 528
00001
00000
00 01110
01 00001
10 00000
11 00001
Ended loop 529
00001
00 01110
01 00010
10 00000
11 00000
Ended loop 530
00010
00 01100
01 00011
10 00000
11 00011
Ended loop 531
00011
00 01100
01 00100
10 00001
11 00010
Ended loop 532
00100
00 01010
01 00101
10 00010
11 00101
Ended loop 533
00101
00 01010
01 00110
10 00011
11 00100
Ended loop 534
00110
00 01000
01 00111
10 00100
11 00111
Ended loop 535
00111
00 01000
01 01000
10 00101
11 00110
Ended loop 536
01000
00 00110
01 01001
10 00110
11 01001
Ended loop 537
01001
00 00110
01 01010
10 00111
11 01000
Ended loop 538
01010
00 00100
01 01011
10 01000
11 01011
Ended loop 539
01011
00 00100
01 01100
10 01001
11 01010
Ended loop 540
01100
00 00010
01 01101
10 01010
11 01101
Ended loop 541
01101
00 00010
01 01110
10 01011
11 01100
Ended loop 542
01110
00 00000
01 01111
10 01100
11 01111
Ended loop 543
01111
00 00000
01 10000
10 01101
11 01110
Ended loop 544
00010
00000
00 01101
01 00010
10 00000
11 00010
Ended loop 545
00001
00 01100
01 00011
10 00000
11 00011
Ended loop 546
00010
00 01101
01 00100
10 00000
11 00000
Ended loop 547
00011
00 01100
01 00101
10 00001
11 00001
Ended loop 548
00100
00 01001
01 00110
10 00010
11 00110
Ended loop 549
00101
00 01000
01 00111
10 00011
11 00111
Ended loop 550
00110
00 01001
01 01000
10 00100
11 00100
Ended loop 551
00111
00 01000
01 01001
10 00101
11 00101
Ended loop 552
01000
00 00101
01 01010
10 00110
11 01010
Ended loop 553
01001
00 00100
01 01011
10 00111
11 01011
Ended loop 554
01010
00 00101
01 01100
10 01000
11 01000
Ended loop 555
01011
00 00100
01 01101
10 01001
11 01001
Ended loop 556
01100
00 00001
01 01110
10 01010
11 01110
Ended loop 557
01101
00 00000
01 01111
10 01011
11 01111
Ended loop 558
01110
00 00001
01 10000
10 01100
11 01100
Ended loop 559
01111
00 00000
01 10001
10 01101
11 01101
Ended loop 560
00011
00000
00 01100
01 00011
10 00000
11 00011
Ended loop 561
00001
00 01100
01 00100
10 00000
11 00010
Ended loop 562
00010
00 01100
01 00101
10 00000
11 00001
Ended loop 563
00011
00 01100
01 00110
10 00001
11 00000
Ended loop 564
00100
00 01000
01 00111
10 00010
11 00111
Ended loop 565
00101
00 01000
01 01000
10 00011
11 00110
Ended loop 566
00110
00 01000
01 01001
10 00100
11 00101
Ended loop 567
00111
00 01000
01 01010
10 00101
11 00100
Ended loop 568
01000
00 00100
01 01011
10 00110
11 01011
Ended loop 569
01001
00 00100
01 01100
10 00111
11 01010
Ended loop 570
01010
00 00100
01 01101
10 01000
11 01001
Ended loop 571
01011
00 00100
01 01110
10 01001
11 01000
Ended loop 572
01100
00 00000
01 01111
10 01010
11 01111
Ended loop 573
01101
00 00000
01 10000
10 01011
11 01110
Ended loop 574
01110
00 00000
01 10001
10 01100
11 01101
Ended loop 575
01111
00 00000
01 10010
10 01101
11 01100
Ended loop 576
00100
00000
00 01011
01 00100
10 00000
11 00100
Ended loop 577
00001
00 01010
01 00101
10 00000
11 00101
Ended loop 578
00010
00 01001
01 00110
10 00000
11 00110
Ended loop 579
00011
00 01000
01 00111
10 00001
11 00111
Ended loop 580
00100
00 01011
01 01000
10 00010
11 00000
Ended loop 581
00101
00 01010
01 01001
10 00011
11 00001
Ended loop 582
00110
00 01001
01 01010
10 00100
11 00010
Ended loop 583
00111
00 01000
01 01011
10 00101
11 00011
Ended loop 584
01000
00 00011
01 01100
10 00110
11 01100
Ended loop 585
01001
00 00010
01 01101
10 00111
11 01101
Ended loop 586
01010
00 00001
01 01110
10 01000
11 01110
Ended loop 587
01011
00 00000
01 01111
10 01001
11 01111
Ended loop 588
01100
00 00011
01 10000
10 01010
11 01000
Ended loop 589
01101
00 00010
01 10001
10 01011
11 01001
Ended loop 590
01110
00 00001
01 10010
10 01100
11 01010
Ended loop 591
01111
00 00000
01 10011
10 01101
11 01011
Ended loop 592
00101
00000
00 01010
01 00101
10 00000
11 00101
Ended loop 593
00001
00 01010
01 00110
10 00000
11 00100
Ended loop 594
00010
00 01000
01 00111
10 00000
11 00111
Ended loop 595
00011
00 01000
01 01000
10 00001
11 00110
Ended loop 596
00100
00 01010
01 01001
10 00010
11 00001
Ended loop 597
00101
00 01010
01 01010
10 00011
11 00000
Ended loop 598
00110
00 01000
01 01011
10 00100
11 00011
Ended loop 599
00111
00 01000
01 01100
10 00101
11 00010
Ended loop 600
01000
00 00010
01 01101
10 00110
11 01101
Ended loop 601
01001
00 00010
01 01110
10 00111
11 01100
Ended loop 602
01010
00 00000
01 01111
10 01000
11 01111
Ended loop 603
01011
00 00000
01 10000
10 01001
11 01110
Ended loop 604
01100
00 00010
01 10001
10 01010
11 01001
Ended loop 605
01101
00 00010
01 10010
10 01011
11 01000
Ended loop 606
01110
00 00000
01 10011
10 01100
11 01011
Ended loop 607
01111
00 00000
01 10100
10 01101
11 01010
Ended loop 608
00110
00000
00 01001
01 00110
10 00000
11 00110
Ended loop 609
00001
00 01000
01 00111
10 00000
11 00111
Ended loop 610
00010
00 01001
01 01000
10 00000
11 00100
Ended loop 611
00011
00 01000
01 01001
10 00001
11 00101
Ended loop 612
00100
00 01001
01 01010
10 00010
11 00010
Ended loop 613
00101
00 01000
01 01011
10 00011
11 00011
Ended loop 614
00110
00 01001
01 01100
10 00100
11 00000
Ended loop 615
00111
00 01000
01 01101
10 00101
11 00001
Ended loop 616
01000
00 00001
01 01110
10 00110
11 01110
Ended loop 617
01001
00 00000
01 01111
10 00111
11 01111
Ended loop 618
01010
00 00001
01 10000
10 01000
11 01100
Ended loop 619
01011
00 00000
01 10001
10 01001
11 01101
Ended loop 620
01100
00 00001
01 10010
10 01010
11 01010
Ended loop 621
01101
00 00000
01 10011
10 01011
11 01011
Ended loop 622
01110
00 00001
01 10100
10 01100
11 01000
Ended loop 623
01111
00 00000
01 10101
10 01101
11 01001
Ended loop 624
00111
00000
00 01000
01 00111
10 00000
11 00111
Ended loop 625
00001
00 01000
01 01000
10 00000
11 00110
Ended loop 626
00010
00 01000
01 01001
10 00000
11 00101
Ended loop 627
00011
00 01000
01 01010
10 00001
11 00100
Ended loop 628
00100
00 01000
01 01011
10 00010
11 00011
Ended loop 629
00101
00 01000
01 01100
10 00011
11 00010
Ended loop 630
00110
00 01000
01 01101
10 00100
11 00001
Ended loop 631
00111
00 01000
01 01110
10 00101
11 00000
Ended loop 632
01000
00 00000
01 01111
10 00110
11 01111
Ended loop 633
01001
00 00000
01 10000
10 00111
11 01110
Ended loop 634
01010
00 00000
01 10001
10 01000
11 01101
Ended loop 635
01011
00 00000
01 10010
10 01001
11 01100
Ended loop 636
01100
00 00000
01 10011
10 01010
11 01011
Ended loop 637
01101
00 00000
01 10100
10 01011
11 01010
Ended loop 638
01110
00 00000
01 10101
10 01100
11 01001
Ended loop 639
01111
00 00000
01 10110
10 01101
11 01000
Ended loop 640
01000
00000
00 00111
01 01000
10 00000
11 01000
Ended loop 641
00001
00 00110
01 01001
10 00000
11 01001
Ended loop 642
00010
00 00101
01 01010
10 00000
11 01010
Ended loop 643
00011
00 00100
01 01011
10 00001
11 01011
Ended loop 644
00100
00 00011
01 01100
10 00010
11 01100
Ended loop 645
00101
00 00010
01 01101
10 00011
11 01101
Ended loop 646
00110
00 00001
01 01110
10 00100
11 01110
Ended loop 647
00111
00 00000
01 01111
10 00101
11 01111
Ended loop 648
01000
00 00111
01 10000
10 00110
11 00000
Ended loop 649
01001
00 00110
01 10001
10 00111
11 00001
Ended loop 650
01010
00 00101
01 10010
10 01000
11 00010
Ended loop 651
01011
00 00100
01 10011
10 01001
11 00011
Ended loop 652
01100
00 00011
01 10100
10 01010
11 00100
Ended loop 653
01101
00 00010
01 10101
10 01011
11 00101
Ended loop 654
01110
00 00001
01 10110
10 01100
11 00110
Ended loop 655
01111
00 00000
01 10111
10 01101
11 00111
Ended loop 656
01001
00000
00 00110
01 01001
10 00000
11 01001
Ended loop 657
00001
00 00110
01 01010
10 00000
11 01000
Ended loop 658
00010
00 00100
01 01011
10 00000
11 01011
Ended loop 659
00011
00 00100
01 01100
10 00001
11 01010
Ended loop 660
00100
00 00010
01 01101
10 00010
11 01101
Ended loop 661
00101
00 00010
01 01110
10 00011
11 01100
Ended loop 662
00110
00 00000
01 01111
10 00100
11 01111
Ended loop 663
00111
00 00000
01 10000
10 00101
11 01110
Ended loop 664
01000
00 00110
01 10001
10 00110
11 00001
Ended loop 665
01001
00 00110
01 10010
10 00111
11 00000
Ended loop 666
01010
00 00100
01 10011
10 01000
11 00011
Ended loop 667
01011
00 00100
01 10100
10 01001
11 00010
Ended loop 668
01100
00 00010
01 10101
10 01010
11 00101
Ended loop 669
01101
00 00010
01 10110
10 01011
11 00100
Ended loop 670
01110
00 00000
01 10111
10 01100
11 00111
Ended loop 671
01111
00 00000
01 11000
10 01101
11 00110
Ended loop 672
01010
00000
00 00101
01 01010
10 00000
11 01010
Ended loop 673
00001
00 00100
01 01011
10 00000
11 01011
Ended loop 674
00010
00 00101
01 01100
10 00000
11 01000
Ended loop 675
00011
00 00100
01 01101
10 00001
11 01001
Ended loop 676
00100
00 00001
01 01110
10 00010
11 01110
Ended loop 677
00101
00 00000
01 01111
10 00011
11 01111
Ended loop 678
00110
00 00001
01 10000
10 00100
11 01100
Ended loop 679
00111
00 00000
01 10001
10 00101
11 01101
Ended loop 680
01000
00 00101
01 10010
10 00110
11 00010
Ended loop 681
01001
00 00100
01 10011
10 00111
11 00011
Ended loop 682
01010
00 00101
01 10100
10 01000
11 00000
Ended loop 683
01011
00 00100
01 10101
10 01001
11 00001
Ended loop 684
01100
00 00001
01 10110
10 01010
11 00110
Ended loop 685
01101
00 00000
01 10111
10 01011
11 00111
Ended loop 686
01110
00 00001
01 11000
10 01100
11 00100
Ended loop 687
01111
00 00000
01 11001
10 01101
11 00101
Ended loop 688
01011
00000
00 00100
01 01011
10 00000
11 01011
Ended loop 689
00001
00 00100
01 01100
10 00000
11 01010
Ended loop 690
00010
00 00100
01 01101
10 00000
11 01001
Ended loop 691
00011
00 00100
01 01110
10 00001
11 01000
Ended loop 692
00100
00 00000
01 01111
10 00010
11 01111
Ended loop 693
00101
00 00000
01 10000
10 00011
11 01110
Ended loop 694
00110
00 00000
01 10001
10 00100
11 01101
Ended loop 695
00111
00 00000
01 10010
10 00101
11 01100
Ended loop 696
01000
00 00100
01 10011
10 00110
11 00011
Ended loop 697
01001
00 00100
01 10100
10 00111
11 00010
Ended loop 698
01010
00 00100
01 10101
10 01000
11 00001
Ended loop 699
01011
00 00100
01 10110
10 01001
11 00000
Ended loop 700
01100
00 00000
01 10111
10 01010
11 00111
Ended loop 701
01101
00 00000
01 11000
10 01011
11 00110
Ended loop 702
01110
00 00000
01 11001
10 01100
11 00101
Ended loop 703
01111
00 00000
01 11010
10 01101
11 00100
Ended loop 704
01100
00000
00 00011
01 01100
10 00000
11 01100
Ended loop 705
00001
00 00010
01 01101
10 00000
11 01101
Ended loop 706
00010
00 00001
01 01110
10 00000
11 01110
Ended loop 707
00011
00 00000
01 01111
10 00001
11 01111
Ended loop 708
00100
00 00011
01 10000
10 00010
11 01000
Ended loop 709
00101
00 00010
01 10001
10 00011
11 01001
Ended loop 710
00110
00 00001
01 10010
10 00100
11 01010
Ended loop 711
00111
00 00000
01 10011
10 00101
11 01011
Ended loop 712
01000
00 00011
01 10100
10 00110
11 00100
Ended loop 713
01001
00 00010
01 10101
10 00111
11 00101
Ended loop 714
01010
00 00001
01 10110
10 01000
11 00110
Ended loop 715
01011
00 00000
01 10111
10 01001
11 00111
Ended loop 716
01100
00 00011
01 11000
10 01010
11 00000
Ended loop 717
01101
00 00010
01 11001
10 01011
11 00001
Ended loop 718
01110
00 00001
01 11010
10 01100
11 00010
Ended loop 719
01111
00 00000
01 11011
10 01101
11 00011
Ended loop 720
01101
00000
00 00010
01 01101
10 00000
11 01101
Ended loop 721
00001
00 00010
01 01110
10 00000
11 01100
Ended loop 722
00010
00 00000
01 01111
10 00000
11 01111
Ended loop 723
00011
00 00000
01 10000
10 00001
11 01110
Ended loop 724
00100
00 00010
01 10001
10 00010
11 01001
Ended loop 725
00101
00 00010
01 10010
10 00011
11 01000
Ended loop 726
00110
00 00000
01 10011
10 00100
11 01011
Ended loop 727
00111
00 00000
01 10100
10 00101
11 01010
Ended loop 728
01000
00 00010
01 10101
10 00110
11 00101
Ended loop 729
01001
00 00010
01 10110
10 00111
11 00100
Ended loop 730
01010
00 00000
01 10111
10 01000
11 00111
Ended loop 731
01011
00 00000
01 11000
10 01001
11 00110
Ended loop 732
01100
00 00010
01 11001
10 01010
11 00001
Ended loop 733
01101
00 00010
01 11010
10 01011
11 00000
Ended loop 734
01110
00 00000
01 11011
10 01100
11 00011
Ended loop 735
01111
00 00000
01 11100
10 01101
11 00010
Ended loop 736
01110
00000
00 00001
01 01110
10 00000
11 01110
Ended loop 737
00001
00 00000
01 01111
10 00000
11 01111
Ended loop 738
00010
00 00001
01 10000
10 00000
11 01100
Ended loop 739
00011
00 00000
01 10001
10 00001
11 01101
Ended loop 740
00100
00 00001
01 10010
10 00010
11 01010
Ended loop 741
00101
00 00000
01 10011
10 00011
11 01011
Ended loop 742
00110
00 00001
01 10100
10 00100
11 01000
Ended loop 743
00111
00 00000
01 10101
10 00101
11 01001
Ended loop 744
01000
00 00001
01 10110
10 00110
11 00110
Ended loop 745
01001
00 00000
01 10111
10 00111
11 00111
Ended loop 746
01010
00 00001
01 11000
10 01000
11 00100
Ended loop 747
01011
00 00000
01 11001
10 01001
11 00101
Ended loop 748
01100
00 00001
01 11010
10 01010
11 00010
Ended loop 749
01101
00 00000
01 11011
10 01011
11 00011
Ended loop 750
01110
00 00001
01 11100
10 01100
11 00000
Ended loop 751
01111
00 00000
01 11101
10 01101
11 00001
Ended loop 752
01111
00000
00 00000
01 01111
10 00000
11 01111
Ended loop 753
00001
00 00000
01 10000
10 00000
11 01110
Ended loop 754
00010
00 00000
01 10001
10 00000
11 01101
Ended loop 755
00011
00 00000
01 10010
10 00001
11 01100
Ended loop 756
00100
00 00000
01 10011
10 00010
11 01011
Ended loop 757
00101
00 00000
01 10100
10 00011
11 01010
Ended loop 758
00110
00 00000
01 10101
10 00100
11 01001
Ended loop 759
00111
00 00000
01 10110
10 00101
11 01000
Ended loop 760
01000
00 00000
01 10111
10 00110
11 00111
Ended loop 761
01001
00 00000
01 11000
10 00111
11 00110
Ended loop 762
01010
00 00000
01 11001
10 01000
11 00101
Ended loop 763
01011
00 00000
01 11010
10 01001
11 00100
Ended loop 764
01100
00 00000
01 11011
10 01010
11 00011
Ended loop 765
01101
00 00000
01 11100
10 01011
11 00010
Ended loop 766
01110
00 00000
01 11101
10 01100
11 00001
Ended loop 767
01111
00 00000
01 11110
10 01101
11 00000
Ended loop 768
00000
00000
00 01111
01 00000
10 00000
11 00000
Ended loop 769
00001
00 01110
01 00001
10 00000
11 00001
Ended loop 770
00010
00 01101
01 00010
10 00000
11 00010
Ended loop 771
00011
00 01100
01 00011
10 00001
11 00011
Ended loop 772
00100
00 01011
01 00100
10 00010
11 00100
Ended loop 773
00101
00 01010
01 00101
10 00011
11 00101
Ended loop 774
00110
00 01001
01 00110
10 00100
11 00110
Ended loop 775
00111
00 01000
01 00111
10 00101
11 00111
Ended loop 776
01000
00 00111
01 01000
10 00110
11 01000
Ended loop 777
01001
00 00110
01 01001
10 00111
11 01001
Ended loop 778
01010
00 00101
01 01010
10 01000
11 01010
Ended loop 779
01011
00 00100
01 01011
10 01001
11 01011
Ended loop 780
01100
00 00011
01 01100
10 01010
11 01100
Ended loop 781
01101
00 00010
01 01101
10 01011
11 01101
Ended loop 782
01110
00 00001
01 01110
10 01100
11 01110
Ended loop 783
01111
00 00000
01 01111
10 01101
11 01111
Ended loop 784
00001
00000
00 01110
01 00001
10 00000
11 00001
Ended loop 785
00001
00 01110
01 00010
10 00000
11 00000
Ended loop 786
00010
00 01100
01 00011
10 00000
11 00011
Ended loop 787
00011
00 01100
01 00100
10 00001
11 00010
Ended loop 788
00100
00 01010
01 00101
10 00010
11 00101
Ended loop 789
00101
00 01010
01 00110
10 00011
11 00100
Ended loop 790
00110
00 01000
01 00111
10 00100
11 00111
Ended loop 791
00111
00 01000
01 01000
10 00101
11 00110
Ended loop 792
01000
00 00110
01 01001
10 00110
11 01001
Ended loop 793
01001
00 00110
01 01010
10 00111
11 01000
Ended loop 794
01010
00 00100
01 01011
10 01000
11 01011
Ended loop 795
01011
00 00100
01 01100
10 01001
11 01010
Ended loop 796
01100
00 00010
01 01101
10 01010
11 01101
Ended loop 797
01101
00 00010
01 01110
10 01011
11 01100
Ended loop 798
01110
00 00000
01 01111
10 01100
11 01111
Ended loop 799
01111
00 00000
01 10000
10 01101
11 01110
Ended loop 800
00010
00000
00 01101
01 00010
10 00000
11 00010
Ended loop 801
00001
00 01100
01 00011
10 00000
11 00011
Ended loop 802
00010
00 01101
01 00100
10 00000
11 00000
Ended loop 803
00011
00 01100
01 00101
10 00001
11 00001
Ended loop 804
00100
00 01001
01 00110
10 00010
11 00110
Ended loop 805
00101
00 01000
01 00111
10 00011
11 00111
Ended loop 806
00110
00 01001
01 01000
10 00100
11 00100
Ended loop 807
00111
00 01000
01 01001
10 00101
11 00101
Ended loop 808
01000
00 00101
01 01010
10 00110
11 01010
Ended loop 809
01001
00 00100
01 01011
10 00111
11 01011
Ended loop 810
01010
00 00101
01 01100
10 01000
11 01000
Ended loop 811
01011
00 00100
01 01101
10 01001
11 01001
Ended loop 812
01100
00 00001
01 01110
10 01010
11 01110
Ended loop 813
01101
00 00000
01 01111
10 01011
11 01111
Ended loop 814
01110
00 00001
01 10000
10 01100
11 01100
Ended loop 815
01111
00 00000
01 10001
10 01101
11 01101
Ended loop 816
00011
00000
00 01100
01 00011
10 00000
11 00011
Ended loop 817
00001
00 01100
01 00100
10 00000
11 00010
Ended loop 818
00010
00 01100
01 00101
10 00000
11 00001
Ended loop 819
00011
00 01100
01 00110
10 00001
11 00000
Ended loop 820
00100
00 01000
01 00111
10 00010
11 00111
Ended loop 821
00101
00 01000
01 01000
10 00011
11 00110
Ended loop 822
00110
00 01000
01 01001
10 00100
11 00101
Ended loop 823
00111
00 01000
01 01010
10 00101
11 00100
Ended loop 824
01000
00 00100
01 01011
10 00110
11 01011
Ended loop 825
01001
00 00100
01 01100
10 00111
11 01010
Ended loop 826
01010
00 00100
01 01101
10 01000
11 01001
Ended loop 827
01011
00 00100
01 01110
10 01001
11 01000
Ended loop 828
01100
00 00000
01 01111
10 01010
11 01111
Ended loop 829
01101
00 00000
01 10000
10 01011
11 01110
Ended loop 830
01110
00 00000
01 10001
10 01100
11 01101
Ended loop 831
01111
00 00000
01 10010
10 01101
11 01100
Ended loop 832
00100
00000
00 01011
01 00100
10 00000
11 00100
Ended loop 833
00001
00 01010
01 00101
10 00000
11 00101
Ended loop 834
00010
00 01001
01 00110
10 00000
11 00110
Ended loop 835
00011
00 01000
01 00111
10 00001
11 00111
Ended loop 836
00100
00 01011
01 01000
10 00010
11 00000
Ended loop 837
00101
00 01010
01 01001
10 00011
11 00001
Ended loop 838
00110
00 01001
01 01010
10 00100
11 00010
Ended loop 839
00111
00 01000
01 01011
10 00101
11 00011
Ended loop 840
01000
00 00011
01 01100
10 00110
11 01100
Ended loop 841
01001
00 00010
01 01101
10 00111
11 01101
Ended loop 842
01010
00 00001
01 01110
10 01000
11 01110
Ended loop 843
01011
00 00000
01 01111
10 01001
11 01111
Ended loop 844
01100
00 00011
01 10000
10 01010
11 01000
Ended loop 845
01101
00 00010
01 10001
10 01011
11 01001
Ended loop 846
01110
00 00001
01 10010
10 01100
11 01010
Ended loop 847
01111
00 00000
01 10011
10 01101
11 01011
Ended loop 848
00101
00000
00 01010
01 00101
10 00000
11 00101
Ended loop 849
00001
00 01010
01 00110
10 00000
11 00100
Ended loop 850
00010
00 01000
01 00111
10 00000
11 00111
Ended loop 851
00011
00 01000
01 01000
10 00001
11 00110
Ended loop 852
00100
00 01010
01 01001
10 00010
11 00001
Ended loop 853
00101
00 01010
01 01010
10 00011
11 00000
Ended loop 854
00110
00 01000
01 01011
10 00100
11 00011
Ended loop 855
00111
00 01000
01 01100
10 00101
11 00010
Ended loop 856
01000
00 00010
01 01101
10 00110
11 01101
Ended loop 857
01001
00 00010
01 01110
10 00111
11 01100
Ended loop 858
01010
00 00000
01 01111
10 01000
11 01111
Ended loop 859
01011
00 00000
01 10000
10 01001
11 01110
Ended loop 860
01100
00 00010
01 10001
10 01010
11 01001
Ended loop 861
01101
00 00010
01 10010
10 01011
11 01000
Ended loop 862
01110
00 00000
01 10011
10 01100
11 01011
Ended loop 863
01111
00 00000
01 10100
10 01101
11 01010
Ended loop 864
00110
00000
00 01001
01 00110
10 00000
11 00110
Ended loop 865
00001
00 01000
01 00111
10 00000
11 00111
Ended loop 866
00010
00 01001
01 01000
10 00000
11 00100
Ended loop 867
00011
00 01000
01 01001
10 00001
11 00101
Ended loop 868
00100
00 01001
01 01010
10 00010
11 00010
Ended loop 869
00101
00 01000
01 01011
10 00011
11 00011
Ended loop 870
00110
00 01001
01 01100
10 00100
11 00000
Ended loop 871
00111
00 01000
01 01101
10 00101
11 00001
Ended loop 872
01000
00 00001
01 01110
10 00110
11 01110
Ended loop 873
01001
00 00000
01 01111
10 00111
11 01111
Ended loop 874
01010
00 00001
01 10000
10 01000
11 01100
Ended loop 875
01011
00 00000
01 10001
10 01001
11 01101
Ended loop 876
01100
00 00001
01 10010
10 01010
11 01010
Ended loop 877
01101
00 00000
01 10011
10 01011
11 01011
Ended loop 878
01110
00 00001
01 10100
10 01100
11 01000
Ended loop 879
01111
00 00000
01 10101
10 01101
11 01001
Ended loop 880
00111
00000
00 01000
01 00111
10 00000
11 00111
Ended loop 881
00001
00 01000
01 01000
10 00000
11 00110
Ended loop 882
00010
00 01000
01 01001
10 00000
11 00101
Ended loop 883
00011
00 01000
01 01010
10 00001
11 00100
Ended loop 884
00100
00 01000
01 01011
10 00010
11 00011
Ended loop 885
00101
00 01000
01 01100
10 00011
11 00010
Ended loop 886
00110
00 01000
01 01101
10 00100
11 00001
Ended loop 887
00111
00 01000
01 01110
10 00101
11 00000
Ended loop 888
01000
00 00000
01 01111
10 00110
11 01111
Ended loop 889
01001
00 00000
01 10000
10 00111
11 01110
Ended loop 890
01010
00 00000
01 10001
10 01000
11 01101
Ended loop 891
01011
00 00000
01 10010
10 01001
11 01100
Ended loop 892
01100
00 00000
01 10011
10 01010
11 01011
Ended loop 893
01101
00 00000
01 10100
10 01011
11 01010
Ended loop 894
01110
00 00000
01 10101
10 01100
11 01001
Ended loop 895
01111
00 00000
01 10110
10 01101
11 01000
Ended loop 896
01000
00000
00 00111
01 01000
10 00000
11 01000
Ended loop 897
00001
00 00110
01 01001
10 00000
11 01001
Ended loop 898
00010
00 00101
01 01010
10 00000
11 01010
Ended loop 899
00011
00 00100
01 01011
10 00001
11 01011
Ended loop 900
00100
00 00011
01 01100
10 00010
11 01100
Ended loop 901
00101
00 00010
01 01101
10 00011
11 01101
Ended loop 902
00110
00 00001
01 01110
10 00100
11 01110
Ended loop 903
00111
00 00000
01 01111
10 00101
11 01111
Ended loop 904
01000
00 00111
01 10000
10 00110
11 00000
Ended loop 905
01001
00 00110
01 10001
10 00111
11 00001
Ended loop 906
01010
00 00101
01 10010
10 01000
11 00010
Ended loop 907
01011
00 00100
01 10011
10 01001
11 00011
Ended loop 908
01100
00 00011
01 10100
10 01010
11 00100
Ended loop 909
01101
00 00010
01 10101
10 01011
11 00101
Ended loop 910
01110
00 00001
01 10110
10 01100
11 00110
Ended loop 911
01111
00 00000
01 10111
10 01101
11 00111
Ended loop 912
01001
00000
00 00110
01 01001
10 00000
11 01001
Ended loop 913
00001
00 00110
01 01010
10 00000
11 01000
Ended loop 914
00010
00 00100
01 01011
10 00000
11 01011
Ended loop 915
00011
00 00100
01 01100
10 00001
11 01010
Ended loop 916
00100
00 00010
01 01101
10 00010
11 01101
Ended loop 917
00101
00 00010
01 01110
10 00011
11 01100
Ended loop 918
00110
00 00000
01 01111
10 00100
11 01111
Ended loop 919
00111
00 00000
01 10000
10 00101
11 01110
Ended loop 920
01000
00 00110
01 10001
10 00110
11 00001
Ended loop 921
01001
00 00110
01 10010
10 00111
11 00000
Ended loop 922
01010
00 00100
01 10011
10 01000
11 00011
Ended loop 923
01011
00 00100
01 10100
10 01001
11 00010
Ended loop 924
01100
00 00010
01 10101
10 01010
11 00101
Ended loop 925
01101
00 00010
01 10110
10 01011
11 00100
Ended loop 926
01110
00 00000
01 10111
10 01100
11 00111
Ended loop 927
01111
00 00000
01 11000
10 01101
11 00110
Ended loop 928
01010
00000
00 00101
01 01010
10 00000
11 01010
Ended loop 929
00001
00 00100
01 01011
10 00000
11 01011
Ended loop 930
00010
00 00101
01 01100
10 00000
11 01000
Ended loop 931
00011
00 00100
01 01101
10 00001
11 01001
Ended loop 932
00100
00 00001
01 01110
10 00010
11 01110
Ended loop 933
00101
00 00000
01 01111
10 00011
11 01111
Ended loop 934
00110
00 00001
01 10000
10 00100
11 01100
Ended loop 935
00111
00 00000
01 10001
10 00101
11 01101
Ended loop 936
01000
00 00101
01 10010
10 00110
11 00010
Ended loop 937
01001
00 00100
01 10011
10 00111
11 00011
Ended loop 938
01010
00 00101
01 10100
10 01000
11 00000
Ended loop 939
01011
00 00100
01 10101
10 01001
11 00001
Ended loop 940
01100
00 00001
01 10110
10 01010
11 00110
Ended loop 941
01101
00 00000
01 10111
10 01011
11 00111
Ended loop 942
01110
00 00001
01 11000
10 01100
11 00100
Ended loop 943
01111
00 00000
01 11001
10 01101
11 00101
Ended loop 944
01011
00000
00 00100
01 01011
10 00000
11 01011
Ended loop 945
00001
00 00100
01 01100
10 00000
11 01010
Ended loop 946
00010
00 00100
01 01101
10 00000
11 01001
Ended loop 947
00011
00 00100
01 01110
10 00001
11 01000
Ended loop 948
00100
00 00000
01 01111
10 00010
11 01111
Ended loop 949
00101
00 00000
01 10000
10 00011
11 01110
Ended loop 950
00110
00 00000
01 10001
10 00100
11 01101
Ended loop 951
00111
00 00000
01 10010
10 00101
11 01100
Ended loop 952
01000
00 00100
01 10011
10 00110
11 00011
Ended loop 953
01001
00 00100
01 10100
10 00111
11 00010
Ended loop 954
01010
00 00100
01 10101
10 01000
11 00001
Ended loop 955
01011
00 00100
01 10110
10 01001
11 00000
Ended loop 956
01100
00 00000
01 10111
10 01010
11 00111
Ended loop 957
01101
00 00000
01 11000
10 01011
11 00110
Ended loop 958
01110
00 00000
01 11001
10 01100
11 00101
Ended loop 959
01111
00 00000
01 11010
10 01101
11 00100
Ended loop 960
01100
00000
00 00011
01 01100
10 00000
11 01100
Ended loop 961
00001
00 00010
01 01101
10 00000
11 01101
Ended loop 962
00010
00 00001
01 01110
10 00000
11 01110
Ended loop 963
00011
00 00000
01 01111
10 00001
11 01111
Ended loop 964
00100
00 00011
01 10000
10 00010
11 01000
Ended loop 965
00101
00 00010
01 10001
10 00011
11 01001
Ended loop 966
00110
00 00001
01 10010
10 00100
11 01010
Ended loop 967
00111
00 00000
01 10011
10 00101
11 01011
Ended loop 968
01000
00 00011
01 10100
10 00110
11 00100
Ended loop 969
01001
00 00010
01 10101
10 00111
11 00101
Ended loop 970
01010
00 00001
01 10110
10 01000
11 00110
Ended loop 971
01011
00 00000
01 10111
10 01001
11 00111
Ended loop 972
01100
00 00011
01 11000
10 01010
11 00000
Ended loop 973
01101
00 00010
01 11001
10 01011
11 00001
Ended loop 974
01110
00 00001
01 11010
10 01100
11 00010
Ended loop 975
01111
00 00000
01 11011
10 01101
11 00011
Ended loop 976
01101
00000
00 00010
01 01101
10 00000
11 01101
Ended loop 977
00001
00 00010
01 01110
10 00000
11 01100
Ended loop 978
00010
00 00000
01 01111
10 00000
11 01111
Ended loop 979
00011
00 00000
01 10000
10 00001
11 01110
Ended loop 980
00100
00 00010
01 10001
10 00010
11 01001
Ended loop 981
00101
00 00010
01 10010
10 00011
11 01000
Ended loop 982
00110
00 00000
01 10011
10 00100
11 01011
Ended loop 983
00111
00 00000
01 10100
10 00101
11 01010
Ended loop 984
01000
00 00010
01 10101
10 00110
11 00101
Ended loop 985
01001
00 00010
01 10110
10 00111
11 00100
Ended loop 986
01010
00 00000
01 10111
10 01000
11 00111
Ended loop 987
01011
00 00000
01 11000
10 01001
11 00110
Ended loop 988
01100
00 00010
01 11001
10 01010
11 00001
Ended loop 989
01101
00 00010
01 11010
10 01011
11 00000
Ended loop 990
01110
00 00000
01 11011
10 01100
11 00011
Ended loop 991
01111
00 00000
01 11100
10 01101
11 00010
Ended loop 992
01110
00000
00 00001
01 01110
10 00000
11 01110
Ended loop 993
00001
00 00000
01 01111
10 00000
11 01111
Ended loop 994
00010
00 00001
01 10000
10 00000
11 01100
Ended loop 995
00011
00 00000
01 10001
10 00001
11 01101
Ended loop 996
00100
00 00001
01 10010
10 00010
11 01010
Ended loop 997
00101
00 00000
01 10011
10 00011
11 01011
Ended loop 998
00110
00 00001
01 10100
10 00100
11 01000
Ended loop 999
00111
00 00000
01 10101
10 00101
11 01001
Ended loop 1000
01000
00 00001
01 10110
10 00110
11 00110
Ended loop 1001
01001
00 00000
01 10111
10 00111
11 00111
Ended loop 1002
01010
00 00001
01 11000
10 01000
11 00100
Ended loop 1003
01011
00 00000
01 11001
10 01001
11 00101
Ended loop 1004
01100
00 00001
01 11010
10 01010
11 00010
Ended loop 1005
01101
00 00000
01 11011
10 01011
11 00011
Ended loop 1006
01110
00 00001
01 11100
10 01100
11 00000
Ended loop 1007
01111
00 00000
01 11101
10 01101
11 00001
Ended loop 1008
01111
00000
00 00000
01 01111
10 00000
11 01111
Ended loop 1009
00001
00 00000
01 10000
10 00000
11 01110
Ended loop 1010
00010
00 00000
01 10001
10 00000
11 01101
Ended loop 1011
00011
00 00000
01 10010
10 00001
11 01100
Ended loop 1012
00100
00 00000
01 10011
10 00010
11 01011
Ended loop 1013
00101
00 00000
01 10100
10 00011
11 01010
Ended loop 1014
00110
00 00000
01 10101
10 00100
11 01001
Ended loop 1015
00111
00 00000
01 10110
10 00101
11 01000
Ended loop 1016
01000
00 00000
01 10111
10 00110
11 00111
Ended loop 1017
01001
00 00000
01 11000
10 00111
11 00110
Ended loop 1018
01010
00 00000
01 11001
10 01000
11 00101
Ended loop 1019
01011
00 00000
01 11010
10 01001
11 00100
Ended loop 1020
01100
00 00000
01 11011
10 01010
11 00011
Ended loop 1021
01101
00 00000
01 11100
10 01011
11 00010
Ended loop 1022
01110
00 00000
01 11101
10 01100
11 00001
Ended loop 1023
01111
00 00000
01 11110
10 01101
11 00000
Ended loop 1024
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 96000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.527 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
00000
00000
00 01111 1011011
01 00000 0000001
10 00000 0000001
11 00000 0000001
Ended loop 1
00001
00 01110 0110011
01 00001 1001111
10 00000 0000001
11 00001 1001111
Ended loop 2
00010
00 01101 1111001
01 00010 0010010
10 00000 0000001
11 00010 0010010
Ended loop 3
00011
00 01100 1101101
01 00011 0000110
10 00001 1001111
11 00011 0000110
Ended loop 4
00100
00 01011 0110000
01 00100 1001100
10 00010 0010010
11 00100 1001100
Ended loop 5
00101
00 01010 1111110
01 00101 0100100
10 00011 0000110
11 00101 0100100
Ended loop 6
00110
00 01001 0000100
01 00110 1100000
10 00100 1001100
11 00110 1100000
Ended loop 7
00111
00 01000 0000000
01 00111 0001110
10 00101 0100100
11 00111 0001110
Ended loop 8
01000
00 00111 0001110
01 01000 0000000
10 00110 1100000
11 01000 0000000
Ended loop 9
01001
00 00110 1100000
01 01001 0000100
10 00111 0001110
11 01001 0000100
Ended loop 10
01010
00 00101 0100100
01 01010 1111110
10 01000 0000000
11 01010 1111110
Ended loop 11
01011
00 00100 1001100
01 01011 0110000
10 01001 0000100
11 01011 0110000
Ended loop 12
01100
00 00011 0000110
01 01100 1101101
10 01010 1111110
11 01100 1101101
Ended loop 13
01101
00 00010 0010010
01 01101 1111001
10 01011 0110000
11 01101 1111001
Ended loop 14
01110
00 00001 1001111
01 01110 0110011
10 01100 1101101
11 01110 0110011
Ended loop 15
01111
00 00000 0000001
01 01111 1011011
10 01101 1111001
11 01111 1011011
Ended loop 16
00001
00000
00 01110 0110011
01 00001 1001111
10 00000 0000001
11 00001 1001111
Ended loop 17
00001
00 01110 0110011
01 00010 0010010
10 00000 0000001
11 00000 0000001
Ended loop 18
00010
00 01100 1101101
01 00011 0000110
10 00000 0000001
11 00011 0000110
Ended loop 19
00011
00 01100 1101101
01 00100 1001100
10 00001 1001111
11 00010 0010010
Ended loop 20
00100
00 01010 1111110
01 00101 0100100
10 00010 0010010
11 00101 0100100
Ended loop 21
00101
00 01010 1111110
01 00110 1100000
10 00011 0000110
11 00100 1001100
Ended loop 22
00110
00 01000 0000000
01 00111 0001110
10 00100 1001100
11 00111 0001110
Ended loop 23
00111
00 01000 0000000
01 01000 0000000
10 00101 0100100
11 00110 1100000
Ended loop 24
01000
00 00110 1100000
01 01001 0000100
10 00110 1100000
11 01001 0000100
Ended loop 25
01001
00 00110 1100000
01 01010 1111110
10 00111 0001110
11 01000 0000000
Ended loop 26
01010
00 00100 1001100
01 01011 0110000
10 01000 0000000
11 01011 0110000
Ended loop 27
01011
00 00100 1001100
01 01100 1101101
10 01001 0000100
11 01010 1111110
Ended loop 28
01100
00 00010 0010010
01 01101 1111001
10 01010 1111110
11 01101 1111001
Ended loop 29
01101
00 00010 0010010
01 01110 0110011
10 01011 0110000
11 01100 1101101
Ended loop 30
01110
00 00000 0000001
01 01111 1011011
10 01100 1101101
11 01111 1011011
Ended loop 31
01111
00 00000 0000001
01 10000 0000001
10 01101 1111001
11 01110 0110011
Ended loop 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.527 ; gain = 0.000
