# Verilog Projects Repository

This repository contains multiple digital design projects implemented in **Verilog HDL**. Each folder includes the design files, testbenches, and simulations for different digital circuits and systems.

---

## üìÇ Projects Overview

### 1. 16:1 Multiplexer (`16_1_MUX-main`)
- **Description:** Implements a 16-to-1 multiplexer using Verilog.  
- **Functionality:** Selects one of 16 input lines and forwards it to a single output line based on a 4-bit select input.  
- **Applications:** Digital systems, ALUs, data selection circuits.

---

### 2. 8-bit BCD Multiplier (`8-bit_BCD_Multiplier-main`)
- **Description:** Verilog design of an 8-bit BCD multiplier.  
- **Functionality:** Multiplies two 8-bit BCD numbers and produces the product in BCD format.  
- **Applications:** Digital calculators, DSP, arithmetic units.

---

### 3. CMOS Inverter (`CMOS_Inverter-main`)
- **Description:** Basic CMOS inverter design using Verilog for simulation.  
- **Functionality:** Implements logic inversion using CMOS technology principles.  
- **Applications:** Fundamental building block of digital circuits.

---

### 4. Carry Look Ahead Adder (`Carry_Look_Ahead_Adder-main`)
- **Description:** Fast adder implementation using carry look-ahead logic.  
- **Functionality:** Performs addition of binary numbers with reduced carry propagation delay.  
- **Applications:** High-speed arithmetic units, CPUs.

---

### 5. Hamming Code (`Hamming_Code-main`)
- **Description:** Verilog implementation of Hamming code for error detection and correction.  
- **Functionality:** Generates parity bits, detects, and corrects single-bit errors.  
- **Applications:** Communication systems, memory error correction.

---

### 6. MIPS32 Processor (`MIPS32-main`)
- **Description:** A 32-bit MIPS processor implementation in Verilog.  
- **Functionality:** Supports basic MIPS instruction set, pipeline stages, and execution.  
- **Applications:** Processor architecture learning, CPU design.

---

### 7. Synchronous FIFO (`Sync_fifo-main`)
- **Description:** Synchronous First-In-First-Out (FIFO) memory design.  
- **Functionality:** Buffers data between two subsystems operating on the same clock.  
- **Applications:** Data transfer, memory management, pipeline designs.

---

## üõ†Ô∏è Tools & Simulation
- **HDL Language:** Verilog  
- **Simulation Tools:** ModelSim / Vivado / Icarus Verilog  
- **Synthesis Tools:** Xilinx Vivado / Quartus  

---

   ```bash
   git clone <repo-link>
