Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\lab5\nios2.qsys --block-symbol-file --output-directory=C:\lab5\nios2 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab5/nios2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding ctrl_SPS [altera_avalon_pio 16.0]
Progress: Parameterizing module ctrl_SPS
Progress: Adding ctrl_scanner [altera_avalon_pio 16.0]
Progress: Parameterizing module ctrl_scanner
Progress: Adding framing_SPS [altera_avalon_pio 16.0]
Progress: Parameterizing module framing_SPS
Progress: Adding in_SPS [altera_avalon_pio 16.0]
Progress: Parameterizing module in_SPS
Progress: Adding in_scanner [altera_avalon_pio 16.0]
Progress: Parameterizing module in_scanner
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding out_SPS [altera_avalon_pio 16.0]
Progress: Parameterizing module out_SPS
Progress: Adding out_scanner [altera_avalon_pio 16.0]
Progress: Parameterizing module out_scanner
Progress: Adding readyToTransfer [altera_avalon_pio 16.0]
Progress: Parameterizing module readyToTransfer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.framing_SPS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.in_SPS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.in_scanner: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios2.readyToTransfer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\lab5\nios2.qsys --synthesis=VERILOG --output-directory=C:\lab5\nios2\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab5/nios2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding ctrl_SPS [altera_avalon_pio 16.0]
Progress: Parameterizing module ctrl_SPS
Progress: Adding ctrl_scanner [altera_avalon_pio 16.0]
Progress: Parameterizing module ctrl_scanner
Progress: Adding framing_SPS [altera_avalon_pio 16.0]
Progress: Parameterizing module framing_SPS
Progress: Adding in_SPS [altera_avalon_pio 16.0]
Progress: Parameterizing module in_SPS
Progress: Adding in_scanner [altera_avalon_pio 16.0]
Progress: Parameterizing module in_scanner
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding out_SPS [altera_avalon_pio 16.0]
Progress: Parameterizing module out_SPS
Progress: Adding out_scanner [altera_avalon_pio 16.0]
Progress: Parameterizing module out_scanner
Progress: Adding readyToTransfer [altera_avalon_pio 16.0]
Progress: Parameterizing module readyToTransfer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.framing_SPS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.in_SPS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.in_scanner: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios2.readyToTransfer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2: Generating nios2 "nios2" for QUARTUS_SYNTH
Info: ctrl_SPS: Starting RTL generation for module 'nios2_ctrl_SPS'
Info: ctrl_SPS:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_ctrl_SPS --dir=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0001_ctrl_SPS_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0001_ctrl_SPS_gen//nios2_ctrl_SPS_component_configuration.pl  --do_build_sim=0  ]
Info: ctrl_SPS: Done RTL generation for module 'nios2_ctrl_SPS'
Info: ctrl_SPS: "nios2" instantiated altera_avalon_pio "ctrl_SPS"
Info: framing_SPS: Starting RTL generation for module 'nios2_framing_SPS'
Info: framing_SPS:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_framing_SPS --dir=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0002_framing_SPS_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0002_framing_SPS_gen//nios2_framing_SPS_component_configuration.pl  --do_build_sim=0  ]
Info: framing_SPS: Done RTL generation for module 'nios2_framing_SPS'
Info: framing_SPS: "nios2" instantiated altera_avalon_pio "framing_SPS"
Info: in_SPS: Starting RTL generation for module 'nios2_in_SPS'
Info: in_SPS:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_in_SPS --dir=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0003_in_SPS_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0003_in_SPS_gen//nios2_in_SPS_component_configuration.pl  --do_build_sim=0  ]
Info: in_SPS: Done RTL generation for module 'nios2_in_SPS'
Info: in_SPS: "nios2" instantiated altera_avalon_pio "in_SPS"
Info: jtag_uart_0: Starting RTL generation for module 'nios2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag_uart_0 --dir=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0004_jtag_uart_0_gen//nios2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios2_jtag_uart_0'
Info: jtag_uart_0: "nios2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios2_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/eperlcmd.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_nios2_qsys_0 --dir=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0005_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/16.0/quartus/bin64 --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0005_nios2_qsys_0_gen//nios2_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2016.12.06 16:29:45 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.12.06 16:29:45 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.12.06 16:29:46 (*)   Couldn't query license setup in Quartus directory C:/altera/16.0/quartus/bin64
Info: nios2_qsys_0: # 2016.12.06 16:29:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.12.06 16:29:46 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.12.06 16:29:46 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.12.06 16:29:46 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.12.06 16:29:46 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.12.06 16:29:47 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.12.06 16:29:47 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.12.06 16:29:49 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios2_nios2_qsys_0'
Info: nios2_qsys_0: "nios2" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios2_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_onchip_memory2_0 --dir=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0006_onchip_memory2_0_gen//nios2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios2_onchip_memory2_0'
Info: onchip_memory2_0: "nios2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: out_SPS: Starting RTL generation for module 'nios2_out_SPS'
Info: out_SPS:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_out_SPS --dir=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0007_out_SPS_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0007_out_SPS_gen//nios2_out_SPS_component_configuration.pl  --do_build_sim=0  ]
Info: out_SPS: Done RTL generation for module 'nios2_out_SPS'
Info: out_SPS: "nios2" instantiated altera_avalon_pio "out_SPS"
Info: readyToTransfer: Starting RTL generation for module 'nios2_readyToTransfer'
Info: readyToTransfer:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_readyToTransfer --dir=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0008_readyToTransfer_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7142_4268919395325460500.dir/0008_readyToTransfer_gen//nios2_readyToTransfer_component_configuration.pl  --do_build_sim=0  ]
Info: readyToTransfer: Done RTL generation for module 'nios2_readyToTransfer'
Info: readyToTransfer: "nios2" instantiated altera_avalon_pio "readyToTransfer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/lab5/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/lab5/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/lab5/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2: Done "nios2" with 30 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
