Warning (10268): Verilog HDL information at graphics.v(20): always construct contains both blocking and non-blocking assignments File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v Line: 20
Warning (10268): Verilog HDL information at counter.v(34): always construct contains both blocking and non-blocking assignments File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v Line: 34
Info (10281): Verilog HDL Declaration information at project.v(28): object "HEX0" differs only in case from object "hex0" in the same scope File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 28
Info (10281): Verilog HDL Declaration information at project.v(29): object "HEX2" differs only in case from object "hex2" in the same scope File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 29
Info (10281): Verilog HDL Declaration information at project.v(30): object "HEX4" differs only in case from object "hex4" in the same scope File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 30
Info (10281): Verilog HDL Declaration information at project.v(31): object "HEX5" differs only in case from object "hex5" in the same scope File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 31
Warning (10268): Verilog HDL information at project.v(215): always construct contains both blocking and non-blocking assignments File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 215
