Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at system_sdram_test_component.v(234): extended using "x" or "z" File: /home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_sdram_test_component.v Line: 234
Warning (10273): Verilog HDL warning at system_sdram_test_component.v(235): extended using "x" or "z" File: /home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_sdram_test_component.v Line: 235
Warning (10268): Verilog HDL information at sdram.v(84): always construct contains both blocking and non-blocking assignments File: /home/peter/quartus/de0-nano/sdram/sdram.v Line: 84
