# compile vhdl design source files
vhdl xil_defaultlib  "../../../buildingMemory.srcs/sources_1/new/DP_memory.vhd"
vhdl xil_defaultlib  "../../../buildingMemory.srcs/sim_1/imports/VHDL/DPmemory_tb.vhd"

# Do not sort compile order
nosort
