// Seed: 2506599010
module module_0 ();
  tri1 id_2;
  assign id_1 = 1;
  assign id_2 = id_1;
  assign id_1 = 1;
  always @(posedge {id_2,
    id_1,
    id_2 == 1,
    id_1
  })
  begin : LABEL_0
    deassign id_1;
  end
  assign id_1 = 1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = {1'd0, 1};
  wire id_15;
  genvar id_16;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_17, id_18;
  wire id_19;
  assign id_8 = 1;
  wire id_20;
  wire id_21;
endprogram
