\BOOKMARK [2][]{Outline0.1}{Introduction}{}% 1
\BOOKMARK [3][]{Outline0.1.1.3}{Motivation}{Outline0.1}% 2
\BOOKMARK [3][]{Outline0.1.2.5}{Synchronous Message Exchange}{Outline0.1}% 3
\BOOKMARK [2][]{Outline0.2}{Implementing RISC-V in SME}{}% 4
\BOOKMARK [3][]{Outline0.2.1.7}{Single Cycle RISC-V}{Outline0.2}% 5
\BOOKMARK [3][]{Outline0.2.2.8}{Fetching instruction and increment}{Outline0.2}% 6
\BOOKMARK [3][]{Outline0.2.3.9}{Instruction decode and execution}{Outline0.2}% 7
\BOOKMARK [3][]{Outline0.2.4.11}{Memory access}{Outline0.2}% 8
\BOOKMARK [3][]{Outline0.2.5.12}{Branching}{Outline0.2}% 9
\BOOKMARK [3][]{Outline0.2.6.13}{Simple datapath}{Outline0.2}% 10
\BOOKMARK [3][]{Outline0.2.7.14}{Instructions}{Outline0.2}% 11
\BOOKMARK [3][]{Outline0.2.8.16}{Control}{Outline0.2}% 12
\BOOKMARK [2][]{Outline0.3}{Single Cycle RISC-V version 2.0}{}% 13
\BOOKMARK [2][]{Outline0.4}{Further work}{}% 14
