

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_72_2'
================================================================
* Date:           Sun Jun 16 06:02:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.732 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  60.000 ns|  60.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     105|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       51|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       51|     159|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_90_p2           |         +|   0|  0|  12|           4|           1|
    |icmp_ln72_fu_84_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln74_fu_112_p2    |      icmp|   0|  0|  39|          32|          32|
    |max_label_1_fu_121_p3  |    select|   0|  0|   8|           1|           8|
    |max_vote_fu_129_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 105|          43|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_42                  |   9|          2|    4|          8|
    |max_label_fu_34          |   9|          2|    8|         16|
    |max_vote_1_fu_38         |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_reg_173              |   4|   0|    4|          0|
    |i_fu_42                  |   4|   0|    4|          0|
    |max_label_fu_34          |   8|   0|    8|          0|
    |max_vote_1_fu_38         |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|   51|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|votes_address0        |  out|    4|   ap_memory|                              votes|         array|
|votes_ce0             |  out|    1|   ap_memory|                              votes|         array|
|votes_q0              |   in|   32|   ap_memory|                              votes|         array|
|max_label_out         |  out|    8|      ap_vld|                      max_label_out|       pointer|
|max_label_out_ap_vld  |  out|    1|      ap_vld|                      max_label_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_label = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 5 'alloca' 'max_label' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_vote_1 = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:64->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 6 'alloca' 'max_vote_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln72 = store i4 0, i4 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 8 'store' 'store_ln72' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln64 = store i32 0, i32 %max_vote_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:64->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 9 'store' 'store_ln64' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln65 = store i8 0, i8 %max_label" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 10 'store' 'store_ln65' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.80ns)   --->   "%icmp_ln72 = icmp_eq  i4 %i_1, i4 10" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 13 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.80ns)   --->   "%i_2 = add i4 %i_1, i4 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.body8.i.split, void %_Z8knn_votePi.exit.exitStub" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 15 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %i_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 16 'zext' 'zext_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%votes_addr = getelementptr i32 %votes, i64 0, i64 %zext_ln72" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 17 'getelementptr' 'votes_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%votes_load = load i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 18 'load' 'votes_load' <Predicate = (!icmp_ln72)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln72 = store i4 %i_2, i4 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 19 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%max_label_load = load i8 %max_label"   --->   Operation 33 'load' 'max_label_load' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %max_label_out, i8 %max_label_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%max_label_load_1 = load i8 %max_label" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 20 'load' 'max_label_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%max_vote_1_load = load i32 %max_vote_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 21 'load' 'max_vote_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 22 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 24 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.73ns)   --->   "%votes_load = load i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 25 'load' 'votes_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (1.14ns)   --->   "%icmp_ln74 = icmp_sgt  i32 %votes_load, i32 %max_vote_1_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 26 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %i_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:77->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 27 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.40ns)   --->   "%max_label_1 = select i1 %icmp_ln74, i8 %zext_ln77, i8 %max_label_load_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 28 'select' 'max_label_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.28ns)   --->   "%max_vote = select i1 %icmp_ln74, i32 %votes_load, i32 %max_vote_1_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 29 'select' 'max_vote' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln64 = store i32 %max_vote, i32 %max_vote_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:64->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 30 'store' 'store_ln64' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln65 = store i8 %max_label_1, i8 %max_label" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 31 'store' 'store_ln65' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.body8.i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 32 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ votes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_label_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_label              (alloca           ) [ 011]
max_vote_1             (alloca           ) [ 011]
i                      (alloca           ) [ 010]
store_ln72             (store            ) [ 000]
store_ln64             (store            ) [ 000]
store_ln65             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 011]
icmp_ln72              (icmp             ) [ 010]
i_2                    (add              ) [ 000]
br_ln72                (br               ) [ 000]
zext_ln72              (zext             ) [ 000]
votes_addr             (getelementptr    ) [ 011]
store_ln72             (store            ) [ 000]
max_label_load_1       (load             ) [ 000]
max_vote_1_load        (load             ) [ 000]
specpipeline_ln65      (specpipeline     ) [ 000]
speclooptripcount_ln65 (speclooptripcount) [ 000]
specloopname_ln72      (specloopname     ) [ 000]
votes_load             (load             ) [ 000]
icmp_ln74              (icmp             ) [ 000]
zext_ln77              (zext             ) [ 000]
max_label_1            (select           ) [ 000]
max_vote               (select           ) [ 000]
store_ln64             (store            ) [ 000]
store_ln65             (store            ) [ 000]
br_ln72                (br               ) [ 000]
max_label_load         (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="votes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="votes"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_label_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_label_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="max_label_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_label/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="max_vote_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_vote_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln0_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="votes_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="4" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="votes_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="votes_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln72_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln64_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln65_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_1_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln72_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln72_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln72_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="max_label_load_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_label_load_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="max_vote_1_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_vote_1_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln74_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln77_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="max_label_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_label_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="max_vote_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_vote/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln64_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln65_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="1"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="max_label_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_label_load/1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="max_label_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="max_label "/>
</bind>
</comp>

<comp id="159" class="1005" name="max_vote_1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_vote_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="votes_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="votes_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="81" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="60" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="112" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="106" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="112" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="60" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="109" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="121" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="154"><net_src comp="34" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="38" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="169"><net_src comp="42" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="176"><net_src comp="81" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="184"><net_src comp="53" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="60" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_label_out | {1 }
 - Input state : 
	Port: DigitRec_Pipeline_VITIS_LOOP_72_2 : votes | {1 2 }
  - Chain level:
	State 1
		store_ln72 : 1
		store_ln64 : 1
		store_ln65 : 1
		i_1 : 1
		icmp_ln72 : 2
		i_2 : 2
		br_ln72 : 3
		zext_ln72 : 2
		votes_addr : 3
		votes_load : 4
		store_ln72 : 3
		max_label_load : 1
		write_ln0 : 2
	State 2
		icmp_ln74 : 1
		max_label_1 : 2
		max_vote : 2
		store_ln64 : 3
		store_ln65 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln72_fu_84    |    0    |    12   |
|          |    icmp_ln74_fu_112   |    0    |    39   |
|----------|-----------------------|---------|---------|
|  select  |   max_label_1_fu_121  |    0    |    8    |
|          |    max_vote_fu_129    |    0    |    32   |
|----------|-----------------------|---------|---------|
|    add   |       i_2_fu_90       |    0    |    12   |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_46 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln72_fu_96    |    0    |    0    |
|          |    zext_ln77_fu_118   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   103   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_173   |    4   |
|     i_reg_166    |    4   |
| max_label_reg_151|    8   |
|max_vote_1_reg_159|   32   |
|votes_addr_reg_181|    4   |
+------------------+--------+
|       Total      |   52   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   52   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   52   |   112  |
+-----------+--------+--------+--------+
