============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 31 2024  05:05:59 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (52 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_state_o_cnt_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   19000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=   19200          200     
                                              
             Setup:-    1267                  
       Uncertainty:-     300                  
     Required Time:=   17633                  
      Launch Clock:-     200                  
         Data Path:-   17382                  
             Slack:=      52                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  cpu_state_o_cnt_reg[3]/CK                    -       -     R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_state_o_cnt_reg[3]/Q                     -       CK->Q F     DFFX1          1  35.7   571  2626    2826    (-,-) 
  g22231/Y                                     -       A->Y  R     INVX1          4 182.1   662  1193    4018    (-,-) 
  g22042__9315/Y                               -       B->Y  F     NOR2X1         1  54.5   272   506    4524    (-,-) 
  g21953__6161/Y                               -       A->Y  R     NAND2X2        9 417.8   781  1135    5659    (-,-) 
  g21925/Y                                     -       A->Y  F     INVX3          3 144.5   256   416    6075    (-,-) 
  g21811__1881/Y                               -       B->Y  R     NAND2X2        1  55.5   155   421    6496    (-,-) 
  g21764__7482/Y                               -       A->Y  F     NAND2X2        3 123.0   317   512    7007    (-,-) 
  g22498/Y                                     -       A->Y  F     MX2X1          4 209.5   594  1800    8807    (-,-) 
  g21467__1705/Y                               -       B->Y  F     XOR2X1         2  91.6   594  1407   10214    (-,-) 
  g21373__1617/Y                               -       C->Y  R     OAI21X1        1  33.3   421   745   10959    (-,-) 
  g21334__3680/Y                               -       C->Y  F     OAI21X1        2  97.8   574   874   11834    (-,-) 
  g21247__6783/Y                               -       A->Y  F     XNOR2X1        1  55.8   439  1173   13007    (-,-) 
  g21214__5477/Y                               -       B->Y  R     NOR2X2         2  94.0   408   786   13793    (-,-) 
  g21188__6131/Y                               -       B->Y  F     NOR2X2         2  65.8   194   343   14136    (-,-) 
  g21154__6161/Y                               -       C->Y  R     NOR3X1         1  36.9   644   851   14987    (-,-) 
  g21146__5122/Y                               -       C->Y  F     NOR3X1         2  88.2   432   656   15643    (-,-) 
  g21144__6783/Y                               -       C->Y  R     NOR3X1         1  37.1   642   991   16633    (-,-) 
  g23174/Y                                     -       B->Y  F     NOR2X1         1  55.8   270   507   17140    (-,-) 
  g21129__6260/Y                               -       B->Y  R     NOR2X2         1  33.0   195   441   17582    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -     R     DFFX1          1     -     -     0   17582    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

