// Seed: 1372494923
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply1 id_5
);
  logic id_7, id_8 = -1;
  wire id_9;
  ;
  assign id_0 = id_9#(
      .id_7(-1),
      .id_5(1),
      .id_5(1),
      .product(1),
      .id_3(-1),
      .id_4(1),
      .id_2(1),
      .id_3(-1),
      .id_5(1'b0),
      .id_9((1)),
      .id_3(-1 | 1)
  ) == id_3;
endmodule
program module_1 (
    output tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3
);
  wire [-1 : ""] id_5, id_6, id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3
  );
endprogram
