##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for CyBUS_CLK(routed)
		4.5::Critical Path Report for cydff_1/q
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. cydff_1/q:R)
		5.2::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.9::Critical Path Report for (cydff_1/q:R vs. Clock_2:R)
		5.10::Critical Path Report for (cydff_1/q:R vs. Clock_1:R)
		5.11::Critical Path Report for (cydff_1/q:R vs. cydff_1/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_Channel1_theACLK                  | N/A                    | Target: 1.60 MHz   | 
Clock: ADC_Channel1_theACLK(fixed-function)  | N/A                    | Target: 1.60 MHz   | 
Clock: ADC_Channel2_theACLK                  | N/A                    | Target: 1.60 MHz   | 
Clock: ADC_Channel2_theACLK(fixed-function)  | N/A                    | Target: 1.60 MHz   | 
Clock: Clock_1                               | Frequency: 118.33 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2                               | Frequency: 100.78 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                             | Frequency: 43.97 MHz   | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(routed)                     | Frequency: 142.64 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                             | N/A                    | Target: 48.00 MHz  | 
Clock: cydff_1/q                             | Frequency: 97.43 MHz   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          74882       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2            Clock_2            83333.3          73411       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          20833.3          136         10416.7          -954        20833.3          12691       10416.7          -812        
CyBUS_CLK          CyBUS_CLK(routed)  N/A              N/A         N/A              N/A         N/A              N/A         10416.7          15796       
CyBUS_CLK(routed)  cydff_1/q          20833.3          13823       N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          Clock_1            41666.7          11502       N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          Clock_2            41666.7          6669        N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          cydff_1/q          41666.7          31403       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 118.33 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 74882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell18   1250   1250  74882  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell22   3691   4941  74882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell22         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 100.78 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 73411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell26   1250   1250  73411  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_2  macrocell31   5162   6412  73411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell31         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 43.97 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -954p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410   -954  RISE       1
Net_686/main_0                                macrocell10     5450   7860   -954  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 142.64 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2100_1/main_0
Capture Clock  : Net_2100_1/clock_0
Path slack     : 13823p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         19001
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36325

Launch Clock Arrival Time                       0
+ Clock path delay                      13824
+ Data path delay                        8678
-------------------------------------   ----- 
End-of-path arrival time (ps)           22502
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       8211   8211  RISE       1
Net_853/q                                               macrocell4       3350  11561  RISE       1
cydff_2/clock_0                                         macrocell13      2263  13824  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell13   1250  15074  13823  RISE       1
Net_2100_1/main_0  macrocell17   7428  22502  13823  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1


===================================================================== 
4.5::Critical Path Report for cydff_1/q
***************************************
Clock: cydff_1/q
Frequency: 97.43 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : Net_2115_1/main_1
Capture Clock  : Net_2115_1/clock_0
Path slack     : 31403p

Capture Clock Arrival Time                             0
+ Clock path delay                                 23601
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     61758

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        6753
-------------------------------------   ----- 
End-of-path arrival time (ps)           30354
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q       macrocell24   1250  24851  31403  RISE       1
Net_2115_1/main_1  macrocell24   5503  30354  31403  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. cydff_1/q:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2100_1/main_0
Capture Clock  : Net_2100_1/clock_0
Path slack     : 13823p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         19001
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36325

Launch Clock Arrival Time                       0
+ Clock path delay                      13824
+ Data path delay                        8678
-------------------------------------   ----- 
End-of-path arrival time (ps)           22502
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       8211   8211  RISE       1
Net_853/q                                               macrocell4       3350  11561  RISE       1
cydff_2/clock_0                                         macrocell13      2263  13824  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell13   1250  15074  13823  RISE       1
Net_2100_1/main_0  macrocell17   7428  22502  13823  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 15796p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         14504
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             31827

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        5614
-------------------------------------   ----- 
End-of-path arrival time (ps)           16031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell11         0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_697/q       macrocell11   1250  11667  15796  RISE       1
cydff_1/main_0  macrocell12   4364  16031  15796  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14687
-------------------------------------   ----- 
End-of-path arrival time (ps)           14687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell15     1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell3      2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3      3350   7179    136  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell8   7508  14687    136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -954p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410   -954  RISE       1
Net_686/main_0                                macrocell10     5450   7860   -954  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_697/main_2
Capture Clock  : Net_697/clock_0
Path slack     : 12691p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4632
-------------------------------------   ----- 
End-of-path arrival time (ps)           15049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell10   1250  11667  12691  RISE       1
Net_697/main_2  macrocell11   3382  15049  12691  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell11         0  10417  FALL       1


5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : -812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        9129
-------------------------------------   ----- 
End-of-path arrival time (ps)           19546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467   -812  RISE       1
Net_917/clk_en          macrocell15   5079  19546   -812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1


5.7::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 73411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell26   1250   1250  73411  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_2  macrocell31   5162   6412  73411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell31         0      0  RISE       1


5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 74882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell18   1250   1250  74882  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell22   3691   4941  74882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell22         0      0  RISE       1


5.9::Critical Path Report for (cydff_1/q:R vs. Clock_2:R)
*********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : AMuxHw_2_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 6669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        7887
-------------------------------------   ----- 
End-of-path arrival time (ps)           31488
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q                       macrocell24   1250  24851   6669  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_0  macrocell30   6637  31488   6669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell30         0      0  RISE       1


5.10::Critical Path Report for (cydff_1/q:R vs. Clock_1:R)
**********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 11502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19930
+ Data path delay                        6725
-------------------------------------   ----- 
End-of-path arrival time (ps)           26655
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell19   1250  21180  11502  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_3  macrocell23   5475  26655  11502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell23         0      0  RISE       1


5.11::Critical Path Report for (cydff_1/q:R vs. cydff_1/q:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : Net_2115_1/main_1
Capture Clock  : Net_2115_1/clock_0
Path slack     : 31403p

Capture Clock Arrival Time                             0
+ Clock path delay                                 23601
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     61758

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        6753
-------------------------------------   ----- 
End-of-path arrival time (ps)           30354
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q       macrocell24   1250  24851  31403  RISE       1
Net_2115_1/main_1  macrocell24   5503  30354  31403  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -954p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410   -954  RISE       1
Net_686/main_0                                macrocell10     5450   7860   -954  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : -812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        9129
-------------------------------------   ----- 
End-of-path arrival time (ps)           19546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467   -812  RISE       1
Net_917/clk_en          macrocell15   5079  19546   -812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : -534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        7480
-------------------------------------   ----- 
End-of-path arrival time (ps)           17897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell11         0  10417  FALL       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_697/q                                      macrocell11     1250  11667   -534  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell9   6230  17897   -534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : -22p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410   -954  RISE       1
Net_697/main_0                                macrocell11     4519   6929    -22  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell11         0  10417  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_703/clk_en
Capture Clock  : Net_703/clock_0
Path slack     : 115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        8202
-------------------------------------   ----- 
End-of-path arrival time (ps)           18618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467   -812  RISE       1
Net_703/clk_en          macrocell14   4152  18618    115  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14687
-------------------------------------   ----- 
End-of-path arrival time (ps)           14687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell15     1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell3      2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3      3350   7179    136  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell8   7508  14687    136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell15     1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell3      2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3      3350   7179    136  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell7   7505  14684    139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14199
-------------------------------------   ----- 
End-of-path arrival time (ps)           14199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_703/q                                       macrocell14     1250   1250    624  RISE       1
\ShiftReg_5:bSR:status_0\/main_1                macrocell2      2307   3557    624  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6907    624  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell6   7292  14199    624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : 1123p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell10   2410   2410   1123  RISE       1
Net_697/main_1                                macrocell11      3374   5784   1123  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell11         0  10417  FALL       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 1226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13597
-------------------------------------   ----- 
End-of-path arrival time (ps)           13597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell15     1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell3      2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3      3350   7179    136  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell9   6418  13597   1226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 1542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13281
-------------------------------------   ----- 
End-of-path arrival time (ps)           13281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_703/q                                       macrocell14     1250   1250    624  RISE       1
\ShiftReg_5:bSR:status_0\/main_1                macrocell2      2307   3557    624  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6907    624  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell5   6374  13281   1542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 1545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13278
-------------------------------------   ----- 
End-of-path arrival time (ps)           13278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_703/q                                       macrocell14     1250   1250    624  RISE       1
\ShiftReg_5:bSR:status_0\/main_1                macrocell2      2307   3557    624  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6907    624  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell4   6371  13278   1545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : 1866p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell10   2410   2410   1123  RISE       1
Net_686/main_1                                macrocell10      2630   5040   1866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12192
-------------------------------------   ----- 
End-of-path arrival time (ps)           12192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_703/q                                       macrocell14     1250   1250    624  RISE       1
\ShiftReg_5:bSR:status_0\/main_1                macrocell2      2307   3557    624  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6907    624  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell3   5285  12192   2631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2857p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11966
-------------------------------------   ----- 
End-of-path arrival time (ps)           11966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell15      1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell3       2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3       3350   7179    136  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell10   4787  11966   2857  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 3072p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11751
-------------------------------------   ----- 
End-of-path arrival time (ps)           11751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell15      1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell3       2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3       3350   7179    136  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell12   4572  11751   3072  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 3601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11222
-------------------------------------   ----- 
End-of-path arrival time (ps)           11222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell15      1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell3       2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3       3350   7179    136  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell11   4043  11222   3601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 3625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_703/q                                       macrocell14     1250   1250    624  RISE       1
\ShiftReg_5:bSR:status_0\/main_1                macrocell2      2307   3557    624  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6907    624  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell2   4291  11198   3625  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 3627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11196
-------------------------------------   ----- 
End-of-path arrival time (ps)           11196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_703/q                                       macrocell14     1250   1250    624  RISE       1
\ShiftReg_5:bSR:status_0\/main_1                macrocell2      2307   3557    624  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6907    624  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell1   4289  11196   3627  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_6:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_6:bSR:StsReg\/clock
Path slack     : 5240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15093
-------------------------------------   ----- 
End-of-path arrival time (ps)           15093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_703/q                         macrocell14    1250   1250    624  RISE       1
\ShiftReg_5:bSR:status_0\/main_1  macrocell2     2307   3557    624  RISE       1
\ShiftReg_5:bSR:status_0\/q       macrocell2     3350   6907    624  RISE       1
\ShiftReg_6:bSR:StsReg\/status_0  statusicell2   8186  15093   5240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:StsReg\/clock                               statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 6496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell7    2410   2410   6496  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell12   8458  10868   6496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_7:bSR:StsReg\/clock
Path slack     : 6528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13805
-------------------------------------   ----- 
End-of-path arrival time (ps)           13805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_917/q                         macrocell15    1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1  macrocell3     2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q       macrocell3     3350   7179    136  RISE       1
\ShiftReg_7:bSR:StsReg\/status_0  statusicell3   6626  13805   6528  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:StsReg\/clock                               statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : AMuxHw_2_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 6669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        7887
-------------------------------------   ----- 
End-of-path arrival time (ps)           31488
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q                       macrocell24   1250  24851   6669  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_0  macrocell30   6637  31488   6669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell30         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_5:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_5:bSR:StsReg\/clock
Path slack     : 6909p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13425
-------------------------------------   ----- 
End-of-path arrival time (ps)           13425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_703/q                         macrocell14    1250   1250    624  RISE       1
\ShiftReg_5:bSR:status_0\/main_1  macrocell2     2307   3557    624  RISE       1
\ShiftReg_5:bSR:status_0\/q       macrocell2     3350   6907    624  RISE       1
\ShiftReg_5:bSR:StsReg\/status_0  statusicell1   6517  13425   6909  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:StsReg\/clock                               statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : AMuxHw_2_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_0/clock_0
Path slack     : 7804p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        6752
-------------------------------------   ----- 
End-of-path arrival time (ps)           30353
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q                       macrocell24   1250  24851   6669  RISE       1
AMuxHw_2_Decoder_one_hot_0/main_0  macrocell28   5502  30353   7804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_0/clock_0                         macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : AMuxHw_2_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_2_Decoder_old_id_1/clock_0
Path slack     : 8135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        6421
-------------------------------------   ----- 
End-of-path arrival time (ps)           30022
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q                      macrocell24   1250  24851   6669  RISE       1
AMuxHw_2_Decoder_old_id_1/main_0  macrocell26   5171  30022   8135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell26         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : AMuxHw_2_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_1/clock_0
Path slack     : 8135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        6421
-------------------------------------   ----- 
End-of-path arrival time (ps)           30022
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q                       macrocell24   1250  24851   6669  RISE       1
AMuxHw_2_Decoder_one_hot_1/main_0  macrocell29   5171  30022   8135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_1/clock_0                         macrocell29         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_8:bSR:StsReg\/clock
Path slack     : 8235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12098
-------------------------------------   ----- 
End-of-path arrival time (ps)           12098
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_917/q                         macrocell15    1250   1250    136  RISE       1
\ShiftReg_7:bSR:status_0\/main_1  macrocell3     2579   3829    136  RISE       1
\ShiftReg_7:bSR:status_0\/q       macrocell3     3350   7179    136  RISE       1
\ShiftReg_8:bSR:StsReg\/status_0  statusicell4   4919  12098   8235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:StsReg\/clock                               statusicell4        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_0/q
Path End       : AMuxHw_2_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_1/clock_0
Path slack     : 8479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        6077
-------------------------------------   ----- 
End-of-path arrival time (ps)           29678
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_0/q                       macrocell25   1250  24851   8479  RISE       1
AMuxHw_2_Decoder_one_hot_1/main_1  macrocell29   4827  29678   8479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_1/clock_0                         macrocell29         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_0/q
Path End       : AMuxHw_2_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 8493p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        6063
-------------------------------------   ----- 
End-of-path arrival time (ps)           29664
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_0/q                       macrocell25   1250  24851   8479  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_1  macrocell30   4813  29664   8493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell30         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 9059p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        5497
-------------------------------------   ----- 
End-of-path arrival time (ps)           29098
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q                       macrocell24   1250  24851   6669  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_0  macrocell31   4247  29098   9059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_0/q
Path End       : AMuxHw_2_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_0/clock_0
Path slack     : 9752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        4804
-------------------------------------   ----- 
End-of-path arrival time (ps)           28405
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_0/q                       macrocell25   1250  24851   8479  RISE       1
AMuxHw_2_Decoder_one_hot_0/main_1  macrocell28   3554  28405   9752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_0/clock_0                         macrocell28         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_0/q
Path End       : AMuxHw_2_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_2_Decoder_old_id_0/clock_0
Path slack     : 9758p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        4798
-------------------------------------   ----- 
End-of-path arrival time (ps)           28399
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_0/q                      macrocell25   1250  24851   8479  RISE       1
AMuxHw_2_Decoder_old_id_0/main_0  macrocell27   3548  28399   9758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_0/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 9758p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        4798
-------------------------------------   ----- 
End-of-path arrival time (ps)           28399
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2115_0/q                       macrocell25   1250  24851   8479  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_1  macrocell31   3548  28399   9758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 9903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   9903  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell9   3710   4920   9903  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 9907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   9907  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell6   3706   4916   9907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  10010  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell10   3603   4813  10010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  10010  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell11   3595   4805  10018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10116  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell3   3498   4708  10116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell1   2410   2410  10377  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell6   4576   6986  10377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell4   2410   2410  10556  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell3   4397   6807  10556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  10010  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell12   2848   4058  10766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   9907  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell5   2804   4014  10809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           4004
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   9903  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell8   2794   4004  10819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   9907  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell4   2783   3993  10830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   9903  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell7   2768   3978  10845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 11010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10116  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2603   3813  11010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 11013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10116  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2600   3810  11013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 11502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19930
+ Data path delay                        6725
-------------------------------------   ----- 
End-of-path arrival time (ps)           26655
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell19   1250  21180  11502  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_3  macrocell23   5475  26655  11502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 11511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19930
+ Data path delay                        6716
-------------------------------------   ----- 
End-of-path arrival time (ps)           26645
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell19   1250  21180  11502  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_3  macrocell21   5466  26645  11511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 11524p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19930
+ Data path delay                        6703
-------------------------------------   ----- 
End-of-path arrival time (ps)           26633
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                      macrocell19   1250  21180  11502  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0  macrocell18   5453  26633  11524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 12069p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19930
+ Data path delay                        6158
-------------------------------------   ----- 
End-of-path arrival time (ps)           26088
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell19   1250  21180  11502  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_3  macrocell22   4908  26088  12069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_703/main_0
Capture Clock  : Net_703/clock_0
Path slack     : 12347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12347  RISE       1
Net_703/main_0                           macrocell14    2926   4976  12347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 12602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19930
+ Data path delay                        5625
-------------------------------------   ----- 
End-of-path arrival time (ps)           25554
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell19   1250  21180  11502  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_3  macrocell20   4375  25554  12602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_697/main_2
Capture Clock  : Net_697/clock_0
Path slack     : 12691p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4632
-------------------------------------   ----- 
End-of-path arrival time (ps)           15049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell10   1250  11667  12691  RISE       1
Net_697/main_2  macrocell11   3382  15049  12691  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell11         0  10417  FALL       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_917/main_0
Capture Clock  : Net_917/clock_0
Path slack     : 12962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  12962  RISE       1
Net_917/main_0                           macrocell15    2311   4361  12962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 13432p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        3891
-------------------------------------   ----- 
End-of-path arrival time (ps)           14308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell10   1250  11667  12691  RISE       1
Net_686/main_2  macrocell10   2641  14308  13432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 13445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19001
+ Data path delay                        5710
-------------------------------------   ----- 
End-of-path arrival time (ps)           24711
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell17   1250  20251  13445  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_1  macrocell23   4460  24711  13445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 13457p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19001
+ Data path delay                        5699
-------------------------------------   ----- 
End-of-path arrival time (ps)           24700
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell17   1250  20251  13445  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1  macrocell21   4449  24700  13457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_7:bSR:load_reg\/clock_0
Path slack     : 13488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_917/q                         macrocell15   1250   1250    136  RISE       1
\ShiftReg_7:bSR:load_reg\/main_0  macrocell9    2585   3835  13488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_5:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_5:bSR:load_reg\/clock_0
Path slack     : 13766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_703/q                         macrocell14   1250   1250    624  RISE       1
\ShiftReg_5:bSR:load_reg\/main_0  macrocell8    2307   3557  13766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2100_1/main_0
Capture Clock  : Net_2100_1/clock_0
Path slack     : 13823p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         19001
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36325

Launch Clock Arrival Time                       0
+ Clock path delay                      13824
+ Data path delay                        8678
-------------------------------------   ----- 
End-of-path arrival time (ps)           22502
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       8211   8211  RISE       1
Net_853/q                                               macrocell4       3350  11561  RISE       1
cydff_2/clock_0                                         macrocell13      2263  13824  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell13   1250  15074  13823  RISE       1
Net_2100_1/main_0  macrocell17   7428  22502  13823  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 14535p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19001
+ Data path delay                        4621
-------------------------------------   ----- 
End-of-path arrival time (ps)           23622
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell17   1250  20251  13445  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_1  macrocell22   3371  23622  14535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell22         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 14544p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19001
+ Data path delay                        4611
-------------------------------------   ----- 
End-of-path arrival time (ps)           23613
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell17   1250  20251  13445  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1  macrocell20   3361  23613  14544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_1/clock_0
Path slack     : 14546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19001
+ Data path delay                        4609
-------------------------------------   ----- 
End-of-path arrival time (ps)           23610
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                      macrocell17   1250  20251  13445  RISE       1
AMuxHw_1_Decoder_old_id_1/main_0  macrocell16   3359  23610  14546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2100_0/main_0
Capture Clock  : Net_2100_0/clock_0
Path slack     : 14781p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         19930
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             37253

Launch Clock Arrival Time                       0
+ Clock path delay                      13824
+ Data path delay                        8648
-------------------------------------   ----- 
End-of-path arrival time (ps)           22471
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       8211   8211  RISE       1
Net_853/q                                               macrocell4       3350  11561  RISE       1
cydff_2/clock_0                                         macrocell13      2263  13824  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell13   1250  15074  13823  RISE       1
Net_2100_0/main_0  macrocell19   7398  22471  14781  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell3   2480   2480  15153  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell2      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell6   2480   2480  15153  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell5      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell9   2480   2480  15153  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell8      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell12   2480   2480  15153  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell11      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 15796p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         14504
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             31827

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        5614
-------------------------------------   ----- 
End-of-path arrival time (ps)           16031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell11         0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_697/q       macrocell11   1250  11667  15796  RISE       1
cydff_1/main_0  macrocell12   4364  16031  15796  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 15948p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13824
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             31147

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4782
-------------------------------------   ----- 
End-of-path arrival time (ps)           15199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell10         0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell10   1250  11667  15948  RISE       1
cydff_2/main_0  macrocell13   3532  15199  15948  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       8211   8211  RISE       1
Net_853/q                                               macrocell4       3350  11561  RISE       1
cydff_2/clock_0                                         macrocell13      2263  13824  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell2    520    520  17113  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell1      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell5    520    520  17113  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell4      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell8    520    520  17113  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell7      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell11    520    520  17113  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell10      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2115_0/main_0
Capture Clock  : Net_2115_0/clock_0
Path slack     : 17720p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         23601
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             40924

Launch Clock Arrival Time                       0
+ Clock path delay                      13824
+ Data path delay                        9380
-------------------------------------   ----- 
End-of-path arrival time (ps)           23204
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       8211   8211  RISE       1
Net_853/q                                               macrocell4       3350  11561  RISE       1
cydff_2/clock_0                                         macrocell13      2263  13824  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell13   1250  15074  13823  RISE       1
Net_2115_0/main_0  macrocell25   8130  23204  17720  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2115_1/main_0
Capture Clock  : Net_2115_1/clock_0
Path slack     : 17732p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         23601
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             40924

Launch Clock Arrival Time                       0
+ Clock path delay                      13824
+ Data path delay                        9368
-------------------------------------   ----- 
End-of-path arrival time (ps)           23192
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       8211   8211  RISE       1
Net_853/q                                               macrocell4       3350  11561  RISE       1
cydff_2/clock_0                                         macrocell13      2263  13824  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell13   1250  15074  13823  RISE       1
Net_2115_1/main_0  macrocell24   8118  23192  17732  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_1/q
Path End       : Net_2115_1/main_1
Capture Clock  : Net_2115_1/clock_0
Path slack     : 31403p

Capture Clock Arrival Time                             0
+ Clock path delay                                 23601
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     61758

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        6753
-------------------------------------   ----- 
End-of-path arrival time (ps)           30354
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2115_1/q       macrocell24   1250  24851  31403  RISE       1
Net_2115_1/main_1  macrocell24   5503  30354  31403  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : Net_2100_1/main_2
Capture Clock  : Net_2100_1/clock_0
Path slack     : 31433p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19001
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     57158

Launch Clock Arrival Time                       0
+ Clock path delay                      19930
+ Data path delay                        5795
-------------------------------------   ----- 
End-of-path arrival time (ps)           25725
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q       macrocell19   1250  21180  31433  RISE       1
Net_2100_1/main_2  macrocell17   4545  25725  31433  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : Net_2100_0/main_1
Capture Clock  : Net_2100_0/clock_0
Path slack     : 32496p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19930
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58086

Launch Clock Arrival Time                       0
+ Clock path delay                      19930
+ Data path delay                        5660
-------------------------------------   ----- 
End-of-path arrival time (ps)           25590
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q       macrocell19   1250  21180  31433  RISE       1
Net_2100_0/main_1  macrocell19   4410  25590  32496  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_0/clock_0                                      macrocell19      4176  19930  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_0/q
Path End       : Net_2115_0/main_1
Capture Clock  : Net_2115_0/clock_0
Path slack     : 33359p

Capture Clock Arrival Time                             0
+ Clock path delay                                 23601
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     61758

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        4798
-------------------------------------   ----- 
End-of-path arrival time (ps)           28399
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2115_0/q       macrocell25   1250  24851  33359  RISE       1
Net_2115_0/main_1  macrocell25   3548  28399  33359  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2115_0/q
Path End       : Net_2115_1/main_2
Capture Clock  : Net_2115_1/clock_0
Path slack     : 33496p

Capture Clock Arrival Time                             0
+ Clock path delay                                 23601
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     61758

Launch Clock Arrival Time                       0
+ Clock path delay                      23601
+ Data path delay                        4661
-------------------------------------   ----- 
End-of-path arrival time (ps)           28262
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_0/clock_0                                      macrocell25      7847  23601  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2115_0/q       macrocell25   1250  24851  33359  RISE       1
Net_2115_1/main_2  macrocell24   3411  28262  33496  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2115_1/clock_0                                      macrocell24      7847  23601  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : Net_2100_1/main_1
Capture Clock  : Net_2100_1/clock_0
Path slack     : 33800p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19001
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     57158

Launch Clock Arrival Time                       0
+ Clock path delay                      19001
+ Data path delay                        4357
-------------------------------------   ----- 
End-of-path arrival time (ps)           23358
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q       macrocell17   1250  20251  33800  RISE       1
Net_2100_1/main_1  macrocell17   3107  23358  33800  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       7467   7467  RISE       1
Net_849/q                                               macrocell5       3350  10817  RISE       1
cydff_1/clock_0                                         macrocell12      3687  14504  RISE       1
cydff_1/q                                               macrocell12      1250  15754  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell12         0  15754  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell12         0    N/A  
Net_2100_1/clock_0                                      macrocell17      3247  19001  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 73411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell26   1250   1250  73411  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_2  macrocell31   5162   6412  73411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell31         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_0/clock_0
Path slack     : 73976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell26   1250   1250  73411  RISE       1
AMuxHw_2_Decoder_one_hot_0/main_2  macrocell28   4598   5848  73976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_0/clock_0                         macrocell28         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_1/clock_0
Path slack     : 74863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell27   1250   1250  74863  RISE       1
AMuxHw_2_Decoder_one_hot_1/main_3  macrocell29   3711   4961  74863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_1/clock_0                         macrocell29         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 74876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell27   1250   1250  74863  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_3  macrocell30   3697   4947  74876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 74882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell18   1250   1250  74882  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell22   3691   4941  74882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell22         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 74883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell18   1250   1250  74882  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_2  macrocell20   3690   4940  74883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 75171p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell16   1250   1250  75171  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell21   3402   4652  75171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 75175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell16   1250   1250  75171  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_0  macrocell23   3398   4648  75175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_1/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell26   1250   1250  73411  RISE       1
AMuxHw_2_Decoder_one_hot_1/main_2  macrocell29   2776   4026  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_1/clock_0                         macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 75807p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell26   1250   1250  73411  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_2  macrocell30   2767   4017  75807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell30         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 75946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell16   1250   1250  75171  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0  macrocell20   2628   3878  75946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell20         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_0/clock_0
Path slack     : 75954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell27   1250   1250  74863  RISE       1
AMuxHw_2_Decoder_one_hot_0/main_3  macrocell28   2620   3870  75954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_0/clock_0                         macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 75954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell16   1250   1250  75171  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_0  macrocell22   2619   3869  75954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell22         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 75962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell27   1250   1250  74863  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_3  macrocell31   2611   3861  75962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell31         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell18   1250   1250  74882  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_2  macrocell21   2606   3856  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 75968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell18   1250   1250  74882  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell23   2605   3855  75968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell23         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

