Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Thu May 16 02:58:26 2019
| Host         : t620-PowerEdge-T620 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical -file utilization_128
| Design       : RTAD_ML
| Device       : 7z045ffg900-2
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                          Instance                          |                           Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| RTAD_ML                                                    |                                                      (top) |      49224 |      49224 |       0 |    0 | 4658 |    117 |     21 |           10 |
|   (RTAD_ML)                                                |                                                      (top) |        792 |        792 |       0 |    0 |    0 |      0 |      0 |            0 |
|   addr_fifo                                                |                                            ADDR_FIFO_13x64 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|     U0                                                     |                     fifo_generator_v13_2_2__parameterized1 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|       inst_fifo_gen                                        |               fifo_generator_v13_2_2_synth__parameterized0 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|         gconvfifo.rf                                       |                         fifo_generator_top__parameterized0 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|           grf.rf                                           |                     fifo_generator_ramfifo__parameterized0 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|             gntv_or_sync_fifo.gl0.rd                       |                                               rd_logic_249 |         17 |         17 |       0 |    0 |   14 |      0 |      0 |            0 |
|               grss.rsts                                    |                                     rd_status_flags_ss_253 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|               rpntr                                        |                                            rd_bin_cntr_254 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |
|             gntv_or_sync_fifo.gl0.wr                       |                                               wr_logic_250 |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |
|               gwss.wsts                                    |                                     wr_status_flags_ss_251 |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|               wpntr                                        |                                            wr_bin_cntr_252 |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |
|             gntv_or_sync_fifo.mem                          |                                     memory__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               gbm.gbmg.gbmga.ngecc.bmg                     |                         blk_mem_gen_v8_4_1__parameterized5 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 inst_blk_mem_gen                           |                   blk_mem_gen_v8_4_1_synth__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |                            blk_mem_gen_top__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                     valid.cstr                             |                   blk_mem_gen_generic_cstr__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                       ramloop[0].ram.r                     |                     blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                         prim_noinit.ram                    |                   blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|   embedding                                                |                                             RTAD_EMBEDDING |        484 |        484 |       0 |    0 |    3 |     64 |      2 |            0 |
|     (embedding)                                            |                                             RTAD_EMBEDDING |        416 |        416 |       0 |    0 |    1 |      0 |      0 |            0 |
|     genblk3[0].sys_embed                                   |                                Syscall_Embedding_32x283__1 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized7__1 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized3_244 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized0_245 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized0_246 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized0_247 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized0_248 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |
|     genblk3[1].sys_embed                                   |                                   Syscall_Embedding_32x283 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |
|       U0                                                   |                         blk_mem_gen_v8_4_1__parameterized7 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized3 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized0_240 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized0_241 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized0_242 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized0_243 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |
|     genblk4[0].branch_embed                                |                                Branch_Embedding_32x4096__1 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__1 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_229 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_230 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_231 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_232 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_239 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_233 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_238 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_234 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_237 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_235 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_236 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[10].branch_embed                               |                               Branch_Embedding_32x4096__11 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__11 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_119 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_120 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_121 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_122 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_129 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_123 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_128 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_124 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_127 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_125 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_126 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[11].branch_embed                               |                               Branch_Embedding_32x4096__12 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__12 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_108 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_109 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_110 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_111 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_118 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_112 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_117 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_113 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_116 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_114 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_115 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[12].branch_embed                               |                               Branch_Embedding_32x4096__13 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__13 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |                blk_mem_gen_v8_4_1_synth__parameterized4_97 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                         blk_mem_gen_top__parameterized3_98 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |                blk_mem_gen_generic_cstr__parameterized3_99 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_100 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_107 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_101 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_106 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_102 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_105 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_103 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_104 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[13].branch_embed                               |                               Branch_Embedding_32x4096__14 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__14 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |                blk_mem_gen_v8_4_1_synth__parameterized4_86 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                         blk_mem_gen_top__parameterized3_87 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |                blk_mem_gen_generic_cstr__parameterized3_88 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                  blk_mem_gen_prim_width__parameterized3_89 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized3_96 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                  blk_mem_gen_prim_width__parameterized4_90 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized4_95 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                  blk_mem_gen_prim_width__parameterized5_91 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized5_94 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                  blk_mem_gen_prim_width__parameterized6_92 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized6_93 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[14].branch_embed                               |                               Branch_Embedding_32x4096__15 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__15 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |                blk_mem_gen_v8_4_1_synth__parameterized4_75 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                         blk_mem_gen_top__parameterized3_76 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |                blk_mem_gen_generic_cstr__parameterized3_77 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                  blk_mem_gen_prim_width__parameterized3_78 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized3_85 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                  blk_mem_gen_prim_width__parameterized4_79 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized4_84 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                  blk_mem_gen_prim_width__parameterized5_80 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized5_83 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                  blk_mem_gen_prim_width__parameterized6_81 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized6_82 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[15].branch_embed                               |                                   Branch_Embedding_32x4096 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                         blk_mem_gen_v8_4_1__parameterized9 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized4 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized3 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized3 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                     blk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                     blk_mem_gen_prim_width__parameterized4 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized4 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                     blk_mem_gen_prim_width__parameterized5 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized5 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                     blk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[1].branch_embed                                |                                Branch_Embedding_32x4096__2 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__2 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_218 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_219 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_220 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_221 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_228 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_222 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_227 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_223 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_226 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_224 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_225 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[2].branch_embed                                |                                Branch_Embedding_32x4096__3 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__3 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_207 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_208 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_209 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_210 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_217 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_211 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_216 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_212 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_215 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_213 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_214 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[3].branch_embed                                |                                Branch_Embedding_32x4096__4 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__4 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_196 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_197 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_198 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_199 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_206 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_200 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_205 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_201 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_204 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_202 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_203 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[4].branch_embed                                |                                Branch_Embedding_32x4096__5 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__5 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_185 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_186 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_187 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_188 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_195 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_189 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_194 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_190 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_193 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_191 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_192 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[5].branch_embed                                |                                Branch_Embedding_32x4096__6 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__6 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_174 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_175 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_176 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_177 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_184 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_178 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_183 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_179 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_182 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_180 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_181 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[6].branch_embed                                |                                Branch_Embedding_32x4096__7 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__7 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_163 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_164 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_165 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_166 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_173 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_167 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_172 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_168 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_171 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_169 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_170 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[7].branch_embed                                |                                Branch_Embedding_32x4096__8 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__8 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_152 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_153 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_154 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_155 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_162 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_156 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_161 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_157 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_160 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_158 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_159 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[8].branch_embed                                |                                Branch_Embedding_32x4096__9 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__9 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_141 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_142 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_143 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_144 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_151 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_145 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_150 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_146 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_149 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_147 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_148 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|     genblk4[9].branch_embed                                |                               Branch_Embedding_32x4096__10 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__10 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_130 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_131 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_132 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_133 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_140 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_134 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_139 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_135 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_138 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_136 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_137 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|   igm                                                      |                                                   RTAD_IGM |      12867 |      12867 |       0 |    0 | 1499 |      0 |     10 |            0 |
|     A_IVG                                                  |                                               RTAD_IGM_IVG |        198 |        198 |       0 |    0 |   75 |      0 |     10 |            0 |
|       (A_IVG)                                              |                                               RTAD_IGM_IVG |        173 |        173 |       0 |    0 |   47 |      0 |      0 |            0 |
|       Syscallfilter                                        |                                       SyscallFilter_32x283 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                         blk_mem_gen_v8_4_1__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                   blk_mem_gen_v8_4_1_synth__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                            blk_mem_gen_top__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                   blk_mem_gen_generic_cstr__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                     blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                   blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       addr_fifo                                            |                                            ADDR_FIFO_33x64 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|         U0                                                 |                                     fifo_generator_v13_2_2 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|           inst_fifo_gen                                    |                               fifo_generator_v13_2_2_synth |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|             gconvfifo.rf                                   |                                         fifo_generator_top |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|               grf.rf                                       |                                     fifo_generator_ramfifo |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                   |                                                   rd_logic |         17 |         17 |       0 |    0 |   14 |      0 |      0 |            0 |
|                   grss.rsts                                |                                         rd_status_flags_ss |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|                   rpntr                                    |                                                rd_bin_cntr |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                   |                                                   wr_logic |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |
|                   gwss.wsts                                |                                         wr_status_flags_ss |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|                   wpntr                                    |                                                wr_bin_cntr |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                      |                                                     memory |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |                         blk_mem_gen_v8_4_1__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                     inst_blk_mem_gen                       |                   blk_mem_gen_v8_4_1_synth__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                       gnbram.gnativebmg.native_blk_mem_gen |                            blk_mem_gen_top__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                         valid.cstr                         |                   blk_mem_gen_generic_cstr__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                           ramloop[0].ram.r                 |                     blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                             prim_noinit.ram                |                   blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       genblk1[0].branch_filter                             |                                     BranchFilter_32x512__1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                                      blk_mem_gen_v8_4_1__1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_70 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_71 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_72 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_73 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_74 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       genblk1[1].branch_filter                             |                                     BranchFilter_32x512__2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                                      blk_mem_gen_v8_4_1__2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_65 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_66 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_67 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_68 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_69 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       genblk1[2].branch_filter                             |                                     BranchFilter_32x512__3 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                                      blk_mem_gen_v8_4_1__3 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_60 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_61 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_62 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_63 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_64 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       genblk1[3].branch_filter                             |                                     BranchFilter_32x512__4 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                                      blk_mem_gen_v8_4_1__4 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_55 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_56 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_57 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_58 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_59 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       genblk1[4].branch_filter                             |                                     BranchFilter_32x512__5 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                                      blk_mem_gen_v8_4_1__5 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_50 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_51 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_52 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_53 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_54 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       genblk1[5].branch_filter                             |                                     BranchFilter_32x512__6 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                                      blk_mem_gen_v8_4_1__6 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_45 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_46 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_47 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_48 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_49 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       genblk1[6].branch_filter                             |                                     BranchFilter_32x512__7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                                      blk_mem_gen_v8_4_1__7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_40 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_41 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_42 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_43 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_44 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       genblk1[7].branch_filter                             |                                        BranchFilter_32x512 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         U0                                                 |                                         blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                 |                                   blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_36 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_37 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_38 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_39 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|     A_P2S                                                  |                                               RTAD_IGM_P2S |        484 |        484 |       0 |    0 | 1107 |      0 |      0 |            0 |
|     A_TA                                                   |                                                RTAD_IGM_TA |      12185 |      12185 |       0 |    0 |  317 |      0 |      0 |            0 |
|   lstm                                                     |                                                       LSTM |      34659 |      34659 |       0 |    0 | 2476 |     42 |      7 |            6 |
|     (lstm)                                                 |                                                       LSTM |       4307 |       4307 |       0 |    0 | 2476 |      0 |      0 |            6 |
|     BIAS_BRAM                                              |                                                SRAM_32x512 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized13 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized6 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                                            blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             valid.cstr                                     |                                   blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[0].ram.r                             |                                     blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |                                   blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|     Branch_Wbram[0].u_Branch_Wbram                         |                                               SRAM_512x128 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|       U0                                                   |                            SRAM_512x128_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|         inst_blk_mem_gen                                   |                      SRAM_512x128_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                               SRAM_512x128_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|             valid.cstr                                     |                      SRAM_512x128_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|               ramloop[0].ram.r                             |                        SRAM_512x128_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |                      SRAM_512x128_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[1].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[4].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[5].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[6].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[7].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|     Branch_Wbram[1].u_Branch_Wbram                         |                                           SRAM_512x128_HD4 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|       U0                                                   |                        SRAM_512x128_blk_mem_gen_v8_4_1_HD5 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|         inst_blk_mem_gen                                   |                  SRAM_512x128_blk_mem_gen_v8_4_1_synth_HD6 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                           SRAM_512x128_blk_mem_gen_top_HD7 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|             valid.cstr                                     |                  SRAM_512x128_blk_mem_gen_generic_cstr_HD8 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|               ramloop[0].ram.r                             |                    SRAM_512x128_blk_mem_gen_prim_width_HD9 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |                 SRAM_512x128_blk_mem_gen_prim_wrapper_HD10 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[1].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized0_HD11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized0_HD12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized1_HD13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized1_HD14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized2_HD15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized2_HD16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[4].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized3_HD17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized3_HD18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[5].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized4_HD19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized4_HD20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[6].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized5_HD21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized5_HD22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[7].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized6_HD23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized6_HD24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|     Branch_Wbram[2].u_Branch_Wbram                         |                                          SRAM_512x128_HD25 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|       U0                                                   |                       SRAM_512x128_blk_mem_gen_v8_4_1_HD26 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|         inst_blk_mem_gen                                   |                 SRAM_512x128_blk_mem_gen_v8_4_1_synth_HD27 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                          SRAM_512x128_blk_mem_gen_top_HD28 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|             valid.cstr                                     |                 SRAM_512x128_blk_mem_gen_generic_cstr_HD29 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|               ramloop[0].ram.r                             |                   SRAM_512x128_blk_mem_gen_prim_width_HD30 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |                 SRAM_512x128_blk_mem_gen_prim_wrapper_HD31 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[1].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized0_HD32 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized0_HD33 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized1_HD34 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized1_HD35 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized2_HD36 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized2_HD37 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[4].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized3_HD38 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized3_HD39 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[5].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized4_HD40 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized4_HD41 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[6].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized5_HD42 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized5_HD43 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[7].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized6_HD44 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized6_HD45 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|     Branch_Wbram[3].u_Branch_Wbram                         |                                          SRAM_512x128_HD46 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|       U0                                                   |                       SRAM_512x128_blk_mem_gen_v8_4_1_HD47 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|         inst_blk_mem_gen                                   |                 SRAM_512x128_blk_mem_gen_v8_4_1_synth_HD48 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                          SRAM_512x128_blk_mem_gen_top_HD49 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|             valid.cstr                                     |                 SRAM_512x128_blk_mem_gen_generic_cstr_HD50 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|               ramloop[0].ram.r                             |                   SRAM_512x128_blk_mem_gen_prim_width_HD51 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |                 SRAM_512x128_blk_mem_gen_prim_wrapper_HD52 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[1].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized0_HD53 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized0_HD54 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized1_HD55 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized1_HD56 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized2_HD57 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized2_HD58 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[4].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized3_HD59 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized3_HD60 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[5].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized4_HD61 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized4_HD62 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[6].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized5_HD63 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized5_HD64 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[7].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized6_HD65 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized6_HD66 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|     Inpdt_gen[0].u_inpdt                                   |                                               inpdt_16_mid |       2056 |       2056 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[10].u_inpdt                                  |                                             inpdt_16_mid_0 |       1978 |       1978 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[11].u_inpdt                                  |                                             inpdt_16_mid_1 |       1736 |       1736 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[12].u_inpdt                                  |                                             inpdt_16_mid_2 |       1820 |       1820 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[13].u_inpdt                                  |                                             inpdt_16_mid_3 |       1802 |       1802 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[14].u_inpdt                                  |                                             inpdt_16_mid_4 |       1773 |       1773 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[15].u_inpdt                                  |                                             inpdt_16_mid_5 |       2010 |       2010 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[1].u_inpdt                                   |                                             inpdt_16_mid_6 |       2033 |       2033 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[2].u_inpdt                                   |                                             inpdt_16_mid_7 |       1913 |       1913 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[3].u_inpdt                                   |                                             inpdt_16_mid_8 |       1737 |       1737 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[4].u_inpdt                                   |                                             inpdt_16_mid_9 |       2011 |       2011 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[5].u_inpdt                                   |                                            inpdt_16_mid_10 |       1771 |       1771 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[6].u_inpdt                                   |                                            inpdt_16_mid_11 |       1804 |       1804 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[7].u_inpdt                                   |                                            inpdt_16_mid_12 |       1881 |       1881 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[8].u_inpdt                                   |                                            inpdt_16_mid_13 |       1977 |       1977 |       0 |    0 |    0 |      0 |      0 |            0 |
|     Inpdt_gen[9].u_inpdt                                   |                                            inpdt_16_mid_14 |       1956 |       1956 |       0 |    0 |    0 |      0 |      0 |            0 |
|     WEIGHT_BRAM1                                           |                                           SRAM_128x2048__1 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized11__1 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|         inst_blk_mem_gen                                   |                blk_mem_gen_v8_4_1_synth__parameterized5_17 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                         blk_mem_gen_top__parameterized4_18 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|             valid.cstr                                     |                blk_mem_gen_generic_cstr__parameterized4_19 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|               ramloop[0].ram.r                             |                  blk_mem_gen_prim_width__parameterized7_20 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized7_35 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[1].ram.r                             |                  blk_mem_gen_prim_width__parameterized8_21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized8_34 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                  blk_mem_gen_prim_width__parameterized9_22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized9_33 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized10_23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized10_32 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[4].ram.r                             |                 blk_mem_gen_prim_width__parameterized11_24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized11_31 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[5].ram.r                             |                 blk_mem_gen_prim_width__parameterized12_25 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized12_30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[6].ram.r                             |                 blk_mem_gen_prim_width__parameterized13_26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized13_29 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[7].ram.r                             |                 blk_mem_gen_prim_width__parameterized14_27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized14_28 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|     WEIGHT_BRAM2                                           |                                              SRAM_128x2048 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized11 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized5 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized4 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized4 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |
|               ramloop[0].ram.r                             |                     blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[1].ram.r                             |                     blk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                     blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                    blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[4].ram.r                             |                    blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[5].ram.r                             |                    blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[6].ram.r                             |                    blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[7].ram.r                             |                    blk_mem_gen_prim_width__parameterized14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|     u_sig_LUT1                                             |                                                sigmoid_LUT |         26 |         26 |       0 |    0 |    0 |      0 |      0 |            0 |
|     u_sig_LUT2                                             |                                             sigmoid_LUT_15 |         26 |         26 |       0 |    0 |    0 |      0 |      0 |            0 |
|     u_tanh_LUT1                                            |                                                   tanh_LUT |         29 |         29 |       0 |    0 |    0 |      0 |      0 |            0 |
|     u_tanh_LUT2                                            |                                                tanh_LUT_16 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |            0 |
|   ml_ctrl                                                  |                                               RTAD_ML_CTRL |          8 |          8 |       0 |    0 |    3 |      0 |      0 |            0 |
|   softmax                                                  |                                                    softmax |        399 |        399 |       0 |    0 |  649 |     11 |      1 |            4 |
|     (softmax)                                              |                                                    softmax |        399 |        399 |       0 |    0 |  649 |      0 |      0 |            4 |
|     BR_BIAS_BRAM                                           |                                                SRAM_8x4096 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[0].ram.r                             |                    blk_mem_gen_prim_width__parameterized72 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized72 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|     BR_WEIGHT_BRAM                                         |                                              SRAM_512x4096 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized15 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized7 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized5 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized5 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |
|               ramloop[0].ram.r                             |                    blk_mem_gen_prim_width__parameterized15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[1].ram.r                             |                    blk_mem_gen_prim_width__parameterized16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[2].ram.r                             |                    blk_mem_gen_prim_width__parameterized17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[3].ram.r                             |                    blk_mem_gen_prim_width__parameterized18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[4].ram.r                             |                    blk_mem_gen_prim_width__parameterized19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[5].ram.r                             |                    blk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[6].ram.r                             |                    blk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[7].ram.r                             |                    blk_mem_gen_prim_width__parameterized22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[8].ram.r                             |                    blk_mem_gen_prim_width__parameterized23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|     SYS_BIAS_BRAM                                          |                                                 SRAM_8x243 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized21 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|         inst_blk_mem_gen                                   |                  blk_mem_gen_v8_4_1_synth__parameterized10 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized8 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized8 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|               ramloop[0].ram.r                             |                    blk_mem_gen_prim_width__parameterized74 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized74 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |
|     SYS_WEIGHT_BRAM                                        |                                                SRAM_64x243 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|               ramloop[0].ram.r                             |                    blk_mem_gen_prim_width__parameterized73 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized73 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


