Running: /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/nik/lab1_git/mips_testbench_isim_beh.exe -prj /home/nik/lab1_git/mips_testbench_beh.prj work.mips_testbench work.glbl 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/nik/lab1_git/regfile.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/muxers.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/memory.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/alu_ctrl.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/alu.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/datapath.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/control_unit.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/uart.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/mips_cpu.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/cpu_perefery.v" into library work
Analyzing Verilog file "/home/nik/lab1_git/mips_testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/nik/lab1_git/mips_testbench.v" Line 8: Port uart_read_end is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/nik/lab1_git/cpu_perefery.v" Line 34: Port uart_to_cpu_buf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/nik/lab1_git/cpu_perefery.v" Line 41: Port rst is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95796 KB
Fuse CPU Usage: 1500 ms
Compiling module uart
Compiling module control_unit
Compiling module memory
Compiling module regfile
Compiling module mux5_1
Compiling module mux3_1(WIDTH=5)
Compiling module mux3_1
Compiling module alu_ctrl
Compiling module mux4_1
Compiling module alu
Compiling module datapath
Compiling module mips_cpu
Compiling module cpu_perefery
Compiling module mips_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable /home/nik/lab1_git/mips_testbench_isim_beh.exe
Fuse Memory Usage: 656220 KB
Fuse CPU Usage: 1560 ms
GCC CPU Usage: 1560 ms
