Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 27 22:56:40 2023
| Host         : LAPTOP-MVMLE90N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk/SLOW_CLOCK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[9]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: mw/clk1/clk_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 587 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.295        0.000                      0                  766        0.151        0.000                      0                  766        4.500        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.295        0.000                      0                  766        0.151        0.000                      0                  766        4.500        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 2.474ns (32.305%)  route 5.184ns (67.695%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  mouse/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518     5.779 f  mouse/ypos_reg[6]/Q
                         net (fo=1, routed)           0.782     6.562    mouse/ypos[6]
    SLICE_X10Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.686 f  mouse/task_option[1]_i_8/O
                         net (fo=25, routed)          0.824     7.510    mouse/task_option[1]_i_8_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.116     7.626 r  mouse/pixel_color_reg[15]_i_38__0/O
                         net (fo=28, routed)          1.183     8.809    mouse/oled_data_reg[4]_i_127_n_0
    SLICE_X33Y103        LUT4 (Prop_lut4_I2_O)        0.328     9.137 r  mouse/current_option[1]_i_279/O
                         net (fo=1, routed)           0.000     9.137    mouse/current_option[1]_i_279_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  mouse/current_option_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.687    mouse/current_option_reg[1]_i_159_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  mouse/current_option_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.801    mouse/current_option_reg[1]_i_79_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.915 r  mouse/current_option_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.915    mouse/current_option_reg[1]_i_31_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 f  mouse/current_option_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           1.053    11.082    mouse/current_option412_in
    SLICE_X25Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.206 r  mouse/current_option[1]_i_3/O
                         net (fo=2, routed)           0.584    11.791    mouse/current_option[1]_i_3_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.915 f  mouse/current_option[0]_i_1/O
                         net (fo=4, routed)           0.324    12.238    mouse/current_option_reg[0]
    SLICE_X25Y100        LUT6 (Prop_lut6_I5_O)        0.124    12.362 f  mouse/task_option[1]_i_2/O
                         net (fo=2, routed)           0.433    12.795    mouse/task_option[1]
    SLICE_X25Y100        LUT4 (Prop_lut4_I1_O)        0.124    12.919 r  mouse/task_option[0]_i_1/O
                         net (fo=1, routed)           0.000    12.919    mouse_n_39
    SLICE_X25Y100        FDRE                                         r  task_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.613    14.954    clock_IBUF_BUFG
    SLICE_X25Y100        FDRE                                         r  task_option_reg[0]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X25Y100        FDRE (Setup_fdre_C_D)        0.029    15.215    task_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 2.500ns (32.535%)  route 5.184ns (67.465%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  mouse/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518     5.779 f  mouse/ypos_reg[6]/Q
                         net (fo=1, routed)           0.782     6.562    mouse/ypos[6]
    SLICE_X10Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.686 f  mouse/task_option[1]_i_8/O
                         net (fo=25, routed)          0.824     7.510    mouse/task_option[1]_i_8_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.116     7.626 r  mouse/pixel_color_reg[15]_i_38__0/O
                         net (fo=28, routed)          1.183     8.809    mouse/oled_data_reg[4]_i_127_n_0
    SLICE_X33Y103        LUT4 (Prop_lut4_I2_O)        0.328     9.137 r  mouse/current_option[1]_i_279/O
                         net (fo=1, routed)           0.000     9.137    mouse/current_option[1]_i_279_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  mouse/current_option_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.687    mouse/current_option_reg[1]_i_159_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  mouse/current_option_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.801    mouse/current_option_reg[1]_i_79_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.915 r  mouse/current_option_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.915    mouse/current_option_reg[1]_i_31_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  mouse/current_option_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           1.053    11.082    mouse/current_option412_in
    SLICE_X25Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.206 f  mouse/current_option[1]_i_3/O
                         net (fo=2, routed)           0.584    11.791    mouse/current_option[1]_i_3_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.915 r  mouse/current_option[0]_i_1/O
                         net (fo=4, routed)           0.324    12.238    mouse/current_option_reg[0]
    SLICE_X25Y100        LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  mouse/task_option[1]_i_2/O
                         net (fo=2, routed)           0.433    12.795    mouse/task_option[1]
    SLICE_X25Y100        LUT4 (Prop_lut4_I1_O)        0.150    12.945 r  mouse/task_option[1]_i_1/O
                         net (fo=1, routed)           0.000    12.945    mouse_n_35
    SLICE_X25Y100        FDRE                                         r  task_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.613    14.954    clock_IBUF_BUFG
    SLICE_X25Y100        FDRE                                         r  task_option_reg[1]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X25Y100        FDRE (Setup_fdre_C_D)        0.075    15.261    task_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 2.350ns (32.485%)  route 4.884ns (67.515%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  mouse/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518     5.779 f  mouse/ypos_reg[6]/Q
                         net (fo=1, routed)           0.782     6.562    mouse/ypos[6]
    SLICE_X10Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.686 f  mouse/task_option[1]_i_8/O
                         net (fo=25, routed)          0.824     7.510    mouse/task_option[1]_i_8_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.116     7.626 r  mouse/pixel_color_reg[15]_i_38__0/O
                         net (fo=28, routed)          1.183     8.809    mouse/oled_data_reg[4]_i_127_n_0
    SLICE_X33Y103        LUT4 (Prop_lut4_I2_O)        0.328     9.137 r  mouse/current_option[1]_i_279/O
                         net (fo=1, routed)           0.000     9.137    mouse/current_option[1]_i_279_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  mouse/current_option_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.687    mouse/current_option_reg[1]_i_159_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  mouse/current_option_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.801    mouse/current_option_reg[1]_i_79_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.915 r  mouse/current_option_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.915    mouse/current_option_reg[1]_i_31_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  mouse/current_option_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           1.053    11.082    mouse/current_option412_in
    SLICE_X25Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.206 f  mouse/current_option[1]_i_3/O
                         net (fo=2, routed)           0.584    11.791    mouse/current_option[1]_i_3_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.915 r  mouse/current_option[0]_i_1/O
                         net (fo=4, routed)           0.457    12.371    mouse/current_option_reg[0]
    SLICE_X25Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.495 r  mouse/main_menu_option[0]_i_1/O
                         net (fo=1, routed)           0.000    12.495    mouse_n_38
    SLICE_X25Y101        FDRE                                         r  main_menu_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.613    14.954    clock_IBUF_BUFG
    SLICE_X25Y101        FDRE                                         r  main_menu_option_reg[0]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X25Y101        FDRE (Setup_fdre_C_D)        0.029    15.215    main_menu_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.226ns (31.727%)  route 4.790ns (68.273%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  mouse/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518     5.779 f  mouse/ypos_reg[6]/Q
                         net (fo=1, routed)           0.782     6.562    mouse/ypos[6]
    SLICE_X10Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.686 f  mouse/task_option[1]_i_8/O
                         net (fo=25, routed)          0.824     7.510    mouse/task_option[1]_i_8_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.116     7.626 r  mouse/pixel_color_reg[15]_i_38__0/O
                         net (fo=28, routed)          1.183     8.809    mouse/oled_data_reg[4]_i_127_n_0
    SLICE_X33Y103        LUT4 (Prop_lut4_I2_O)        0.328     9.137 r  mouse/current_option[1]_i_279/O
                         net (fo=1, routed)           0.000     9.137    mouse/current_option[1]_i_279_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  mouse/current_option_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.687    mouse/current_option_reg[1]_i_159_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  mouse/current_option_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.801    mouse/current_option_reg[1]_i_79_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.915 r  mouse/current_option_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.915    mouse/current_option_reg[1]_i_31_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  mouse/current_option_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           1.053    11.082    mouse/current_option412_in
    SLICE_X25Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.206 f  mouse/current_option[1]_i_3/O
                         net (fo=2, routed)           0.584    11.791    mouse/current_option[1]_i_3_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.915 r  mouse/current_option[0]_i_1/O
                         net (fo=4, routed)           0.363    12.277    mouse_n_37
    SLICE_X25Y100        FDRE                                         r  current_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.613    14.954    clock_IBUF_BUFG
    SLICE_X25Y100        FDRE                                         r  current_option_reg[0]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X25Y100        FDRE (Setup_fdre_C_D)       -0.081    15.105    current_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.226ns (33.049%)  route 4.509ns (66.951%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  mouse/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518     5.779 f  mouse/ypos_reg[6]/Q
                         net (fo=1, routed)           0.782     6.562    mouse/ypos[6]
    SLICE_X10Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.686 f  mouse/task_option[1]_i_8/O
                         net (fo=25, routed)          0.824     7.510    mouse/task_option[1]_i_8_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.116     7.626 r  mouse/pixel_color_reg[15]_i_38__0/O
                         net (fo=28, routed)          1.183     8.809    mouse/oled_data_reg[4]_i_127_n_0
    SLICE_X33Y103        LUT4 (Prop_lut4_I2_O)        0.328     9.137 r  mouse/current_option[1]_i_279/O
                         net (fo=1, routed)           0.000     9.137    mouse/current_option[1]_i_279_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  mouse/current_option_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.687    mouse/current_option_reg[1]_i_159_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  mouse/current_option_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.801    mouse/current_option_reg[1]_i_79_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.915 r  mouse/current_option_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.915    mouse/current_option_reg[1]_i_31_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  mouse/current_option_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           1.053    11.082    mouse/current_option412_in
    SLICE_X25Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.206 f  mouse/current_option[1]_i_3/O
                         net (fo=2, routed)           0.302    11.509    mouse/current_option[1]_i_3_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I3_O)        0.124    11.633 r  mouse/current_option[1]_i_1/O
                         net (fo=4, routed)           0.364    11.997    mouse_n_36
    SLICE_X25Y100        FDRE                                         r  current_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.613    14.954    clock_IBUF_BUFG
    SLICE_X25Y100        FDRE                                         r  current_option_reg[1]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X25Y100        FDRE (Setup_fdre_C_D)       -0.061    15.125    current_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 2.839ns (47.623%)  route 3.122ns (52.377%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X14Y107        FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     5.738 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.355     7.093    mouse/y_overflow_reg_n_0
    SLICE_X8Y105         LUT3 (Prop_lut3_I1_O)        0.296     7.389 r  mouse/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.389    mouse/y_pos[3]_i_10_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.922 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.922    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.039 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.039    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.362 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.865     9.228    mouse/plusOp10[9]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     9.534 r  mouse/y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.534    mouse/y_pos[11]_i_8_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.991 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.902    10.893    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X11Y106        LUT5 (Prop_lut5_I4_O)        0.329    11.222 r  mouse/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    11.222    mouse/y_pos[5]_i_1_n_0
    SLICE_X11Y106        FDRE                                         r  mouse/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X11Y106        FDRE                                         r  mouse/y_pos_reg[5]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y106        FDRE (Setup_fdre_C_D)        0.031    15.219    mouse/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 2.839ns (47.639%)  route 3.120ns (52.361%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X14Y107        FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     5.738 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.355     7.093    mouse/y_overflow_reg_n_0
    SLICE_X8Y105         LUT3 (Prop_lut3_I1_O)        0.296     7.389 r  mouse/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.389    mouse/y_pos[3]_i_10_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.922 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.922    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.039 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.039    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.362 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.865     9.228    mouse/plusOp10[9]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     9.534 r  mouse/y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.534    mouse/y_pos[11]_i_8_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.991 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.900    10.891    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X11Y106        LUT5 (Prop_lut5_I4_O)        0.329    11.220 r  mouse/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    11.220    mouse/y_pos[4]_i_1_n_0
    SLICE_X11Y106        FDRE                                         r  mouse/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X11Y106        FDRE                                         r  mouse/y_pos_reg[4]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y106        FDRE (Setup_fdre_C_D)        0.029    15.217    mouse/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 2.839ns (48.635%)  route 2.998ns (51.365%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X14Y107        FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     5.738 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.355     7.093    mouse/y_overflow_reg_n_0
    SLICE_X8Y105         LUT3 (Prop_lut3_I1_O)        0.296     7.389 r  mouse/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.389    mouse/y_pos[3]_i_10_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.922 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.922    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.039 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.039    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.362 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.865     9.228    mouse/plusOp10[9]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     9.534 r  mouse/y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.534    mouse/y_pos[11]_i_8_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.991 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.778    10.769    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.329    11.098 r  mouse/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.098    mouse/y_pos[2]_i_1_n_0
    SLICE_X11Y105        FDRE                                         r  mouse/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X11Y105        FDRE                                         r  mouse/y_pos_reg[2]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)        0.029    15.217    mouse/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 2.839ns (49.277%)  route 2.922ns (50.723%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X14Y107        FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     5.738 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.355     7.093    mouse/y_overflow_reg_n_0
    SLICE_X8Y105         LUT3 (Prop_lut3_I1_O)        0.296     7.389 r  mouse/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.389    mouse/y_pos[3]_i_10_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.922 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.922    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.039 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.039    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.362 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.865     9.228    mouse/plusOp10[9]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     9.534 r  mouse/y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.534    mouse/y_pos[11]_i_8_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.991 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.702    10.693    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X9Y105         LUT5 (Prop_lut5_I4_O)        0.329    11.022 r  mouse/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    11.022    mouse/y_pos[0]_i_1_n_0
    SLICE_X9Y105         FDRE                                         r  mouse/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  mouse/y_pos_reg[0]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X9Y105         FDRE (Setup_fdre_C_D)        0.031    15.219    mouse/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.713ns (48.009%)  route 2.938ns (51.991%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X14Y107        FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.518     5.778 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.203     6.981    mouse/x_overflow_reg_n_0
    SLICE_X18Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.105 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.105    mouse/x_pos[3]_i_10_n_0
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.655 r  mouse/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.655    mouse/x_pos_reg[3]_i_3_n_0
    SLICE_X18Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.989 f  mouse/x_pos_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.825     8.814    mouse/plusOp6[5]
    SLICE_X17Y106        LUT2 (Prop_lut2_I1_O)        0.303     9.117 r  mouse/x_pos[11]_i_13/O
                         net (fo=1, routed)           0.000     9.117    mouse/x_pos[11]_i_13_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.515 r  mouse/x_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.515    mouse/x_pos_reg[11]_i_4_n_0
    SLICE_X17Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.672 f  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.910    10.582    mouse/gtOp
    SLICE_X19Y106        LUT5 (Prop_lut5_I4_O)        0.329    10.911 r  mouse/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.911    mouse/x_pos[5]_i_1_n_0
    SLICE_X19Y106        FDRE                                         r  mouse/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.614    14.955    mouse/clock_IBUF_BUFG
    SLICE_X19Y106        FDRE                                         r  mouse/x_pos_reg[5]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X19Y106        FDRE (Setup_fdre_C_D)        0.031    15.218    mouse/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  4.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.640     1.524    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  mouse/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mouse/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.098     1.763    mouse/Inst_Ps2Interface/clk_inter
    SLICE_X10Y117        LUT4 (Prop_lut4_I1_O)        0.045     1.808 r  mouse/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.808    mouse/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X10Y117        FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.913     2.041    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.504     1.537    
    SLICE_X10Y117        FDRE (Hold_fdre_C_D)         0.120     1.657    mouse/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_20us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.949%)  route 0.130ns (41.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.642     1.526    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X16Y115        FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y115        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  mouse/Inst_Ps2Interface/delay_20us_done_reg/Q
                         net (fo=2, routed)           0.130     1.796    mouse/Inst_Ps2Interface/delay_20us_done
    SLICE_X12Y115        LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  mouse/Inst_Ps2Interface/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.841    mouse/Inst_Ps2Interface/FSM_onehot_state[8]_i_1_n_0
    SLICE_X12Y115        FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.914     2.042    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X12Y115        FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X12Y115        FDRE (Hold_fdre_C_D)         0.121     1.681    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_20us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.577%)  route 0.132ns (41.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.642     1.526    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X16Y115        FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y115        FDRE (Prop_fdre_C_Q)         0.141     1.667 f  mouse/Inst_Ps2Interface/delay_20us_done_reg/Q
                         net (fo=2, routed)           0.132     1.798    mouse/Inst_Ps2Interface/delay_20us_done
    SLICE_X12Y115        LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  mouse/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.843    mouse/Inst_Ps2Interface/FSM_onehot_state[7]_i_1_n_0
    SLICE_X12Y115        FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.914     2.042    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X12Y115        FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X12Y115        FDRE (Hold_fdre_C_D)         0.120     1.680    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.644     1.528    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  mouse/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  mouse/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.114     1.783    mouse/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I2_O)        0.045     1.828 r  mouse/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.828    mouse/Inst_Ps2Interface/frame[10]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.919     2.047    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism             -0.506     1.541    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.121     1.662    mouse/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.640     1.524    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.164     1.688 r  mouse/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.755    mouse/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X10Y117        FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.913     2.041    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.517     1.524    
    SLICE_X10Y117        FDRE (Hold_fdre_C_D)         0.060     1.584    mouse/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.642     1.526    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X17Y115        FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y115        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/Q
                         net (fo=5, routed)           0.091     1.757    mouse/Inst_Ps2Interface/delay_20us_count_reg__0[4]
    SLICE_X16Y115        LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  mouse/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.802    mouse/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X16Y115        FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.913     2.041    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X16Y115        FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X16Y115        FDRE (Hold_fdre_C_D)         0.092     1.631    mouse/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.640     1.524    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.164     1.688 r  mouse/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.755    mouse/Inst_Ps2Interface/ps2_data_clean
    SLICE_X10Y117        FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.913     2.041    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.517     1.524    
    SLICE_X10Y117        FDRE (Hold_fdre_C_D)         0.053     1.577    mouse/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mouse/x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/xpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.222%)  route 0.134ns (48.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.645     1.529    mouse/clock_IBUF_BUFG
    SLICE_X15Y107        FDRE                                         r  mouse/x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  mouse/x_pos_reg[10]/Q
                         net (fo=4, routed)           0.134     1.804    mouse/x_pos[10]
    SLICE_X15Y106        FDRE                                         r  mouse/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.048    mouse/clock_IBUF_BUFG
    SLICE_X15Y106        FDRE                                         r  mouse/xpos_reg[10]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.070     1.616    mouse/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mouse/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.643     1.527    mouse/clock_IBUF_BUFG
    SLICE_X13Y112        FDRE                                         r  mouse/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  mouse/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.143     1.810    mouse/Inst_Ps2Interface/Q[1]
    SLICE_X14Y111        LUT3 (Prop_lut3_I0_O)        0.045     1.855 r  mouse/Inst_Ps2Interface/frame[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    mouse/Inst_Ps2Interface/p_1_in[2]
    SLICE_X14Y111        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.918     2.046    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X14Y111        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[2]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X14Y111        FDRE (Hold_fdre_C_D)         0.120     1.664    mouse/Inst_Ps2Interface/frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mouse/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/xpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.555%)  route 0.138ns (49.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.646     1.530    mouse/clock_IBUF_BUFG
    SLICE_X19Y106        FDRE                                         r  mouse/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  mouse/x_pos_reg[4]/Q
                         net (fo=5, routed)           0.138     1.809    mouse/x_pos[4]
    SLICE_X16Y106        FDRE                                         r  mouse/xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.919     2.047    mouse/clock_IBUF_BUFG
    SLICE_X16Y106        FDRE                                         r  mouse/xpos_reg[4]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X16Y106        FDRE (Hold_fdre_C_D)         0.070     1.616    mouse/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y123   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y128   clk20k/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125   clk20k/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y109  mouse/periodic_check_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y110  mouse/periodic_check_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y110  mouse/periodic_check_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y110  mouse/periodic_check_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y109  mouse/periodic_check_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y111  mouse/periodic_check_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y110  mouse/periodic_check_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y111  mouse/periodic_check_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y110  mouse/periodic_check_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y110  mouse/periodic_check_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   ai/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   ai/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   clk20k/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y111  mouse/Inst_Ps2Interface/load_rx_data_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y111  mouse/Inst_Ps2Interface/load_tx_data_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y112  mouse/Inst_Ps2Interface/read_data_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y107  mouse/left_down_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y106  mouse/left_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y107  mouse/middle_down_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y103  mouse/middle_reg/C



