Two-stage clock domain synchronizer