

================================================================
== Vitis HLS Report for 'gemm_stage_0_1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4'
================================================================
* Date:           Tue Jan 13 14:16:01 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_3_VITIS_LOOP_44_4  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      108|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       30|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       30|      189|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_106_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln43_fu_118_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln44_fu_173_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln45_fu_162_p2         |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_100_p2        |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln44_fu_124_p2        |      icmp|   0|  0|  11|           7|           8|
    |select_ln43_1_fu_138_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln43_fu_130_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 108|          63|          48|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_iv0_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_iv1_load               |   9|          2|    7|         14|
    |indvar_flatten34_fu_58                  |   9|          2|   13|         26|
    |iv0_fu_54                               |   9|          2|    7|         14|
    |iv1_fu_50                               |   9|          2|    7|         14|
    |v431_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   57|        114|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten34_fu_58   |  13|   0|   13|          0|
    |iv0_fu_54                |   7|   0|    7|          0|
    |iv1_fu_50                |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|v431_din            |  out|   32|     ap_fifo|                                                     v431|       pointer|
|v431_full_n         |   in|    1|     ap_fifo|                                                     v431|       pointer|
|v431_write          |  out|    1|     ap_fifo|                                                     v431|       pointer|
|C_partial_address0  |  out|   12|   ap_memory|                                                C_partial|         array|
|C_partial_ce0       |  out|    1|   ap_memory|                                                C_partial|         array|
|C_partial_q0        |   in|   32|   ap_memory|                                                C_partial|         array|
+--------------------+-----+-----+------------+---------------------------------------------------------+--------------+

