===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.4867 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.6465 ( 25.8%)   11.6465 ( 34.8%)  FIR Parser
   23.1914 ( 51.3%)   13.8723 ( 41.4%)  'firrtl.circuit' Pipeline
    3.0174 (  6.7%)    1.6691 (  5.0%)    'firrtl.module' Pipeline
    2.6615 (  5.9%)    1.4745 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3559 (  0.8%)    0.1946 (  0.6%)      LowerCHIRRTL
    0.2668 (  0.6%)    0.2668 (  0.8%)    InferWidths
    1.2914 (  2.9%)    1.2914 (  3.9%)    InferResets
    0.0697 (  0.2%)    0.0697 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.6005 (  3.5%)    1.6005 (  4.8%)    LowerFIRRTLTypes
   10.2667 ( 22.7%)    5.6736 ( 16.9%)    'firrtl.module' Pipeline
    3.5121 (  7.8%)    1.9184 (  5.7%)      ExpandWhens
    6.7544 ( 14.9%)    3.7552 ( 11.2%)      Canonicalizer
    0.3105 (  0.7%)    0.3105 (  0.9%)    Inliner
    1.0738 (  2.4%)    1.0738 (  3.2%)    IMConstProp
    0.0390 (  0.1%)    0.0390 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.5073 (  7.8%)    1.9764 (  5.9%)    'firrtl.module' Pipeline
    3.5073 (  7.8%)    1.9764 (  5.9%)      Canonicalizer
    1.5712 (  3.5%)    1.5712 (  4.7%)  LowerFIRRTLToHW
    0.9387 (  2.1%)    0.9387 (  2.8%)  HWMemSimImpl
    3.6841 (  8.1%)    1.9158 (  5.7%)  'hw.module' Pipeline
    0.1520 (  0.3%)    0.0819 (  0.2%)    HWCleanup
    1.4816 (  3.3%)    0.8062 (  2.4%)    CSE
    0.0072 (  0.0%)    0.0038 (  0.0%)      (A) DominanceInfo
    1.9724 (  4.4%)    1.0003 (  3.0%)    Canonicalizer
    0.0143 (  0.0%)    0.0076 (  0.0%)    HWLegalizeModules
    0.9227 (  2.0%)    0.9227 (  2.8%)  HWLegalizeNames
    1.2221 (  2.7%)    0.6346 (  1.9%)  'hw.module' Pipeline
    1.1997 (  2.7%)    0.6234 (  1.9%)    PrettifyVerilog
    1.9557 (  4.3%)    1.9557 (  5.8%)  ExportVerilog emission
    0.0046 (  0.0%)    0.0046 (  0.0%)  Rest
   45.2086 (100.0%)   33.4867 (100.0%)  Total

{
  totalTime: 33.531,
  maxMemory: 961126400
}
