--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml seg_test.twx seg_test.ncd -o seg_test.twr seg_test.pcf -ucf
sevseg.ucf

Design file:              seg_test.ncd
Physical constraint file: seg_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D<0>        |    4.555(R)|      SLOW  |   -1.482(R)|      FAST  |CLK_BUFGP         |   0.000|
D<1>        |    4.558(R)|      SLOW  |   -1.641(R)|      FAST  |CLK_BUFGP         |   0.000|
D<2>        |    3.935(R)|      SLOW  |   -0.921(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<3>        |    4.037(R)|      SLOW  |   -0.651(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SEG<1>      |         7.939(R)|      SLOW  |         2.922(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<2>      |         7.927(R)|      SLOW  |         2.910(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<3>      |         7.939(R)|      SLOW  |         2.922(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<4>      |         8.016(R)|      SLOW  |         2.999(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<5>      |         8.016(R)|      SLOW  |         2.999(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<6>      |         7.929(R)|      SLOW  |         2.912(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<7>      |         7.927(R)|      SLOW  |         2.910(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue Feb 13 12:20:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



