Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 19 12:58:41 2024
| Host         : VietAn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_7seg_timing_summary_routed.rpt -rpx test_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : test_7seg
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw0 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/counter3_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/counter3_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/counter3_reg[0]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/counter3_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/counter3_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/counter3_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/counter3_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/counter3_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mode_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mode_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mode_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_reg[2]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.534        0.000                      0                  108        0.243        0.000                      0                  108        9.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.534        0.000                      0                   96        0.243        0.000                      0                   96        9.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     16.699        0.000                      0                   12        0.659        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.534ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.781ns (39.934%)  route 2.679ns (60.066%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 24.357 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  U1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    U1/counter_reg[16]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.823 r  U1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.823    U1/counter_reg[20]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.088 r  U1/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.088    U1/counter_reg[24]_i_1_n_6
    SLICE_X62Y60         FDCE                                         r  U1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.315    24.357    U1/CLK
    SLICE_X62Y60         FDCE                                         r  U1/counter_reg[25]/C
                         clock pessimism              0.241    24.598    
                         clock uncertainty           -0.035    24.563    
    SLICE_X62Y60         FDCE (Setup_fdce_C_D)        0.059    24.622    U1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                 15.534    

Slack (MET) :             15.596ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.706ns (38.907%)  route 2.679ns (61.093%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 24.357 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  U1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    U1/counter_reg[16]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.823 r  U1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.823    U1/counter_reg[20]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.013 r  U1/counter_reg[24]_i_1/CO[2]
                         net (fo=1, routed)           0.000     9.013    U1/counter_reg[24]_i_1_n_1
    SLICE_X62Y60         FDCE                                         r  U1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.315    24.357    U1/CLK
    SLICE_X62Y60         FDCE                                         r  U1/counter_reg[26]/C
                         clock pessimism              0.241    24.598    
                         clock uncertainty           -0.035    24.563    
    SLICE_X62Y60         FDCE (Setup_fdce_C_D)        0.046    24.609    U1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 15.596    

Slack (MET) :             15.618ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.697ns (38.781%)  route 2.679ns (61.219%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 24.357 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  U1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    U1/counter_reg[16]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.823 r  U1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.823    U1/counter_reg[20]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.004 r  U1/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.004    U1/counter_reg[24]_i_1_n_7
    SLICE_X62Y60         FDCE                                         r  U1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.315    24.357    U1/CLK
    SLICE_X62Y60         FDCE                                         r  U1/counter_reg[24]/C
                         clock pessimism              0.241    24.598    
                         clock uncertainty           -0.035    24.563    
    SLICE_X62Y60         FDCE (Setup_fdce_C_D)        0.059    24.622    U1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 15.618    

Slack (MET) :             15.633ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.683ns (38.584%)  route 2.679ns (61.416%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  U1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    U1/counter_reg[16]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.990 r  U1/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.990    U1/counter_reg[20]_i_1_n_6
    SLICE_X62Y59         FDCE                                         r  U1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.316    24.358    U1/CLK
    SLICE_X62Y59         FDCE                                         r  U1/counter_reg[21]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X62Y59         FDCE (Setup_fdce_C_D)        0.059    24.623    U1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 15.633    

Slack (MET) :             15.638ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.678ns (38.514%)  route 2.679ns (61.486%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  U1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    U1/counter_reg[16]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.985 r  U1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.985    U1/counter_reg[20]_i_1_n_4
    SLICE_X62Y59         FDCE                                         r  U1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.316    24.358    U1/CLK
    SLICE_X62Y59         FDCE                                         r  U1/counter_reg[23]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X62Y59         FDCE (Setup_fdce_C_D)        0.059    24.623    U1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 15.638    

Slack (MET) :             15.698ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.618ns (37.655%)  route 2.679ns (62.345%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  U1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    U1/counter_reg[16]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.925 r  U1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.925    U1/counter_reg[20]_i_1_n_5
    SLICE_X62Y59         FDCE                                         r  U1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.316    24.358    U1/CLK
    SLICE_X62Y59         FDCE                                         r  U1/counter_reg[22]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X62Y59         FDCE (Setup_fdce_C_D)        0.059    24.623    U1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 15.698    

Slack (MET) :             15.717ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.599ns (37.379%)  route 2.679ns (62.622%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  U1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    U1/counter_reg[16]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.906 r  U1/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.906    U1/counter_reg[20]_i_1_n_7
    SLICE_X62Y59         FDCE                                         r  U1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.316    24.358    U1/CLK
    SLICE_X62Y59         FDCE                                         r  U1/counter_reg[20]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X62Y59         FDCE (Setup_fdce_C_D)        0.059    24.623    U1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 15.717    

Slack (MET) :             15.731ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.585ns (37.173%)  route 2.679ns (62.827%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.892 r  U1/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.892    U1/counter_reg[16]_i_1_n_6
    SLICE_X62Y58         FDCE                                         r  U1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.316    24.358    U1/CLK
    SLICE_X62Y58         FDCE                                         r  U1/counter_reg[17]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X62Y58         FDCE (Setup_fdce_C_D)        0.059    24.623    U1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 15.731    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.580ns (37.099%)  route 2.679ns (62.901%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.887 r  U1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.887    U1/counter_reg[16]_i_1_n_4
    SLICE_X62Y58         FDCE                                         r  U1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.316    24.358    U1/CLK
    SLICE_X62Y58         FDCE                                         r  U1/counter_reg[19]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X62Y58         FDCE (Setup_fdce_C_D)        0.059    24.623    U1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.796ns  (required time - arrival time)
  Source:                 U1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.520ns (36.200%)  route 2.679ns (63.800%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.427     4.628    U1/CLK
    SLICE_X62Y54         FDCE                                         r  U1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.379     5.007 f  U1/counter_reg[3]/Q
                         net (fo=2, routed)           0.672     5.679    U1/counter_reg[3]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.105     5.784 r  U1/counter[0]_i_13/O
                         net (fo=2, routed)           0.925     6.709    U1/counter[0]_i_13_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.814 f  U1/counter[0]_i_8/O
                         net (fo=24, routed)          1.082     7.896    U1/counter[0]_i_8_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.105     8.001 r  U1/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.001    U1/counter[0]_i_3_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.333 r  U1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.333    U1/counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.431 r  U1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    U1/counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  U1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    U1/counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  U1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    U1/counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.827 r  U1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.827    U1/counter_reg[16]_i_1_n_5
    SLICE_X62Y58         FDCE                                         r  U1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.316    24.358    U1/CLK
    SLICE_X62Y58         FDCE                                         r  U1/counter_reg[18]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X62Y58         FDCE (Setup_fdce_C_D)        0.059    24.623    U1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 15.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U3/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/led_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.181%)  route 0.185ns (49.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X62Y62         FDCE                                         r  U3/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U3/counter_reg[1]/Q
                         net (fo=20, routed)          0.185     1.839    U3/counter_reg_n_0_[1]
    SLICE_X61Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  U3/led_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    U3/led_sel[0]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  U3/led_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.029    U3/CLK
    SLICE_X61Y61         FDRE                                         r  U3/led_sel_reg[0]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.092     1.641    U3/led_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U3/time_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/time_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.515    U3/CLK
    SLICE_X65Y59         FDCE                                         r  U3/time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  U3/time_cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.823    U3/time_cnt[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  U3/time_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    U3/time_cnt_0[0]
    SLICE_X65Y59         FDCE                                         r  U3/time_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.032    U3/CLK
    SLICE_X65Y59         FDCE                                         r  U3/time_cnt_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X65Y59         FDCE (Hold_fdce_C_D)         0.091     1.606    U3/time_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U3/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.514    U3/CLK
    SLICE_X58Y58         FDCE                                         r  U3/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U3/counter2_reg[0]/Q
                         net (fo=5, routed)           0.178     1.833    U3/counter2_reg_n_0_[0]
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  U3/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    U3/counter2[0]_i_1_n_0
    SLICE_X58Y58         FDCE                                         r  U3/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.030    U3/CLK
    SLICE_X58Y58         FDCE                                         r  U3/counter2_reg[0]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X58Y58         FDCE (Hold_fdce_C_D)         0.091     1.605    U3/counter2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/led_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.901%)  route 0.219ns (54.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X62Y62         FDCE                                         r  U3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U3/counter_reg[0]/Q
                         net (fo=22, routed)          0.219     1.874    U3/counter_reg_n_0_[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.919 r  U3/led_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.919    U3/led_sel[1]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  U3/led_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.029    U3/CLK
    SLICE_X61Y61         FDRE                                         r  U3/led_sel_reg[1]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.091     1.640    U3/led_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/led_sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.788%)  route 0.220ns (54.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X62Y62         FDCE                                         r  U3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  U3/counter_reg[0]/Q
                         net (fo=22, routed)          0.220     1.875    U3/counter_reg_n_0_[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.920 r  U3/led_sel[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    U3/led_sel[2]
    SLICE_X61Y61         FDRE                                         r  U3/led_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.029    U3/CLK
    SLICE_X61Y61         FDRE                                         r  U3/led_sel_reg[2]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.092     1.641    U3/led_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U1/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.252ns (62.685%)  route 0.150ns (37.315%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.514    U1/CLK
    SLICE_X62Y60         FDCE                                         r  U1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  U1/counter_reg[25]/Q
                         net (fo=4, routed)           0.150     1.805    U1/counter_reg[25]
    SLICE_X62Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.850 r  U1/counter[16]_i_3/O
                         net (fo=1, routed)           0.000     1.850    U1/counter[16]_i_3_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.916 r  U1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    U1/counter_reg[16]_i_1_n_5
    SLICE_X62Y58         FDCE                                         r  U1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.032    U1/CLK
    SLICE_X62Y58         FDCE                                         r  U1/counter_reg[18]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X62Y58         FDCE (Hold_fdce_C_D)         0.105     1.636    U1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U3/time_cnt2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/time_cnt2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.912%)  route 0.208ns (50.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.514    U3/CLK
    SLICE_X60Y57         FDCE                                         r  U3/time_cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  U3/time_cnt2_reg[0]/Q
                         net (fo=27, routed)          0.208     1.886    U3/time_cnt2[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I0_O)        0.043     1.929 r  U3/time_cnt2[10]_i_1/O
                         net (fo=1, routed)           0.000     1.929    U3/time_cnt2_1[10]
    SLICE_X60Y57         FDCE                                         r  U3/time_cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.030    U3/CLK
    SLICE_X60Y57         FDCE                                         r  U3/time_cnt2_reg[10]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.131     1.645    U3/time_cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U3/time_cnt2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/time_cnt2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.912%)  route 0.208ns (50.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.514    U3/CLK
    SLICE_X60Y57         FDCE                                         r  U3/time_cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  U3/time_cnt2_reg[0]/Q
                         net (fo=27, routed)          0.208     1.886    U3/time_cnt2[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I0_O)        0.043     1.929 r  U3/time_cnt2[18]_i_1/O
                         net (fo=1, routed)           0.000     1.929    U3/time_cnt2_1[18]
    SLICE_X60Y57         FDCE                                         r  U3/time_cnt2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.030    U3/CLK
    SLICE_X60Y57         FDCE                                         r  U3/time_cnt2_reg[18]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.131     1.645    U3/time_cnt2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U3/time_cnt2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/time_cnt2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.212ns (52.001%)  route 0.196ns (47.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.514    U3/CLK
    SLICE_X60Y57         FDCE                                         r  U3/time_cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  U3/time_cnt2_reg[0]/Q
                         net (fo=27, routed)          0.196     1.874    U3/time_cnt2[0]
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.048     1.922 r  U3/time_cnt2[20]_i_1/O
                         net (fo=1, routed)           0.000     1.922    U3/time_cnt2_1[20]
    SLICE_X58Y57         FDCE                                         r  U3/time_cnt2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.030    U3/CLK
    SLICE_X58Y57         FDCE                                         r  U3/time_cnt2_reg[20]/C
                         clock pessimism             -0.499     1.530    
    SLICE_X58Y57         FDCE (Hold_fdce_C_D)         0.107     1.637    U3/time_cnt2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.515    U1/CLK
    SLICE_X64Y58         FDRE                                         r  U1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  U1/clk_out_reg/Q
                         net (fo=20, routed)          0.200     1.879    U1/seconds_reg[6]
    SLICE_X64Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.924 r  U1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.924    U1/clk_out_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  U1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.032    U1/CLK
    SLICE_X64Y58         FDRE                                         r  U1/clk_out_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.120     1.635    U1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y58   U1/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y54   U1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y57   U1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y57   U1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y57   U1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y58   U1/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y58   U1/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y58   U1/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y58   U1/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y65   U3/rNumber_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X60Y63   mode_reg[1]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y65   mode_reg[2]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X58Y64   mode_reg[2]_P/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y58   U1/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y58   U1/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y54   U1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y57   U1/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y57   U1/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y57   U1/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y54   U1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y54   U1/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y54   U1/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y54   U1/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y55   U1/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y55   U1/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y55   U1/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y55   U1/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y56   U1/counter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y56   U1/counter_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.589ns (20.005%)  route 2.355ns (79.995%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 24.353 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.421     4.622    clk_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  mode_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  mode_reg[1]_C/Q
                         net (fo=2, routed)           0.800     5.801    mode_reg[1]_C_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.105     5.906 r  mode[1]_C_i_1/O
                         net (fo=17, routed)          0.882     6.788    mode[1]
    SLICE_X58Y64         LUT5 (Prop_lut5_I0_O)        0.105     6.893 f  mode_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.673     7.566    mode_reg[2]_LDC_i_1_n_0
    SLICE_X58Y64         FDPE                                         f  mode_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.311    24.353    clk_IBUF_BUFG
    SLICE_X58Y64         FDPE                                         r  mode_reg[2]_P/C
                         clock pessimism              0.240    24.593    
                         clock uncertainty           -0.035    24.558    
    SLICE_X58Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    24.266    mode_reg[2]_P
  -------------------------------------------------------------------
                         required time                         24.266    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.905ns  (required time - arrival time)
  Source:                 mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.589ns (21.490%)  route 2.152ns (78.510%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.421     4.622    clk_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  mode_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  mode_reg[1]_C/Q
                         net (fo=2, routed)           0.800     5.801    mode_reg[1]_C_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.105     5.906 r  mode[1]_C_i_1/O
                         net (fo=17, routed)          0.939     6.845    mode[1]
    SLICE_X59Y62         LUT5 (Prop_lut5_I0_O)        0.105     6.950 f  mode_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.412     7.363    mode_reg[0]_LDC_i_1_n_0
    SLICE_X58Y62         FDPE                                         f  mode_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.313    24.355    clk_IBUF_BUFG
    SLICE_X58Y62         FDPE                                         r  mode_reg[0]_P/C
                         clock pessimism              0.240    24.595    
                         clock uncertainty           -0.035    24.560    
    SLICE_X58Y62         FDPE (Recov_fdpe_C_PRE)     -0.292    24.268    mode_reg[0]_P
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                 16.905    

Slack (MET) :             17.058ns  (required time - arrival time)
  Source:                 mode_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.815ns (31.942%)  route 1.736ns (68.058%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.421     4.622    clk_IBUF_BUFG
    SLICE_X60Y62         FDCE                                         r  mode_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.433     5.055 r  mode_reg[0]_C/Q
                         net (fo=3, routed)           0.781     5.836    mode_reg[0]_C_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.115     5.951 r  mode[0]_C_i_1/O
                         net (fo=11, routed)          0.653     6.604    mode[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.267     6.871 f  mode_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.302     7.173    mode_reg[1]_LDC_i_2_n_0
    SLICE_X61Y62         FDCE                                         f  mode_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.313    24.355    clk_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  mode_reg[1]_C/C
                         clock pessimism              0.243    24.598    
                         clock uncertainty           -0.035    24.563    
    SLICE_X61Y62         FDCE (Recov_fdce_C_CLR)     -0.331    24.232    mode_reg[1]_C
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                 17.058    

Slack (MET) :             17.074ns  (required time - arrival time)
  Source:                 mode_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.815ns (30.963%)  route 1.817ns (69.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.421     4.622    clk_IBUF_BUFG
    SLICE_X60Y62         FDCE                                         r  mode_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.433     5.055 f  mode_reg[0]_C/Q
                         net (fo=3, routed)           0.781     5.836    mode_reg[0]_C_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.115     5.951 f  mode[0]_C_i_1/O
                         net (fo=11, routed)          0.767     6.717    mode[0]
    SLICE_X59Y62         LUT5 (Prop_lut5_I0_O)        0.267     6.984 f  mode_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.270     7.254    mode_reg[0]_LDC_i_2_n_0
    SLICE_X60Y62         FDCE                                         f  mode_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.313    24.355    clk_IBUF_BUFG
    SLICE_X60Y62         FDCE                                         r  mode_reg[0]_C/C
                         clock pessimism              0.267    24.622    
                         clock uncertainty           -0.035    24.587    
    SLICE_X60Y62         FDCE (Recov_fdce_C_CLR)     -0.258    24.329    mode_reg[0]_C
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                 17.074    

Slack (MET) :             17.196ns  (required time - arrival time)
  Source:                 mode_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.815ns (33.847%)  route 1.593ns (66.153%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 24.352 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.421     4.622    clk_IBUF_BUFG
    SLICE_X60Y62         FDCE                                         r  mode_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.433     5.055 r  mode_reg[0]_C/Q
                         net (fo=3, routed)           0.781     5.836    mode_reg[0]_C_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.115     5.951 r  mode[0]_C_i_1/O
                         net (fo=11, routed)          0.402     6.353    mode[0]
    SLICE_X59Y64         LUT5 (Prop_lut5_I1_O)        0.267     6.620 f  mode_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.410     7.030    mode_reg[2]_LDC_i_2_n_0
    SLICE_X59Y65         FDCE                                         f  mode_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.310    24.352    clk_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  mode_reg[2]_C/C
                         clock pessimism              0.240    24.592    
                         clock uncertainty           -0.035    24.557    
    SLICE_X59Y65         FDCE (Recov_fdce_C_CLR)     -0.331    24.226    mode_reg[2]_C
  -------------------------------------------------------------------
                         required time                         24.226    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                 17.196    

Slack (MET) :             17.322ns  (required time - arrival time)
  Source:                 U3/counter3_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.589ns (25.364%)  route 1.733ns (74.636%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.423     4.624    U3/CLK
    SLICE_X58Y59         FDPE                                         r  U3/counter3_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDPE (Prop_fdpe_C_Q)         0.379     5.003 f  U3/counter3_reg[2]_P/Q
                         net (fo=1, routed)           0.339     5.342    U3/counter3_reg[2]_P_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I0_O)        0.105     5.447 f  U3/counter3[2]_C_i_1/O
                         net (fo=12, routed)          0.722     6.169    U3/counter3[2]
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.105     6.274 f  U3/counter3_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.673     6.946    U3/counter3_reg[0]_LDC_i_1_n_0
    SLICE_X61Y60         FDPE                                         f  U3/counter3_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.314    24.356    U3/CLK
    SLICE_X61Y60         FDPE                                         r  U3/counter3_reg[0]_P/C
                         clock pessimism              0.240    24.596    
                         clock uncertainty           -0.035    24.561    
    SLICE_X61Y60         FDPE (Recov_fdpe_C_PRE)     -0.292    24.269    U3/counter3_reg[0]_P
  -------------------------------------------------------------------
                         required time                         24.269    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                 17.322    

Slack (MET) :             17.327ns  (required time - arrival time)
  Source:                 U3/counter3_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.589ns (25.389%)  route 1.731ns (74.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 24.357 - 20.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.422     4.623    U3/CLK
    SLICE_X61Y60         FDPE                                         r  U3/counter3_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDPE (Prop_fdpe_C_Q)         0.379     5.002 r  U3/counter3_reg[0]_P/Q
                         net (fo=3, routed)           0.331     5.332    U3/counter3_reg[0]_P_n_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.105     5.437 r  U3/counter3[0]_C_i_1/O
                         net (fo=8, routed)           0.723     6.161    U3/counter3[0]
    SLICE_X58Y60         LUT6 (Prop_lut6_I0_O)        0.105     6.266 f  U3/counter3_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.677     6.943    U3/counter3_reg[2]_LDC_i_1_n_0
    SLICE_X58Y59         FDPE                                         f  U3/counter3_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.315    24.357    U3/CLK
    SLICE_X58Y59         FDPE                                         r  U3/counter3_reg[2]_P/C
                         clock pessimism              0.240    24.597    
                         clock uncertainty           -0.035    24.562    
    SLICE_X58Y59         FDPE (Recov_fdpe_C_PRE)     -0.292    24.270    U3/counter3_reg[2]_P
  -------------------------------------------------------------------
                         required time                         24.270    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 17.327    

Slack (MET) :             17.330ns  (required time - arrival time)
  Source:                 U3/counter3_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.589ns (26.035%)  route 1.673ns (73.965%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 24.357 - 20.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.422     4.623    U3/CLK
    SLICE_X59Y60         FDCE                                         r  U3/counter3_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.379     5.002 f  U3/counter3_reg[1]_C/Q
                         net (fo=6, routed)           0.575     5.577    U3/counter3_reg[1]_C_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.105     5.682 f  U3/counter3[1]_C_i_1/O
                         net (fo=5, routed)           0.689     6.372    U3/counter3[1]
    SLICE_X61Y60         LUT5 (Prop_lut5_I1_O)        0.105     6.477 f  U3/counter3_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.409     6.885    U3/counter3_reg[0]_LDC_i_2_n_0
    SLICE_X63Y60         FDCE                                         f  U3/counter3_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.315    24.357    U3/CLK
    SLICE_X63Y60         FDCE                                         r  U3/counter3_reg[0]_C/C
                         clock pessimism              0.225    24.582    
                         clock uncertainty           -0.035    24.547    
    SLICE_X63Y60         FDCE (Recov_fdce_C_CLR)     -0.331    24.216    U3/counter3_reg[0]_C
  -------------------------------------------------------------------
                         required time                         24.216    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                 17.330    

Slack (MET) :             17.370ns  (required time - arrival time)
  Source:                 mode_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.589ns (25.861%)  route 1.689ns (74.139%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 24.354 - 20.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.418     4.619    clk_IBUF_BUFG
    SLICE_X58Y64         FDPE                                         r  mode_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDPE (Prop_fdpe_C_Q)         0.379     4.998 f  mode_reg[2]_P/Q
                         net (fo=2, routed)           0.669     5.667    mode_reg[2]_P_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.105     5.772 f  mode[2]_C_i_1/O
                         net (fo=9, routed)           0.384     6.156    mode[2]
    SLICE_X61Y62         LUT5 (Prop_lut5_I1_O)        0.105     6.261 f  mode_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.635     6.896    mode_reg[1]_LDC_i_1_n_0
    SLICE_X60Y63         FDPE                                         f  mode_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.312    24.354    clk_IBUF_BUFG
    SLICE_X60Y63         FDPE                                         r  mode_reg[1]_P/C
                         clock pessimism              0.240    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X60Y63         FDPE (Recov_fdpe_C_PRE)     -0.292    24.267    mode_reg[1]_P
  -------------------------------------------------------------------
                         required time                         24.267    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 17.370    

Slack (MET) :             17.471ns  (required time - arrival time)
  Source:                 U3/counter3_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.589ns (27.584%)  route 1.546ns (72.416%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.422     4.623    U3/CLK
    SLICE_X61Y60         FDPE                                         r  U3/counter3_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDPE (Prop_fdpe_C_Q)         0.379     5.002 r  U3/counter3_reg[0]_P/Q
                         net (fo=3, routed)           0.331     5.332    U3/counter3_reg[0]_P_n_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.105     5.437 r  U3/counter3[0]_C_i_1/O
                         net (fo=8, routed)           0.818     6.256    U3/counter3[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.105     6.361 f  U3/counter3_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     6.758    U3/counter3_reg[1]_LDC_i_2_n_0
    SLICE_X59Y60         FDCE                                         f  U3/counter3_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.314    24.356    U3/CLK
    SLICE_X59Y60         FDCE                                         r  U3/counter3_reg[1]_C/C
                         clock pessimism              0.240    24.596    
                         clock uncertainty           -0.035    24.561    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.331    24.230    U3/counter3_reg[1]_C
  -------------------------------------------------------------------
                         required time                         24.230    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                 17.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 U3/counter3_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[1]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.809%)  route 0.418ns (69.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X59Y60         FDCE                                         r  U3/counter3_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U3/counter3_reg[1]_C/Q
                         net (fo=6, routed)           0.228     1.883    U3/counter3_reg[1]_C_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.928 f  U3/counter3_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.189     2.117    U3/counter3_reg[1]_LDC_i_1_n_0
    SLICE_X60Y61         FDPE                                         f  U3/counter3_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.029    U3/CLK
    SLICE_X60Y61         FDPE                                         r  U3/counter3_reg[1]_P/C
                         clock pessimism             -0.499     1.529    
    SLICE_X60Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     1.458    U3/counter3_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U3/counter3_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[0]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.231ns (35.225%)  route 0.425ns (64.775%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X61Y60         FDPE                                         r  U3/counter3_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.654 f  U3/counter3_reg[0]_P/Q
                         net (fo=3, routed)           0.151     1.805    U3/counter3_reg[0]_P_n_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.850 f  U3/counter3[0]_C_i_1/O
                         net (fo=8, routed)           0.091     1.940    U3/counter3[0]
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.985 f  U3/counter3_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.169    U3/counter3_reg[0]_LDC_i_2_n_0
    SLICE_X63Y60         FDCE                                         f  U3/counter3_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.031    U3/CLK
    SLICE_X63Y60         FDCE                                         r  U3/counter3_reg[0]_C/C
                         clock pessimism             -0.479     1.551    
    SLICE_X63Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    U3/counter3_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 mode_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[1]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.231ns (34.947%)  route 0.430ns (65.053%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.588     1.511    clk_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  mode_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mode_reg[2]_C/Q
                         net (fo=2, routed)           0.119     1.772    mode_reg[2]_C_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  mode[2]_C_i_1/O
                         net (fo=9, routed)           0.183     2.000    mode[2]
    SLICE_X61Y62         LUT5 (Prop_lut5_I1_O)        0.045     2.045 f  mode_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.127     2.172    mode_reg[1]_LDC_i_2_n_0
    SLICE_X61Y62         FDCE                                         f  mode_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.027    clk_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  mode_reg[1]_C/C
                         clock pessimism             -0.499     1.527    
    SLICE_X61Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    mode_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 U3/counter3_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[2]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.254ns (36.988%)  route 0.433ns (63.012%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X60Y61         FDPE                                         r  U3/counter3_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDPE (Prop_fdpe_C_Q)         0.164     1.677 r  U3/counter3_reg[1]_P/Q
                         net (fo=6, routed)           0.158     1.835    U3/counter3_reg[1]_P_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  U3/counter3[1]_C_i_1/O
                         net (fo=5, routed)           0.078     1.958    U3/counter3[1]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.045     2.003 f  U3/counter3_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.197     2.200    U3/counter3_reg[2]_LDC_i_2_n_0
    SLICE_X58Y61         FDCE                                         f  U3/counter3_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.029    U3/CLK
    SLICE_X58Y61         FDCE                                         r  U3/counter3_reg[2]_C/C
                         clock pessimism             -0.499     1.529    
    SLICE_X58Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.437    U3/counter3_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 mode_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[0]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.640%)  route 0.456ns (66.360%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.588     1.511    clk_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  mode_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  mode_reg[2]_C/Q
                         net (fo=2, routed)           0.119     1.772    mode_reg[2]_C_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.817 f  mode[2]_C_i_1/O
                         net (fo=9, routed)           0.156     1.973    mode[2]
    SLICE_X59Y62         LUT5 (Prop_lut5_I1_O)        0.045     2.018 f  mode_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.180     2.198    mode_reg[0]_LDC_i_1_n_0
    SLICE_X58Y62         FDPE                                         f  mode_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.027    clk_IBUF_BUFG
    SLICE_X58Y62         FDPE                                         r  mode_reg[0]_P/C
                         clock pessimism             -0.499     1.527    
    SLICE_X58Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    mode_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 U3/counter3_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[2]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.734%)  route 0.510ns (73.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X59Y60         FDCE                                         r  U3/counter3_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U3/counter3_reg[1]_C/Q
                         net (fo=6, routed)           0.114     1.769    U3/counter3_reg[1]_C_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.814 f  U3/counter3_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.395     2.209    U3/counter3_reg[2]_LDC_i_1_n_0
    SLICE_X58Y59         FDPE                                         f  U3/counter3_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.030    U3/CLK
    SLICE_X58Y59         FDPE                                         r  U3/counter3_reg[2]_P/C
                         clock pessimism             -0.499     1.530    
    SLICE_X58Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    U3/counter3_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 U3/counter3_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[0]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.906%)  route 0.532ns (74.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X59Y60         FDCE                                         r  U3/counter3_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U3/counter3_reg[1]_C/Q
                         net (fo=6, routed)           0.145     1.800    U3/counter3_reg[1]_C_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.845 f  U3/counter3_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.387     2.231    U3/counter3_reg[0]_LDC_i_1_n_0
    SLICE_X61Y60         FDPE                                         f  U3/counter3_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.029    U3/CLK
    SLICE_X61Y60         FDPE                                         r  U3/counter3_reg[0]_P/C
                         clock pessimism             -0.499     1.529    
    SLICE_X61Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    U3/counter3_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 U3/counter3_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter3_reg[1]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.254ns (34.667%)  route 0.479ns (65.333%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.513    U3/CLK
    SLICE_X60Y61         FDPE                                         r  U3/counter3_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDPE (Prop_fdpe_C_Q)         0.164     1.677 r  U3/counter3_reg[1]_P/Q
                         net (fo=6, routed)           0.158     1.835    U3/counter3_reg[1]_P_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  U3/counter3[1]_C_i_1/O
                         net (fo=5, routed)           0.153     2.034    U3/counter3[1]
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.045     2.079 f  U3/counter3_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.167     2.246    U3/counter3_reg[1]_LDC_i_2_n_0
    SLICE_X59Y60         FDCE                                         f  U3/counter3_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.029    U3/CLK
    SLICE_X59Y60         FDCE                                         r  U3/counter3_reg[1]_C/C
                         clock pessimism             -0.499     1.529    
    SLICE_X59Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.437    U3/counter3_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 mode_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[0]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.231ns (29.319%)  route 0.557ns (70.681%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.588     1.511    clk_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  mode_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mode_reg[2]_C/Q
                         net (fo=2, routed)           0.119     1.772    mode_reg[2]_C_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  mode[2]_C_i_1/O
                         net (fo=9, routed)           0.325     2.142    mode[2]
    SLICE_X59Y62         LUT5 (Prop_lut5_I1_O)        0.045     2.187 f  mode_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.113     2.299    mode_reg[0]_LDC_i_2_n_0
    SLICE_X60Y62         FDCE                                         f  mode_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.027    clk_IBUF_BUFG
    SLICE_X60Y62         FDCE                                         r  mode_reg[0]_C/C
                         clock pessimism             -0.499     1.527    
    SLICE_X60Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    mode_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 mode_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mode_reg[2]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.231ns (29.628%)  route 0.549ns (70.371%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.588     1.511    clk_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  mode_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mode_reg[2]_C/Q
                         net (fo=2, routed)           0.119     1.772    mode_reg[2]_C_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  mode[2]_C_i_1/O
                         net (fo=9, routed)           0.250     2.067    mode[2]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.112 f  mode_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.179     2.291    mode_reg[2]_LDC_i_2_n_0
    SLICE_X59Y65         FDCE                                         f  mode_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.855     2.025    clk_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  mode_reg[2]_C/C
                         clock pessimism             -0.513     1.511    
    SLICE_X59Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    mode_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.872    





