$date
	Sun Oct 23 08:07:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#733206
b1110 &
b1110 %
1$
b1110 !
1"
#733207
0"
#733210
b111 &
b111 %
#733214
b10110 &
b10110 %
#733218
b1011 &
b1011 %
#733222
b100010 &
b100010 %
#733226
b10001 &
b10001 %
#733230
b110100 &
b110100 %
#733234
b11010 &
b11010 %
#733238
b1101 &
b1101 %
#733242
b101000 &
b101000 %
#733246
b10100 &
b10100 %
#733250
b1010 &
b1010 %
#733254
b101 &
b101 %
#733258
b10000 &
b10000 %
#733262
b1000 &
b1000 %
#733266
b100 &
b100 %
#733270
b10 &
b10 %
#733274
b1 &
b1 %
1#
#733278
b0 &
0#
b0 %
0$
#1721221
b100 !
1"
#1721222
b100 &
b100 %
1$
#1721223
0"
#1721226
b10 &
b10 %
#1721230
b1 &
1#
b1 %
#1721234
b0 &
b0 %
0#
0$
#2668035
b1101 !
1"
#2668038
b1101 &
b1101 %
1$
#2668039
0"
#2668042
b101000 &
b101000 %
#2668046
b10100 &
b10100 %
#2668050
b1010 &
b1010 %
#2668054
b101 &
b101 %
#2668058
b10000 &
b10000 %
#2668062
b1000 &
b1000 %
#2668066
b100 &
b100 %
#2668070
b10 &
b10 %
#2668074
b1 &
b1 %
1#
#2668078
b0 &
0#
b0 %
0$
#4500012
