

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_66_4'
================================================================
* Date:           Tue Jan 27 15:47:15 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_4  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    258|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_24_1_1_U1  |sparsemux_33_4_24_1_1  |        0|   0|  0|  65|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |Total                     |                       |        0|   0|  0|  65|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_378_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln68_1_fu_519_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln68_fu_513_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln68_fu_547_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_fu_372_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln68_1_fu_567_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln68_fu_559_p3    |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln68_1_fu_553_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln68_fu_541_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 148|          69|         111|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    7|         14|
    |empty_fu_130             |   9|          2|   24|         48|
    |j_fu_134                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_130             |  24|   0|   24|          0|
    |j_fu_134                 |   7|   0|    7|          0|
    |trunc_ln66_reg_602       |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_66_4|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_66_4|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_66_4|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_66_4|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_66_4|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_66_4|  return value|
|i              |   in|    8|     ap_none|                                    i|        scalar|
|A_0_address0   |  out|   10|   ap_memory|                                  A_0|         array|
|A_0_ce0        |  out|    1|   ap_memory|                                  A_0|         array|
|A_0_q0         |   in|   24|   ap_memory|                                  A_0|         array|
|A_1_address0   |  out|   10|   ap_memory|                                  A_1|         array|
|A_1_ce0        |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_q0         |   in|   24|   ap_memory|                                  A_1|         array|
|A_2_address0   |  out|   10|   ap_memory|                                  A_2|         array|
|A_2_ce0        |  out|    1|   ap_memory|                                  A_2|         array|
|A_2_q0         |   in|   24|   ap_memory|                                  A_2|         array|
|A_3_address0   |  out|   10|   ap_memory|                                  A_3|         array|
|A_3_ce0        |  out|    1|   ap_memory|                                  A_3|         array|
|A_3_q0         |   in|   24|   ap_memory|                                  A_3|         array|
|A_4_address0   |  out|   10|   ap_memory|                                  A_4|         array|
|A_4_ce0        |  out|    1|   ap_memory|                                  A_4|         array|
|A_4_q0         |   in|   24|   ap_memory|                                  A_4|         array|
|A_5_address0   |  out|   10|   ap_memory|                                  A_5|         array|
|A_5_ce0        |  out|    1|   ap_memory|                                  A_5|         array|
|A_5_q0         |   in|   24|   ap_memory|                                  A_5|         array|
|A_6_address0   |  out|   10|   ap_memory|                                  A_6|         array|
|A_6_ce0        |  out|    1|   ap_memory|                                  A_6|         array|
|A_6_q0         |   in|   24|   ap_memory|                                  A_6|         array|
|A_7_address0   |  out|   10|   ap_memory|                                  A_7|         array|
|A_7_ce0        |  out|    1|   ap_memory|                                  A_7|         array|
|A_7_q0         |   in|   24|   ap_memory|                                  A_7|         array|
|A_8_address0   |  out|   10|   ap_memory|                                  A_8|         array|
|A_8_ce0        |  out|    1|   ap_memory|                                  A_8|         array|
|A_8_q0         |   in|   24|   ap_memory|                                  A_8|         array|
|A_9_address0   |  out|   10|   ap_memory|                                  A_9|         array|
|A_9_ce0        |  out|    1|   ap_memory|                                  A_9|         array|
|A_9_q0         |   in|   24|   ap_memory|                                  A_9|         array|
|A_10_address0  |  out|   10|   ap_memory|                                 A_10|         array|
|A_10_ce0       |  out|    1|   ap_memory|                                 A_10|         array|
|A_10_q0        |   in|   24|   ap_memory|                                 A_10|         array|
|A_11_address0  |  out|   10|   ap_memory|                                 A_11|         array|
|A_11_ce0       |  out|    1|   ap_memory|                                 A_11|         array|
|A_11_q0        |   in|   24|   ap_memory|                                 A_11|         array|
|A_12_address0  |  out|   10|   ap_memory|                                 A_12|         array|
|A_12_ce0       |  out|    1|   ap_memory|                                 A_12|         array|
|A_12_q0        |   in|   24|   ap_memory|                                 A_12|         array|
|A_13_address0  |  out|   10|   ap_memory|                                 A_13|         array|
|A_13_ce0       |  out|    1|   ap_memory|                                 A_13|         array|
|A_13_q0        |   in|   24|   ap_memory|                                 A_13|         array|
|A_14_address0  |  out|   10|   ap_memory|                                 A_14|         array|
|A_14_ce0       |  out|    1|   ap_memory|                                 A_14|         array|
|A_14_q0        |   in|   24|   ap_memory|                                 A_14|         array|
|A_15_address0  |  out|   10|   ap_memory|                                 A_15|         array|
|A_15_ce0       |  out|    1|   ap_memory|                                 A_15|         array|
|A_15_q0        |   in|   24|   ap_memory|                                 A_15|         array|
|p_out          |  out|   24|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                                p_out|       pointer|
+---------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:66]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_4, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_5, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_6, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_7, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_8, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_9, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_10, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_11, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_12, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_13, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_14, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_15, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 23 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln66 = store i7 0, i7 %j" [top.cpp:66]   --->   Operation 24 'store' 'store_ln66' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body17"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [top.cpp:66]   --->   Operation 27 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.89ns)   --->   "%icmp_ln66 = icmp_eq  i7 %j_1, i7 64" [top.cpp:66]   --->   Operation 28 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.89ns)   --->   "%add_ln66 = add i7 %j_1, i7 1" [top.cpp:66]   --->   Operation 29 'add' 'add_ln66' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.body17.split, void %for.end24.exitStub" [top.cpp:66]   --->   Operation 30 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i7 %j_1" [top.cpp:66]   --->   Operation 31 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j_1, i32 4, i32 5" [top.cpp:66]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_read, i2 %lshr_ln" [top.cpp:68]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i10 %tmp_s" [top.cpp:68]   --->   Operation 34 'zext' 'zext_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 35 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 36 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 37 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 38 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 39 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 40 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 41 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 42 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 43 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 44 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 45 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 46 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 47 'getelementptr' 'A_12_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 48 'getelementptr' 'A_13_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 49 'getelementptr' 'A_14_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 50 'getelementptr' 'A_15_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.35ns)   --->   "%A_0_load = load i10 %A_0_addr" [top.cpp:68]   --->   Operation 51 'load' 'A_0_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 52 [2/2] (1.35ns)   --->   "%A_1_load = load i10 %A_1_addr" [top.cpp:68]   --->   Operation 52 'load' 'A_1_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 53 [2/2] (1.35ns)   --->   "%A_2_load = load i10 %A_2_addr" [top.cpp:68]   --->   Operation 53 'load' 'A_2_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 54 [2/2] (1.35ns)   --->   "%A_3_load = load i10 %A_3_addr" [top.cpp:68]   --->   Operation 54 'load' 'A_3_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 55 [2/2] (1.35ns)   --->   "%A_4_load = load i10 %A_4_addr" [top.cpp:68]   --->   Operation 55 'load' 'A_4_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%A_5_load = load i10 %A_5_addr" [top.cpp:68]   --->   Operation 56 'load' 'A_5_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 57 [2/2] (1.35ns)   --->   "%A_6_load = load i10 %A_6_addr" [top.cpp:68]   --->   Operation 57 'load' 'A_6_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 58 [2/2] (1.35ns)   --->   "%A_7_load = load i10 %A_7_addr" [top.cpp:68]   --->   Operation 58 'load' 'A_7_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 59 [2/2] (1.35ns)   --->   "%A_8_load = load i10 %A_8_addr" [top.cpp:68]   --->   Operation 59 'load' 'A_8_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 60 [2/2] (1.35ns)   --->   "%A_9_load = load i10 %A_9_addr" [top.cpp:68]   --->   Operation 60 'load' 'A_9_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 61 [2/2] (1.35ns)   --->   "%A_10_load = load i10 %A_10_addr" [top.cpp:68]   --->   Operation 61 'load' 'A_10_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 62 [2/2] (1.35ns)   --->   "%A_11_load = load i10 %A_11_addr" [top.cpp:68]   --->   Operation 62 'load' 'A_11_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 63 [2/2] (1.35ns)   --->   "%A_12_load = load i10 %A_12_addr" [top.cpp:68]   --->   Operation 63 'load' 'A_12_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 64 [2/2] (1.35ns)   --->   "%A_13_load = load i10 %A_13_addr" [top.cpp:68]   --->   Operation 64 'load' 'A_13_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 65 [2/2] (1.35ns)   --->   "%A_14_load = load i10 %A_14_addr" [top.cpp:68]   --->   Operation 65 'load' 'A_14_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%A_15_load = load i10 %A_15_addr" [top.cpp:68]   --->   Operation 66 'load' 'A_15_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln66 = store i7 %add_ln66, i7 %j" [top.cpp:66]   --->   Operation 67 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_load3 = load i24 %empty"   --->   Operation 102 'load' 'p_load3' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load3"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:68]   --->   Operation 68 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [top.cpp:67]   --->   Operation 69 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:66]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:66]   --->   Operation 71 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i24 %p_load" [top.cpp:68]   --->   Operation 72 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_0_load = load i10 %A_0_addr" [top.cpp:68]   --->   Operation 73 'load' 'A_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 74 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i10 %A_1_addr" [top.cpp:68]   --->   Operation 74 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 75 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i10 %A_2_addr" [top.cpp:68]   --->   Operation 75 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 76 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i10 %A_3_addr" [top.cpp:68]   --->   Operation 76 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 77 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_4_load = load i10 %A_4_addr" [top.cpp:68]   --->   Operation 77 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 78 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_5_load = load i10 %A_5_addr" [top.cpp:68]   --->   Operation 78 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 79 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_6_load = load i10 %A_6_addr" [top.cpp:68]   --->   Operation 79 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 80 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_7_load = load i10 %A_7_addr" [top.cpp:68]   --->   Operation 80 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 81 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_8_load = load i10 %A_8_addr" [top.cpp:68]   --->   Operation 81 'load' 'A_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 82 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_9_load = load i10 %A_9_addr" [top.cpp:68]   --->   Operation 82 'load' 'A_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 83 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_10_load = load i10 %A_10_addr" [top.cpp:68]   --->   Operation 83 'load' 'A_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 84 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_11_load = load i10 %A_11_addr" [top.cpp:68]   --->   Operation 84 'load' 'A_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 85 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_12_load = load i10 %A_12_addr" [top.cpp:68]   --->   Operation 85 'load' 'A_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 86 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_13_load = load i10 %A_13_addr" [top.cpp:68]   --->   Operation 86 'load' 'A_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 87 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_14_load = load i10 %A_14_addr" [top.cpp:68]   --->   Operation 87 'load' 'A_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 88 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_15_load = load i10 %A_15_addr" [top.cpp:68]   --->   Operation 88 'load' 'A_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 89 [1/1] (0.57ns)   --->   "%tmp_65 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %A_0_load, i4 1, i24 %A_1_load, i4 2, i24 %A_2_load, i4 3, i24 %A_3_load, i4 4, i24 %A_4_load, i4 5, i24 %A_5_load, i4 6, i24 %A_6_load, i4 7, i24 %A_7_load, i4 8, i24 %A_8_load, i4 9, i24 %A_9_load, i4 10, i24 %A_10_load, i4 11, i24 %A_11_load, i4 12, i24 %A_12_load, i4 13, i24 %A_13_load, i4 14, i24 %A_14_load, i4 15, i24 %A_15_load, i24 0, i4 %trunc_ln66" [top.cpp:68]   --->   Operation 89 'sparsemux' 'tmp_65' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i24 %tmp_65" [top.cpp:68]   --->   Operation 90 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.10ns)   --->   "%add_ln68 = add i24 %tmp_65, i24 %p_load" [top.cpp:68]   --->   Operation 91 'add' 'add_ln68' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln68_1 = add i25 %sext_ln68_1, i25 %sext_ln68" [top.cpp:68]   --->   Operation 92 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_1, i32 24" [top.cpp:68]   --->   Operation 93 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68, i32 23" [top.cpp:68]   --->   Operation 94 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_1)   --->   "%xor_ln68 = xor i1 %tmp, i1 1" [top.cpp:68]   --->   Operation 95 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_1)   --->   "%and_ln68 = and i1 %tmp_150, i1 %xor_ln68" [top.cpp:68]   --->   Operation 96 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_1)   --->   "%xor_ln68_1 = xor i1 %tmp, i1 %tmp_150" [top.cpp:68]   --->   Operation 97 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_1)   --->   "%select_ln68 = select i1 %and_ln68, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 98 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_1 = select i1 %xor_ln68_1, i24 %select_ln68, i24 %add_ln68" [top.cpp:68]   --->   Operation 99 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln68 = store i24 %select_ln68_1, i24 %empty" [top.cpp:68]   --->   Operation 100 'store' 'store_ln68' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body17" [top.cpp:66]   --->   Operation 101 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 011]
j                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
i_read                 (read             ) [ 000]
store_ln66             (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
j_1                    (load             ) [ 000]
icmp_ln66              (icmp             ) [ 010]
add_ln66               (add              ) [ 000]
br_ln66                (br               ) [ 000]
trunc_ln66             (trunc            ) [ 011]
lshr_ln                (partselect       ) [ 000]
tmp_s                  (bitconcatenate   ) [ 000]
zext_ln68              (zext             ) [ 000]
A_0_addr               (getelementptr    ) [ 011]
A_1_addr               (getelementptr    ) [ 011]
A_2_addr               (getelementptr    ) [ 011]
A_3_addr               (getelementptr    ) [ 011]
A_4_addr               (getelementptr    ) [ 011]
A_5_addr               (getelementptr    ) [ 011]
A_6_addr               (getelementptr    ) [ 011]
A_7_addr               (getelementptr    ) [ 011]
A_8_addr               (getelementptr    ) [ 011]
A_9_addr               (getelementptr    ) [ 011]
A_10_addr              (getelementptr    ) [ 011]
A_11_addr              (getelementptr    ) [ 011]
A_12_addr              (getelementptr    ) [ 011]
A_13_addr              (getelementptr    ) [ 011]
A_14_addr              (getelementptr    ) [ 011]
A_15_addr              (getelementptr    ) [ 011]
store_ln66             (store            ) [ 000]
p_load                 (load             ) [ 000]
specpipeline_ln67      (specpipeline     ) [ 000]
speclooptripcount_ln66 (speclooptripcount) [ 000]
specloopname_ln66      (specloopname     ) [ 000]
sext_ln68              (sext             ) [ 000]
A_0_load               (load             ) [ 000]
A_1_load               (load             ) [ 000]
A_2_load               (load             ) [ 000]
A_3_load               (load             ) [ 000]
A_4_load               (load             ) [ 000]
A_5_load               (load             ) [ 000]
A_6_load               (load             ) [ 000]
A_7_load               (load             ) [ 000]
A_8_load               (load             ) [ 000]
A_9_load               (load             ) [ 000]
A_10_load              (load             ) [ 000]
A_11_load              (load             ) [ 000]
A_12_load              (load             ) [ 000]
A_13_load              (load             ) [ 000]
A_14_load              (load             ) [ 000]
A_15_load              (load             ) [ 000]
tmp_65                 (sparsemux        ) [ 000]
sext_ln68_1            (sext             ) [ 000]
add_ln68               (add              ) [ 000]
add_ln68_1             (add              ) [ 000]
tmp                    (bitselect        ) [ 000]
tmp_150                (bitselect        ) [ 000]
xor_ln68               (xor              ) [ 000]
and_ln68               (and              ) [ 000]
xor_ln68_1             (xor              ) [ 000]
select_ln68            (select           ) [ 000]
select_ln68_1          (select           ) [ 000]
store_ln68             (store            ) [ 000]
br_ln66                (br               ) [ 000]
p_load3                (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="A_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i24.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="empty_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="0" index="2" bw="24" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="A_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="24" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="A_1_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="A_2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="A_3_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="A_4_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="24" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="A_5_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="A_6_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="A_7_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="A_8_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="24" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_8_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="A_9_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_9_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="A_10_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="24" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="10" slack="0"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_10_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="A_11_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_11_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="A_12_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_12_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="A_13_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_13_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="A_14_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_14_addr/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="A_15_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_15_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_4_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_5_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_6_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_7_load/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_8_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_9_load/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_10_load/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_11_load/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_12_load/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_13_load/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_14_load/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_15_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln66_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln0_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="24" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="j_1_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln66_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln66_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln66_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="lshr_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="0" index="3" bw="4" slack="0"/>
<pin id="393" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="2" slack="0"/>
<pin id="402" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln68_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln66_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="7" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="1"/>
<pin id="433" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln68_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="24" slack="0"/>
<pin id="436" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_65_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="0" index="2" bw="24" slack="0"/>
<pin id="442" dir="0" index="3" bw="4" slack="0"/>
<pin id="443" dir="0" index="4" bw="24" slack="0"/>
<pin id="444" dir="0" index="5" bw="4" slack="0"/>
<pin id="445" dir="0" index="6" bw="24" slack="0"/>
<pin id="446" dir="0" index="7" bw="4" slack="0"/>
<pin id="447" dir="0" index="8" bw="24" slack="0"/>
<pin id="448" dir="0" index="9" bw="4" slack="0"/>
<pin id="449" dir="0" index="10" bw="24" slack="0"/>
<pin id="450" dir="0" index="11" bw="4" slack="0"/>
<pin id="451" dir="0" index="12" bw="24" slack="0"/>
<pin id="452" dir="0" index="13" bw="4" slack="0"/>
<pin id="453" dir="0" index="14" bw="24" slack="0"/>
<pin id="454" dir="0" index="15" bw="4" slack="0"/>
<pin id="455" dir="0" index="16" bw="24" slack="0"/>
<pin id="456" dir="0" index="17" bw="4" slack="0"/>
<pin id="457" dir="0" index="18" bw="24" slack="0"/>
<pin id="458" dir="0" index="19" bw="4" slack="0"/>
<pin id="459" dir="0" index="20" bw="24" slack="0"/>
<pin id="460" dir="0" index="21" bw="4" slack="0"/>
<pin id="461" dir="0" index="22" bw="24" slack="0"/>
<pin id="462" dir="0" index="23" bw="4" slack="0"/>
<pin id="463" dir="0" index="24" bw="24" slack="0"/>
<pin id="464" dir="0" index="25" bw="4" slack="0"/>
<pin id="465" dir="0" index="26" bw="24" slack="0"/>
<pin id="466" dir="0" index="27" bw="4" slack="0"/>
<pin id="467" dir="0" index="28" bw="24" slack="0"/>
<pin id="468" dir="0" index="29" bw="4" slack="0"/>
<pin id="469" dir="0" index="30" bw="24" slack="0"/>
<pin id="470" dir="0" index="31" bw="4" slack="0"/>
<pin id="471" dir="0" index="32" bw="24" slack="0"/>
<pin id="472" dir="0" index="33" bw="24" slack="0"/>
<pin id="473" dir="0" index="34" bw="4" slack="1"/>
<pin id="474" dir="1" index="35" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln68_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="24" slack="0"/>
<pin id="511" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln68_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="24" slack="0"/>
<pin id="515" dir="0" index="1" bw="24" slack="0"/>
<pin id="516" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln68_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="24" slack="0"/>
<pin id="521" dir="0" index="1" bw="24" slack="0"/>
<pin id="522" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="25" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_150_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="24" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_150/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln68_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln68_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln68_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln68_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="24" slack="0"/>
<pin id="562" dir="0" index="2" bw="24" slack="0"/>
<pin id="563" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln68_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="24" slack="0"/>
<pin id="570" dir="0" index="2" bw="24" slack="0"/>
<pin id="571" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln68_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="24" slack="0"/>
<pin id="577" dir="0" index="1" bw="24" slack="1"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_load3_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="24" slack="0"/>
<pin id="582" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load3/1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="empty_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="24" slack="0"/>
<pin id="586" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="592" class="1005" name="j_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="602" class="1005" name="trunc_ln66_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="1"/>
<pin id="604" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="607" class="1005" name="A_0_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="1"/>
<pin id="609" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="A_1_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="1"/>
<pin id="614" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="A_2_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="1"/>
<pin id="619" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="A_3_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="1"/>
<pin id="624" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="A_4_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="1"/>
<pin id="629" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_4_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="A_5_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="1"/>
<pin id="634" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_5_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="A_6_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="1"/>
<pin id="639" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_6_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="A_7_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="1"/>
<pin id="644" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_7_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="A_8_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="1"/>
<pin id="649" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_8_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="A_9_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="1"/>
<pin id="654" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_9_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="A_10_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="1"/>
<pin id="659" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_10_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="A_11_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_11_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="A_12_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="1"/>
<pin id="669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_12_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="A_13_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="1"/>
<pin id="674" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_13_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="A_14_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="10" slack="1"/>
<pin id="679" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_14_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="A_15_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="1"/>
<pin id="684" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_15_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="128" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="66" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="151" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="158" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="165" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="172" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="179" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="186" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="193" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="200" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="207" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="214" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="221" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="228" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="235" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="242" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="249" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="256" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="54" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="369" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="369" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="369" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="138" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="388" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="413"><net_src comp="406" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="418"><net_src comp="406" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="420"><net_src comp="406" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="421"><net_src comp="406" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="422"><net_src comp="406" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="423"><net_src comp="406" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="424"><net_src comp="406" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="425"><net_src comp="406" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="430"><net_src comp="378" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="475"><net_src comp="78" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="476"><net_src comp="80" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="477"><net_src comp="263" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="478"><net_src comp="82" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="479"><net_src comp="269" pin="3"/><net_sink comp="438" pin=4"/></net>

<net id="480"><net_src comp="84" pin="0"/><net_sink comp="438" pin=5"/></net>

<net id="481"><net_src comp="275" pin="3"/><net_sink comp="438" pin=6"/></net>

<net id="482"><net_src comp="86" pin="0"/><net_sink comp="438" pin=7"/></net>

<net id="483"><net_src comp="281" pin="3"/><net_sink comp="438" pin=8"/></net>

<net id="484"><net_src comp="88" pin="0"/><net_sink comp="438" pin=9"/></net>

<net id="485"><net_src comp="287" pin="3"/><net_sink comp="438" pin=10"/></net>

<net id="486"><net_src comp="90" pin="0"/><net_sink comp="438" pin=11"/></net>

<net id="487"><net_src comp="293" pin="3"/><net_sink comp="438" pin=12"/></net>

<net id="488"><net_src comp="92" pin="0"/><net_sink comp="438" pin=13"/></net>

<net id="489"><net_src comp="299" pin="3"/><net_sink comp="438" pin=14"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="438" pin=15"/></net>

<net id="491"><net_src comp="305" pin="3"/><net_sink comp="438" pin=16"/></net>

<net id="492"><net_src comp="96" pin="0"/><net_sink comp="438" pin=17"/></net>

<net id="493"><net_src comp="311" pin="3"/><net_sink comp="438" pin=18"/></net>

<net id="494"><net_src comp="98" pin="0"/><net_sink comp="438" pin=19"/></net>

<net id="495"><net_src comp="317" pin="3"/><net_sink comp="438" pin=20"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="438" pin=21"/></net>

<net id="497"><net_src comp="323" pin="3"/><net_sink comp="438" pin=22"/></net>

<net id="498"><net_src comp="102" pin="0"/><net_sink comp="438" pin=23"/></net>

<net id="499"><net_src comp="329" pin="3"/><net_sink comp="438" pin=24"/></net>

<net id="500"><net_src comp="104" pin="0"/><net_sink comp="438" pin=25"/></net>

<net id="501"><net_src comp="335" pin="3"/><net_sink comp="438" pin=26"/></net>

<net id="502"><net_src comp="106" pin="0"/><net_sink comp="438" pin=27"/></net>

<net id="503"><net_src comp="341" pin="3"/><net_sink comp="438" pin=28"/></net>

<net id="504"><net_src comp="108" pin="0"/><net_sink comp="438" pin=29"/></net>

<net id="505"><net_src comp="347" pin="3"/><net_sink comp="438" pin=30"/></net>

<net id="506"><net_src comp="110" pin="0"/><net_sink comp="438" pin=31"/></net>

<net id="507"><net_src comp="353" pin="3"/><net_sink comp="438" pin=32"/></net>

<net id="508"><net_src comp="112" pin="0"/><net_sink comp="438" pin=33"/></net>

<net id="512"><net_src comp="438" pin="35"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="438" pin="35"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="431" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="509" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="434" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="114" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="116" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="538"><net_src comp="118" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="513" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="120" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="525" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="122" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="533" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="525" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="533" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="547" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="124" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="126" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="553" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="559" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="513" pin="2"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="587"><net_src comp="130" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="595"><net_src comp="134" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="605"><net_src comp="384" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="438" pin=34"/></net>

<net id="610"><net_src comp="151" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="615"><net_src comp="158" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="620"><net_src comp="165" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="625"><net_src comp="172" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="630"><net_src comp="179" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="635"><net_src comp="186" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="640"><net_src comp="193" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="645"><net_src comp="200" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="650"><net_src comp="207" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="655"><net_src comp="214" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="660"><net_src comp="221" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="665"><net_src comp="228" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="670"><net_src comp="235" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="675"><net_src comp="242" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="680"><net_src comp="249" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="685"><net_src comp="256" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="353" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
	Port: A_3 | {}
	Port: A_4 | {}
	Port: A_5 | {}
	Port: A_6 | {}
	Port: A_7 | {}
	Port: A_8 | {}
	Port: A_9 | {}
	Port: A_10 | {}
	Port: A_11 | {}
	Port: A_12 | {}
	Port: A_13 | {}
	Port: A_14 | {}
	Port: A_15 | {}
	Port: p_out | {1 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : i | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_0 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_8 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_9 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_10 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_11 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_12 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_13 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_14 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_66_4 : A_15 | {1 2 }
  - Chain level:
	State 1
		store_ln66 : 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln66 : 2
		add_ln66 : 2
		br_ln66 : 3
		trunc_ln66 : 2
		lshr_ln : 2
		tmp_s : 3
		zext_ln68 : 4
		A_0_addr : 5
		A_1_addr : 5
		A_2_addr : 5
		A_3_addr : 5
		A_4_addr : 5
		A_5_addr : 5
		A_6_addr : 5
		A_7_addr : 5
		A_8_addr : 5
		A_9_addr : 5
		A_10_addr : 5
		A_11_addr : 5
		A_12_addr : 5
		A_13_addr : 5
		A_14_addr : 5
		A_15_addr : 5
		A_0_load : 6
		A_1_load : 6
		A_2_load : 6
		A_3_load : 6
		A_4_load : 6
		A_5_load : 6
		A_6_load : 6
		A_7_load : 6
		A_8_load : 6
		A_9_load : 6
		A_10_load : 6
		A_11_load : 6
		A_12_load : 6
		A_13_load : 6
		A_14_load : 6
		A_15_load : 6
		store_ln66 : 3
		p_load3 : 1
		write_ln0 : 2
	State 2
		sext_ln68 : 1
		tmp_65 : 1
		sext_ln68_1 : 2
		add_ln68 : 2
		add_ln68_1 : 3
		tmp : 4
		tmp_150 : 3
		xor_ln68 : 5
		and_ln68 : 5
		xor_ln68_1 : 5
		select_ln68 : 5
		select_ln68_1 : 6
		store_ln68 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln66_fu_378    |    0    |    14   |
|    add   |     add_ln68_fu_513    |    0    |    31   |
|          |    add_ln68_1_fu_519   |    0    |    31   |
|----------|------------------------|---------|---------|
| sparsemux|      tmp_65_fu_438     |    0    |    65   |
|----------|------------------------|---------|---------|
|  select  |   select_ln68_fu_559   |    0    |    24   |
|          |  select_ln68_1_fu_567  |    0    |    24   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln66_fu_372    |    0    |    14   |
|----------|------------------------|---------|---------|
|    xor   |     xor_ln68_fu_541    |    0    |    2    |
|          |    xor_ln68_1_fu_553   |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |     and_ln68_fu_547    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |   i_read_read_fu_138   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln0_write_fu_144 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln66_fu_384   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln_fu_388     |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_398      |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln68_fu_406    |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln68_fu_434    |    0    |    0    |
|          |   sext_ln68_1_fu_509   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_525       |    0    |    0    |
|          |     tmp_150_fu_533     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   209   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_0_addr_reg_607 |   10   |
| A_10_addr_reg_657|   10   |
| A_11_addr_reg_662|   10   |
| A_12_addr_reg_667|   10   |
| A_13_addr_reg_672|   10   |
| A_14_addr_reg_677|   10   |
| A_15_addr_reg_682|   10   |
| A_1_addr_reg_612 |   10   |
| A_2_addr_reg_617 |   10   |
| A_3_addr_reg_622 |   10   |
| A_4_addr_reg_627 |   10   |
| A_5_addr_reg_632 |   10   |
| A_6_addr_reg_637 |   10   |
| A_7_addr_reg_642 |   10   |
| A_8_addr_reg_647 |   10   |
| A_9_addr_reg_652 |   10   |
|   empty_reg_584  |   24   |
|     j_reg_592    |    7   |
|trunc_ln66_reg_602|    4   |
+------------------+--------+
|       Total      |   195  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_263 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_269 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_275 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_281 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_287 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_293 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_299 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_305 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_311 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_317 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_323 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_329 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_335 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_341 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_347 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_353 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   320  ||  7.824  ||    0    ||   144   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   209  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    0   |   144  |
|  Register |    -   |   195  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   195  |   353  |
+-----------+--------+--------+--------+
