#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 18 09:15:41 2018
# Process ID: 16312
# Current directory: C:/Users/mloui/Documents/ROIC/roic_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9064 C:\Users\mloui\Documents\ROIC\roic_test\roic_test.xpr
# Log file: C:/Users/mloui/Documents/ROIC/roic_test/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/roic_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/roic_test/roic_test.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd}
set_property  ip_repo_paths  C:/Users/mloui/Documents/ROIC/ip_repo [current_project]
update_ip_catalog
ipx::edit_ip_in_project -upgrade true -name pwmcore_v1_0_project -directory C:/Users/mloui/Documents/ROIC/roic_test/roic_test.tmp/pwmcore_v1_0_project c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0/src C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_core.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mloui/Documents/ROIC/ip_repo
create_bd_cell -type ip -vlnv nasa.gov:user:pwmcore:1.0 pwmcore_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins pwmcore_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins pwmcore_0/pwm_out]
endgroup
regenerate_bd_layout
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
