// Seed: 2849840522
`define pp_11 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_8;
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    output id_2
    , id_11,
    input logic id_3,
    output logic id_4,
    output id_5,
    output logic id_6,
    output id_7,
    input id_8,
    input id_9,
    input id_10
);
  logic id_12;
  assign id_12 = 1;
  logic id_13;
  logic id_14, id_15;
  logic id_16;
  logic id_17 = id_15;
  if (1'd0) logic id_18;
endmodule
`define pp_12 0
`define pp_13 0
`timescale 1ps / 1ps
