{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606784586468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606784586475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 20:03:06 2020 " "Processing started: Mon Nov 30 20:03:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606784586475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784586475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784586475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606784587088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606784587088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-behavior " "Found design unit 1: CPU-behavior" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602815 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606784602865 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 3 8 CPU.vhd(135) " "VHDL Incomplete Partial Association warning at CPU.vhd(135): port or argument \"output\" has 3/8 unassociated elements" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 135 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1606784602867 "|CPU"}
{ "Warning" "WSGN_SEARCH_FILE" "memory_8_by_32.vhd 2 1 " "Using design file memory_8_by_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32-behavior " "Found design unit 1: memory_8_by_32-behavior" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/memory_8_by_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602882 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32 " "Found entity 1: memory_8_by_32" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/memory_8_by_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606784602882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_8_by_32 memory_8_by_32:memory " "Elaborating entity \"memory_8_by_32\" for hierarchy \"memory_8_by_32:memory\"" {  } { { "CPU.vhd" "memory" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784602883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602895 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606784602895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:accumulator " "Elaborating entity \"reg\" for hierarchy \"reg:accumulator\"" {  } { { "CPU.vhd" "accumulator" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784602895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602908 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606784602908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ArithmeticLogicUnit " "Elaborating entity \"alu\" for hierarchy \"alu:ArithmeticLogicUnit\"" {  } { { "CPU.vhd" "ArithmeticLogicUnit" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784602909 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhd(19) " "VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhd(19) " "Inferred latch for \"output\[0\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhd(19) " "Inferred latch for \"output\[1\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhd(19) " "Inferred latch for \"output\[2\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhd(19) " "Inferred latch for \"output\[3\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhd(19) " "Inferred latch for \"output\[4\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhd(19) " "Inferred latch for \"output\[5\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhd(19) " "Inferred latch for \"output\[6\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhd(19) " "Inferred latch for \"output\[7\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602910 "|CPU|alu:ArithmeticLogicUnit"}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.vhd 2 1 " "Using design file programcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "programcounter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/programcounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602922 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/programcounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606784602922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784602922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twotoonemux.vhd 2 1 " "Using design file twotoonemux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOneMux-behavior " "Found design unit 1: TwoToOneMux-behavior" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602935 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606784602935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux TwoToOneMux:MARmux " "Elaborating entity \"TwoToOneMux\" for hierarchy \"TwoToOneMux:MARmux\"" {  } { { "CPU.vhd" "MARmux" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784602935 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output twotoonemux.vhd(19) " "VHDL Process Statement warning at twotoonemux.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] twotoonemux.vhd(19) " "Inferred latch for \"output\[0\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] twotoonemux.vhd(19) " "Inferred latch for \"output\[1\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] twotoonemux.vhd(19) " "Inferred latch for \"output\[2\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] twotoonemux.vhd(19) " "Inferred latch for \"output\[3\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] twotoonemux.vhd(19) " "Inferred latch for \"output\[4\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] twotoonemux.vhd(19) " "Inferred latch for \"output\[5\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] twotoonemux.vhd(19) " "Inferred latch for \"output\[6\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] twotoonemux.vhd(19) " "Inferred latch for \"output\[7\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784602937 "|CPU|TwoToOneMux:MARmux"}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.vhd 2 1 " "Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COntrolUnit-behavior " "Found design unit 1: COntrolUnit-behavior" {  } { { "controlunit.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/controlunit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602954 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlunit.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/controlunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784602954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606784602954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "CPU.vhd" "CU" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784602955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[0\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[1\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[2\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[3\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[4\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[5\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[6\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[7\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[0\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[1\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[2\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[3\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[4\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[5\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[6\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:ArithmeticLogicUnit\|output\[7\] " "LATCH primitive \"alu:ArithmeticLogicUnit\|output\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606784603352 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memory_8_by_32:memory\|Z " "RAM logic \"memory_8_by_32:memory\|Z\" is uninferred because MIF is not supported for the selected family" {  } { { "memory_8_by_32.vhd" "Z" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/memory_8_by_32.vhd" 21 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1606784603381 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606784603381 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[5\] GND " "Pin \"marOut\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606784603909 "|CPU|marOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[6\] GND " "Pin \"marOut\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606784603909 "|CPU|marOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[7\] GND " "Pin \"marOut\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606784603909 "|CPU|marOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606784603909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606784604039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606784605469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606784605836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784605836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606784606025 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606784606025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "538 " "Implemented 538 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606784606025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606784606025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606784606100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 20:03:26 2020 " "Processing ended: Mon Nov 30 20:03:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606784606100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606784606100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606784606100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784606100 ""}
