
**** 07/04/05 16:19:49 ********* PSpice 9.1 (Mar 1999) ******** ID# 0 ********

 ** circuit file for profile: odd_sim 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT PROFILES

*Libraries: 
* Local Libraries :
* From [PSPICE NETLIST] section of pspice91.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 500us 0 
.PROBE 
.INC "oddparitychecker-SCHEMATIC1.net" 


**** INCLUDING oddparitychecker-SCHEMATIC1.net ****
* source ODDPARITYCHECKER
X_PC_01_U2A         N00020 N00023 PC_01_N00335 $G_DPWR $G_DGND 74HC7266 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_PC_01_U1A         N00020 N00023 PC_01_N00050 $G_DPWR $G_DGND 74HC386 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_PC_01_U1B         PC_01_N00050 N00027 PC_01_N00073 $G_DPWR $G_DGND 74HC386
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_PC_01_U1C         PC_01_N00073 N00193 N00215 $G_DPWR $G_DGND 74HC386 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_PC_01_U2B         PC_01_N00335 N00027 PC_01_N00375 $G_DPWR $G_DGND 74HC7266
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_PC_01_U2C         PC_01_N00375 N00193 N00220 $G_DPWR $G_DGND 74HC7266 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM1         STIM(1,1)
+ $G_DPWR $G_DGND
+ N00020 
+ IO_STM
+ IO_LEVEL=0
+  0s 0  
+ 10us 1  
+ 15us 0  
+ 40us 1 
+ 70us 0  
U_DSTM2         STIM(1,1)
+ $G_DPWR $G_DGND
+ N00023 
+ IO_STM
+ IO_LEVEL=0
+  0s 1  
+ 30us 0  
+ 45us 1  
+ 80us 0 
+ 100us 1  
U_DSTM3         STIM(1,1)
+ $G_DPWR $G_DGND
+ N00027 
+ IO_STM
+ IO_LEVEL=0
+  0s 0  
+ 50us 1  
+ 80us 0  
U_DSTM4         STIM(1,1)
+ $G_DPWR $G_DGND
+ N00193 
+ IO_STM
+ IO_LEVEL=0
+  0s 0  
+ 200us 1  

**** RESUMING oddparitychecker-SCHEMATIC1-odd_sim.sim.cir ****
.INC "oddparitychecker-SCHEMATIC1.als"



**** INCLUDING oddparitychecker-SCHEMATIC1.als ****
.ALIASES
_   PC_01(D0=N00020 D1=N00023 D2=N00027 D3=N00193 ODD=N00215 EVEN=N00220 )
X_PC_01_U2A          PC_01.U2A(A=N00020 B=N00023 Y=PC_01_N00335 VCC=$G_DPWR
+  GND=$G_DGND )
X_PC_01_U1A          PC_01.U1A(A=N00020 B=N00023 Y=PC_01_N00050 VCC=$G_DPWR
+  GND=$G_DGND )
X_PC_01_U1B          PC_01.U1B(A=PC_01_N00050 B=N00027 Y=PC_01_N00073
+  VCC=$G_DPWR GND=$G_DGND )
X_PC_01_U1C          PC_01.U1C(A=PC_01_N00073 B=N00193 Y=N00215 VCC=$G_DPWR
+  GND=$G_DGND )
X_PC_01_U2B          PC_01.U2B(A=PC_01_N00335 B=N00027 Y=PC_01_N00375
+  VCC=$G_DPWR GND=$G_DGND )
X_PC_01_U2C          PC_01.U2C(A=PC_01_N00375 B=N00193 Y=N00220 VCC=$G_DPWR
+  GND=$G_DGND )
_    _(PC_01.D0=N00020)
_    _(PC_01.D1=N00023)
_    _(PC_01.D2=N00027)
_    _(PC_01.D3=N00193)
_    _(PC_01.ODD=N00215)
_    _(PC_01.EVEN=N00220)
U_DSTM1          DSTM1(pin1=N00020 )
U_DSTM2          DSTM2(pin1=N00023 )
U_DSTM3          DSTM3(pin1=N00027 )
U_DSTM4          DSTM4(pin1=N00193 )
_    _(PC_01.VCC=PC_01.VCC)
_    _(PC_01.GND=PC_01.GND)
.ENDALIASES

**** RESUMING oddparitychecker-SCHEMATIC1-odd_sim.sim.cir ****
.END

**** 07/04/05 16:19:49 ********* PSpice 9.1 (Mar 1999) ******** ID# 0 ********

 ** circuit file for profile: odd_sim 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_HC7266        D_HC386         
      TPLHMN    4.800000E-09    4.800000E-09 
      TPLHTY   12.000000E-09   12.000000E-09 
      TPLHMX   25.000000E-09   25.000000E-09 
      TPHLMN    4.800000E-09    4.800000E-09 
      TPHLTY   12.000000E-09   12.000000E-09 
      TPHLMX   25.000000E-09   25.000000E-09 


**** 07/04/05 16:19:49 ********* PSpice 9.1 (Mar 1999) ******** ID# 0 ********

 ** circuit file for profile: odd_sim 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_HC           
        INLD                    3.500000E-12 
        DRVL    0              87            
        DRVH    0              87            
       AtoD1                 AtoD_HC         
       AtoD2                 AtoD_HC_NX      
       AtoD3                 AtoD_HC         
       AtoD4                 AtoD_HC_NX      
       DtoA1 DtoA_STM        DtoA_HC         
       DtoA2 DtoA_STM        DtoA_HC         
       DtoA3 DtoA_STM        DtoA_HC_E       
       DtoA4 DtoA_STM        DtoA_HC_E       
      TSWHL1                    2.742000E-09 
      TSWHL2                    2.742000E-09 
      TSWHL3                    2.751000E-09 
      TSWHL4                    2.751000E-09 
      TSWLH1                    2.758000E-09 
      TSWLH2                    2.758000E-09 
      TSWLH3                    2.763000E-09 
      TSWLH4                    2.763000E-09 
       TPWRT  100.000000E+03    2.000000E-09 



          JOB CONCLUDED

          TOTAL JOB TIME             .09
