Analysis & Synthesis report for DE1_SoC
Tue Nov 03 12:16:40 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 03 12:16:40 2020       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; leftShift2                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 128                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; leftShift2         ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; leftShift2.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift2.sv ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 0      ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 0      ;
;     -- 7 input functions                    ; 0      ;
;     -- 6 input functions                    ; 0      ;
;     -- 5 input functions                    ; 0      ;
;     -- 4 input functions                    ; 0      ;
;     -- <=3 input functions                  ; 0      ;
;                                             ;        ;
; Dedicated logic registers                   ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 128    ;
;                                             ;        ;
; Total DSP Blocks                            ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; in[62] ;
; Maximum fan-out                             ; 1      ;
; Total fan-out                               ; 190    ;
; Average fan-out                             ; 0.74   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |leftShift2                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 128  ; 0            ; |leftShift2         ; leftShift2  ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 03 12:16:10 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/register.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/register.sv Line: 8
    Info (12023): Found entity 2: register File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/register.sv Line: 23
    Info (12023): Found entity 3: register_dut_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/register.sv Line: 45
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/regfile.sv Line: 8
    Info (12023): Found entity 2: regstim File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/regfile.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux32x1.sv
    Info (12023): Found entity 1: mux32x1 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux32x1.sv Line: 9
    Info (12023): Found entity 2: mux32x1_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux32x1.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux8x1.sv
    Info (12023): Found entity 1: mux8x1 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux8x1.sv Line: 9
    Info (12023): Found entity 2: mux8x1_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux8x1.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux2x1.sv
    Info (12023): Found entity 1: mux2x1 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux2x1.sv Line: 9
    Info (12023): Found entity 2: mux2x1_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux2x1.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder5x32.sv
    Info (12023): Found entity 1: decoder5x32 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder5x32.sv Line: 9
    Info (12023): Found entity 2: decoder5x32_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder5x32.sv Line: 27
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder3x8.sv
    Info (12023): Found entity 1: decoder3x8 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder3x8.sv Line: 9
    Info (12023): Found entity 2: decoder_3x8_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder3x8.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder2x4.sv
    Info (12023): Found entity 1: decoder2x4 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder2x4.sv Line: 9
    Info (12023): Found entity 2: decoder_2x4_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder2x4.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder1x2.sv
    Info (12023): Found entity 1: decoder1x2 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder1x2.sv Line: 10
    Info (12023): Found entity 2: decoder_1x2_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder1x2.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/xorop.sv
    Info (12023): Found entity 1: xorOp File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/xorOp.sv Line: 9
    Info (12023): Found entity 2: xorOp_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/xorOp.sv Line: 27
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/orop.sv
    Info (12023): Found entity 1: orOp File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/orOp.sv Line: 9
    Info (12023): Found entity 2: orOp_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/orOp.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/norgate64x1.sv
    Info (12023): Found entity 1: norGate64x1 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/norGate64x1.sv Line: 9
    Info (12023): Found entity 2: norGate64x1_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/norGate64x1.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/fulladder64bit.sv
    Info (12023): Found entity 1: fullAdder64bit File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv Line: 10
    Info (12023): Found entity 2: fullAdder64bit_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/fulladder.sv
    Info (12023): Found entity 1: fullAdder File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder.sv Line: 9
    Info (12023): Found entity 2: fullAdder_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder.sv Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/andop.sv
    Info (12023): Found entity 1: andOp File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/andOp.sv Line: 10
    Info (12023): Found entity 2: andOp_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/andOp.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/alustim.sv
    Info (12023): Found entity 1: alu File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv Line: 28
    Info (12023): Found entity 2: alustim File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv Line: 74
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/pc.sv Line: 3
    Info (12023): Found entity 2: pc_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/pc.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file se_9bit.sv
    Info (12023): Found entity 1: se_9bit File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_9bit.sv Line: 1
    Info (12023): Found entity 2: se_9bit_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_9bit.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file se_19bit.sv
    Info (12023): Found entity 1: se_19bit File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_19bit.sv Line: 1
    Info (12023): Found entity 2: se_19bit_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_19bit.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file se_26bit.sv
    Info (12023): Found entity 1: se_26bit File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_26bit.sv Line: 1
    Info (12023): Found entity 2: se_26bit_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_26bit.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file se.sv
    Info (12023): Found entity 1: se File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se.sv Line: 1
    Info (12023): Found entity 2: se_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file leftshift2.sv
    Info (12023): Found entity 1: leftShift2 File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift2.sv Line: 3
    Info (12023): Found entity 2: leftShift2_testbench File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift2.sv Line: 11
Info (12127): Elaborating entity "leftShift2" for the top level hierarchy
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out[0]" is stuck at GND File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift2.sv Line: 5
    Warning (13410): Pin "out[1]" is stuck at GND File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift2.sv Line: 5
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "in[62]" File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift2.sv Line: 4
    Warning (15610): No output dependent on input pin "in[63]" File: C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift2.sv Line: 4
Info (21057): Implemented 128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 64 input pins
    Info (21059): Implemented 64 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Tue Nov 03 12:16:40 2020
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:45


