Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 23:37:39 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFF_X2)                             0.0000     0.0000 r
  weight_reg[5]/QN (DFF_X2)                             0.3586     0.3586 f
  U1144/ZN (INV_X8)                                     0.1682     0.5269 r
  U807/ZN (XNOR2_X2)                                    0.3330     0.8598 r
  U722/ZN (XNOR2_X2)                                    0.3367     1.1965 r
  U721/ZN (XNOR2_X2)                                    0.3550     1.5514 r
  U711/ZN (NOR2_X4)                                     0.0821     1.6335 f
  U707/ZN (NAND2_X2)                                    0.0981     1.7316 r
  U706/ZN (NAND2_X2)                                    0.0594     1.7910 f
  U704/ZN (NAND3_X2)                                    0.1380     1.9290 r
  U1111/ZN (NAND2_X2)                                   0.0680     1.9971 f
  U1270/ZN (NAND2_X2)                                   0.0851     2.0822 r
  dut_sram_write_data_reg[1]/D (DFF_X2)                 0.0000     2.0822 r
  data arrival time                                                2.0822

  clock clk (rise edge)                                 2.3000     2.3000
  clock network delay (ideal)                           0.0000     2.3000
  clock uncertainty                                    -0.0500     2.2500
  dut_sram_write_data_reg[1]/CK (DFF_X2)                0.0000     2.2500 r
  library setup time                                   -0.1846     2.0654
  data required time                                               2.0654
  --------------------------------------------------------------------------
  data required time                                               2.0654
  data arrival time                                               -2.0822
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0168


1
