// Seed: 1401376139
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    output tri1 id_6,
    output wire id_7,
    output tri0 id_8,
    input tri1 id_9,
    output tri id_10
);
  logic id_12;
  assign module_1.id_0 = 0;
  logic id_13;
  ;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri   id_4,
    output wor   id_5
);
  assign id_5 = -1 || id_0 - -1'b0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5,
      id_2,
      id_1,
      id_5
  );
endmodule
