I 000056 55 1385          1635933569828 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1635933569829 2021.11.03 10:59:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code dad5df898e8c8acc89ddc8818ddcd2dcdedc89df8c)
	(_coverage d)
	(_ent
		(_time 1635933569826)
	)
	(_comp
		(tutorvhdl
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp tutorvhdl)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000056 55 1385          1635933569867 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1635933569868 2021.11.03 10:59:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f9f6fca8f5afa9efaafeeba2aefff1fffdffaafcaf)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(tutorvhdl
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp tutorvhdl)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000050 55 899           1635933575080 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1635933575081 2021.11.03 10:59:35)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5c525e5e0a0a0c4a0b0f4e070b5a545a585a0f5b58)
	(_coverage d)
	(_ent
		(_time 1635933575078)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_var(_int Q_INT 1 0 33(_prcs 0)))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1635933578560 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1635933578561 2021.11.03 10:59:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e9bfeebbe5bfb9ffbaeefbb2beefe1efedefbaecbf)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1635933578564 2021.11.03 10:59:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f8aeffa8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 899           1635933584839 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1635933584840 2021.11.03 10:59:44)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 81d4d68e85d7d197d6d293dad68789878587d28685)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_var(_int Q_INT 1 0 33(_prcs 0)))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1635933585106 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1635933585107 2021.11.03 10:59:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8bdedb84dcdddb9dd88c99d0dc8d838d8f8dd88edd)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1635933585110 2021.11.03 10:59:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8bdedb85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 926           1636534043946 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534043947 2021.11.10 09:47:23)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 491a4a4a451f195f1e185b121e4f414f4d4f1a4e4d)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636534085073 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636534085074 2021.11.10 09:48:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code dededd8d8e888ec88dd9cc8589d8d6d8dad88ddb88)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636534085080 2021.11.10 09:48:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code eeeeedbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 926           1636534090522 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534090523 2021.11.10 09:48:10)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2b247b2e7c7d7b3d7c7a39707c2d232d2f2d782c2f)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636534090770 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636534090771 2021.11.10 09:48:10)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 252a7420257375337622377e72232d232123762073)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636534090774 2021.11.10 09:48:10)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 252a7421257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 918           1636534446012 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534446013 2021.11.10 09:54:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c899c59cc59e98de9f99da939fcec0ceccce9bcfcc)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 918           1636534453606 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534453607 2021.11.10 09:54:13)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 72747172752422642523602925747a747674217576)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636534453870 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636534453871 2021.11.10 09:54:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7b7d777b2c2d2b6d287c69202c7d737d7f7d287e2d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636534453874 2021.11.10 09:54:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7b7d777a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 909           1636534598158 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534598159 2021.11.10 09:56:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 24277321257274327375367f73222c222022772320)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 909           1636534602720 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534602721 2021.11.10 09:56:42)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f7f5a7a6f5a1a7e1a0a6e5aca0f1fff1f3f1a4f0f3)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636534602982 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636534602983 2021.11.10 09:56:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 00025207055650165307125b570608060406530556)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636534602986 2021.11.10 09:56:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 00025206055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535370486 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535370487 2021.11.10 10:09:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 4e491b4d1e181e581a485c15194846484a481d494a)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(0)(3)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636535374803 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535374804 2021.11.10 10:09:34)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 27217122257177317321357c70212f212321742023)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535375036 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535375037 2021.11.10 10:09:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 11174617154741074216034a461719171517421447)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535375040 2021.11.10 10:09:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 21277625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1325          1636535648018 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535648019 2021.11.10 10:14:08)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 696a6b68653f397f3a6e7b323e6f616f6d6f3a6c3f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535648023 2021.11.10 10:14:08)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 696a6b69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535650952 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535650953 2021.11.10 10:14:10)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e3e1e6b1e5b5b3f5b7e5f1b8b4e5ebe5e7e5b0e4e7)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535651189 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535651190 2021.11.10 10:14:11)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cdcfcb999c9b9ddb9ecadf969acbc5cbc9cb9ec89b)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535651193 2021.11.10 10:14:11)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cdcfcb989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1325          1636535757944 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535757945 2021.11.10 10:15:57)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cb9acc9f9c9d9bdd98ccd9909ccdc3cdcfcd98ce9d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535757950 2021.11.10 10:15:57)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code db8adc898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535765627 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535765628 2021.11.10 10:16:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d3d5d680d58583c587d5c18884d5dbd5d7d580d4d7)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535765863 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535765864 2021.11.10 10:16:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bdbbbbe8ecebedabeebaafe6eabbb5bbb9bbeeb8eb)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535765867 2021.11.10 10:16:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bdbbbbe9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535858093 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535858094 2021.11.10 10:17:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 08085e0f055e581e5c0e1a535f0e000e0c0e5b0f0c)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535858112 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535858113 2021.11.10 10:17:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 17174111154147014410054c40111f111311441241)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535858117 2021.11.10 10:17:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 17174110154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535885210 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535885211 2021.11.10 10:18:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code fdaffdacacabadeba9fbefa6aafbf5fbf9fbaefaf9)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636535894490 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535894491 2021.11.10 10:18:14)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3e39333a6e686e286a382c65693836383a386d393a)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535894730 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535894731 2021.11.10 10:18:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 282f7d2d257e783e7b2f3a737f2e202e2c2e7b2d7e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535894734 2021.11.10 10:18:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 282f7d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536015307 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536015308 2021.11.10 10:20:15)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2a782f2f7e7c7a3c7e2f38717d2c222c2e2c792d2e)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636536021973 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536021974 2021.11.10 10:20:21)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3a6b6c3e6e6c6a2c6e3f28616d3c323c3e3c693d3e)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536022236 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536022237 2021.11.10 10:20:22)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 34656330356264226733266f63323c323032673162)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536022240 2021.11.10 10:20:22)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 34656331356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536182100 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536182101 2021.11.10 10:23:02)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b7b6e0e2b5e1e7a1e3b6a5ece0b1bfb1b3b1e4b0b3)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__52(_arch 1 0 52(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536182123 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536182124 2021.11.10 10:23:02)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c7c69093c59197d194c0d59c90c1cfc1c3c194c291)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536182127 2021.11.10 10:23:02)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c7c69092c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536185953 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536185954 2021.11.10 10:23:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code bbbbedeeecedebadefbaa9e0ecbdb3bdbfbde8bcbf)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__52(_arch 1 0 52(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536186210 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536186211 2021.11.10 10:23:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b5b5e2e0b5e3e5a3e6b2a7eee2b3bdb3b1b3e6b0e3)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536186214 2021.11.10 10:23:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b5b5e2e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536290084 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536290085 2021.11.10 10:24:50)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 888e8e8785ded89edc8a9ad3df8e808e8c8edb8f8c)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536290106 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536290107 2021.11.10 10:24:50)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9791919995c1c781c49085ccc0919f919391c492c1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536290110 2021.11.10 10:24:50)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9791919895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536293065 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536293066 2021.11.10 10:24:53)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 20267125257670367422327b772628262426732724)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536293315 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536293316 2021.11.10 10:24:53)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1a1c481c4e4c4a0c491d08414d1c121c1e1c491f4c)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536293319 2021.11.10 10:24:53)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a2c782e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536500291 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536500292 2021.11.10 10:28:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a3a0a0f5a5f5f3b5f7a1b1f8f4a5aba5a7a5f0a4a7)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636536503060 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536503061 2021.11.10 10:28:23)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 61636760653731773563733a366769676567326665)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536503354 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536503355 2021.11.10 10:28:23)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 999b9e9795cfc98fca9e8bc2ce9f919f9d9fca9ccf)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536503358 2021.11.10 10:28:23)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 999b9e9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1325          1636536596182 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536596183 2021.11.10 10:29:56)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 26737723257076307521347d71202e202220752370)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536596187 2021.11.10 10:29:56)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 35606430356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536645385 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536645386 2021.11.10 10:30:45)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 68683969653e387e3c6a7a333f6e606e6c6e3b6f6c)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536645400 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536645401 2021.11.10 10:30:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 78782978752e286e2b7f6a232f7e707e7c7e2b7d2e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536645404 2021.11.10 10:30:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 78782979752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536648130 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536648131 2021.11.10 10:30:48)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 17181a11154147014315054c40111f111311441013)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536648400 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536648401 2021.11.10 10:30:48)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 202f7525257670367327327b772628262426732576)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536648404 2021.11.10 10:30:48)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 202f7524257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536837056 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536837057 2021.11.10 10:33:57)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 11104717154741074410034a461719171517421615)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__50(_arch 1 0 50(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636536872840 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536872841 2021.11.10 10:34:32)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e6b7e4b4e5b0b6f0b3e7f4bdb1e0eee0e2e0b5e1e2)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__50(_arch 1 0 50(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536872854 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536872855 2021.11.10 10:34:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5a4f7a4f5a3a5e3a6f2e7aea2f3fdf3f1f3a6f0a3)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536872858 2021.11.10 10:34:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5a4f7a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536875753 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536875754 2021.11.10 10:34:35)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 40474643451610561541521b174648464446134744)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__50(_arch 1 0 50(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536875987 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536875988 2021.11.10 10:34:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a2d2d2f7e7c7a3c792d38717d2c222c2e2c792f7c)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536875993 2021.11.10 10:34:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3a3d3d3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 923           1636536954792 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536954793 2021.11.10 10:35:54)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 07030400055157115206155c50010f010301540003)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636536954814 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536954815 2021.11.10 10:35:54)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 16121510154046004511044d41101e101210451340)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536954818 2021.11.10 10:35:54)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 16121511154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 923           1636536958874 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536958875 2021.11.10 10:35:58)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e5e6e7b7e5b3b5f3b0e4f7beb2e3ede3e1e3b6e2e1)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636536959131 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536959132 2021.11.10 10:35:59)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code efececbdbcb9bff9bce8fdb4b8e9e7e9ebe9bceab9)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536959136 2021.11.10 10:35:59)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code efececbcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536995165 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536995166 2021.11.10 10:36:35)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code aefdaef8fef8feb8fba1bcf5f9a8a6a8aaa8fda9aa)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__70(_arch 1 0 70(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536995186 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536995187 2021.11.10 10:36:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cd9ecd999c9b9ddb9ecadf969acbc5cbc9cb9ec89b)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536995190 2021.11.10 10:36:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cd9ecd989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536998761 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536998762 2021.11.10 10:36:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b8eabeedb5eee8aeedb7aae3efbeb0bebcbeebbfbc)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__70(_arch 1 0 70(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536999025 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536999026 2021.11.10 10:36:39)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c193c695c59791d792c6d39a96c7c9c7c5c792c497)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536999029 2021.11.10 10:36:39)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c193c694c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636537337667 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 30))
	(_version ve4)
	(_time 1636537337668 2021.11.10 10:42:17)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a2a5f3f4a5f4f2b4f7f1b0f9f5a4aaa4a6a4f1a5a6)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 31(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__73(_arch 1 0 73(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636537337688 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636537337689 2021.11.10 10:42:17)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b1b6e0e4b5e7e1a7e2b6a3eae6b7b9b7b5b7e2b4e7)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636537337692 2021.11.10 10:42:17)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b1b6e0e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636537340435 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 30))
	(_version ve4)
	(_time 1636537340436 2021.11.10 10:42:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 60666d61653630763533723b376668666466336764)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 31(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__73(_arch 1 0 73(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636537340698 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636537340699 2021.11.10 10:42:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 797f2c79752f296f2a7e6b222e7f717f7d7f2a7c2f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636537340702 2021.11.10 10:42:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 797f2c78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636537364106 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 30))
	(_version ve4)
	(_time 1636537364107 2021.11.10 10:42:44)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e7e7e6b5e5b1b7f1b2b4f5bcb0e1efe1e3e1b4e0e3)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 31(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636537364120 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636537364121 2021.11.10 10:42:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e7e7e6b5e5b1b7f1b4e0f5bcb0e1efe1e3e1b4e2b1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636537364124 2021.11.10 10:42:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f7f6a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636537366654 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 30))
	(_version ve4)
	(_time 1636537366655 2021.11.10 10:42:46)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code dada88898e8c8acc8f89c8818ddcd2dcdedc89ddde)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 31(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636537366921 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636537366922 2021.11.10 10:42:46)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e4ebe0b6e5b2b4f2b7e3f6bfb3e2ece2e0e2b7e1b2)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636537366925 2021.11.10 10:42:46)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e4ebe0b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1008          1636538065045 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538065046 2021.11.10 10:54:25)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e1e4e2b3e5b7b1f7b5b7f3bab6e7e9e7e5e7b2e6e5)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1006          1636538082111 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538082112 2021.11.10 10:54:42)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8889dd8785ded89edcde9ad3df8e808e8c8edb8f8c)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1006          1636538092509 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538092510 2021.11.10 10:54:52)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2e20292b7e787e387a783c75792826282a287d292a)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636538129413 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636538129414 2021.11.10 10:55:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 686d6f69653e387e3b6f7a333f6e606e6c6e3b6d3e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636538129417 2021.11.10 10:55:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 686d6f68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1006          1636538133661 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538133662 2021.11.10 10:55:33)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f2f6f5a3f5a4a2e4a6a4e0a9a5f4faf4f6f4a1f5f6)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636538133674 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636538133675 2021.11.10 10:55:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f2f6f5a3f5a4a2e4a1f5e0a9a5f4faf4f6f4a1f7a4)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636538133678 2021.11.10 10:55:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0206020405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1006          1636538263445 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538263446 2021.11.10 10:57:43)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e7e2b6b5e5b1b7f1b3b1f5bcb0e1efe1e3e1b4e0e3)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636538263459 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636538263460 2021.11.10 10:57:43)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f2a6a6f5a1a7e1a4f0e5aca0f1fff1f3f1a4f2a1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636538263464 2021.11.10 10:57:43)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f2a6a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000050 55 1006          1636538312666 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538312667 2021.11.10 10:58:32)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2a78782f7e7c7a3c7e7c38717d2c222c2e2c792d2e)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
V 000056 55 1325          1636538312908 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636538312909 2021.11.10 10:58:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 24752021257274327723367f73222c222022772172)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636538312913 2021.11.10 10:58:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 24752020257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
