// Seed: 1101145584
module module_0 (
    output logic id_0,
    input  wire  id_1
);
  tri [1 'b0] id_2 = id_1;
  logic id_3 (
      ~1,
      id_1,
      id_2[1'd0 : ""]
  );
  logic id_4, id_5, id_6;
endmodule
