{
  "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
  "modules": {
    "N_term_SRAM": {
      "attributes": {
        "hdlname": "N_term_SRAM",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:1.1-644.10"
      },
      "parameter_default_values": {
        "FrameBitsPerRow": "00000000000000000000000000100000",
        "MaxFramesPerCol": "00000000000000000000000000010100"
      },
      "ports": {
        "N1END": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "N2MID": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "N2END": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        "N4END": {
          "direction": "input",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "S1BEG": {
          "direction": "output",
          "bits": [ 5, 4, 3, 2 ]
        },
        "S2BEG": {
          "direction": "output",
          "bits": [ 13, 12, 11, 10, 9, 8, 7, 6 ]
        },
        "S2BEGb": {
          "direction": "output",
          "bits": [ 21, 20, 19, 18, 17, 16, 15, 14 ]
        },
        "S4BEG": {
          "direction": "output",
          "bits": [ 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22 ]
        },
        "UserCLK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "UserCLKo": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "FrameData": {
          "direction": "input",
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ]
        },
        "FrameData_O": {
          "direction": "output",
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ]
        },
        "FrameStrobe": {
          "direction": "input",
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "FrameStrobe_O": {
          "direction": "output",
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FrameData": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:22.38-22.47"
          }
        },
        "FrameData_O": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:23.39-23.50"
          }
        },
        "FrameStrobe": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:24.38-24.49"
          }
        },
        "FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:25.39-25.52"
          }
        },
        "N1END": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:11.22-11.27"
          }
        },
        "N2END": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:13.22-13.27"
          }
        },
        "N2MID": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:12.22-12.27"
          }
        },
        "N4END": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:14.23-14.28"
          }
        },
        "S1BEG": {
          "hide_name": 0,
          "bits": [ 5, 4, 3, 2 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:15.23-15.28"
          }
        },
        "S2BEG": {
          "hide_name": 0,
          "bits": [ 13, 12, 11, 10, 9, 8, 7, 6 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:16.23-16.28"
          }
        },
        "S2BEGb": {
          "hide_name": 0,
          "bits": [ 21, 20, 19, 18, 17, 16, 15, 14 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:17.23-17.29"
          }
        },
        "S4BEG": {
          "hide_name": 0,
          "bits": [ 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:18.24-18.29"
          }
        },
        "UserCLK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:20.16-20.23"
          }
        },
        "UserCLKo": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/N_term_SRAM/N_term_SRAM.v:21.17-21.25"
          }
        }
      }
    }
  }
}
