Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 10 05:42:48 2020
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NFact_FPGA_timing_summary_routed.rpt -pb NFact_FPGA_timing_summary_routed.pb -rpx NFact_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : NFact_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: CLK/clk_5KHz_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: DEBOUNCER/debounced_button_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: DUT/CU/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: DUT/CU/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: DUT/CU/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: DUT/CU/FSM_onehot_cs_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: DUT/CU/FSM_onehot_cs_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: DUT/CU/FSM_onehot_cs_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 226 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.924        0.000                      0                   33        0.179        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.924        0.000                      0                   33        0.179        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 2.291ns (45.642%)  route 2.728ns (54.358%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.664    CLK/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.782    CLK/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.105 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.105    CLK/p_0_in[30]
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    CLK/CLK
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 2.207ns (44.717%)  route 2.728ns (55.283%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.664    CLK/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.782    CLK/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.021 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.021    CLK/p_0_in[31]
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    CLK/CLK
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.187ns (44.492%)  route 2.728ns (55.508%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.664    CLK/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.782    CLK/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.001 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.001    CLK/p_0_in[29]
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    CLK/CLK
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 2.174ns (44.351%)  route 2.728ns (55.649%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.664    CLK/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.987 r  CLK/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.987    CLK/p_0_in[26]
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    CLK/CLK
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.135    CLK/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.166ns (44.260%)  route 2.728ns (55.740%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.664    CLK/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.979 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.979    CLK/p_0_in[28]
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    CLK/CLK
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.135    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 2.090ns (43.381%)  route 2.728ns (56.619%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.664    CLK/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.903 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.903    CLK/p_0_in[27]
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    CLK/CLK
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.135    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 2.070ns (43.145%)  route 2.728ns (56.855%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.664    CLK/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.883 r  CLK/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.883    CLK/p_0_in[25]
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    CLK/CLK
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.135    CLK/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.057ns (42.991%)  route 2.728ns (57.009%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.870 r  CLK/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.870    CLK/p_0_in[22]
    SLICE_X34Y48         FDRE                                         r  CLK/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    CLK/CLK
    SLICE_X34Y48         FDRE                                         r  CLK/count2_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)        0.109    15.135    CLK/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.049ns (42.895%)  route 2.728ns (57.105%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.862 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.862    CLK/p_0_in[24]
    SLICE_X34Y48         FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    CLK/CLK
    SLICE_X34Y48         FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)        0.109    15.135    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.973ns (41.972%)  route 2.728ns (58.028%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.808     6.412    CLK/count2[10]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.312    CLK/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.579    CLK/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.703    CLK/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.079 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.079    CLK/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.196 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    CLK/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.313 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    CLK/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.430 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    CLK/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.547    CLK/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.786 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.786    CLK/p_0_in[23]
    SLICE_X34Y48         FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    CLK/CLK
    SLICE_X34Y48         FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)        0.109    15.135    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CLK/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.254ns (47.082%)  route 0.285ns (52.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    CLK/CLK
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  CLK/count2_reg[31]/Q
                         net (fo=2, routed)           0.123     1.731    CLK/count2[31]
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.776 r  CLK/count20_carry_i_2/O
                         net (fo=6, routed)           0.163     1.939    CLK/count20_carry_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.984 r  CLK/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.984    CLK/clk_5KHz_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  CLK/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    CLK/CLK
    SLICE_X35Y46         FDRE                                         r  CLK/clk_5KHz_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.805    CLK/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.373ns (62.099%)  route 0.228ns (37.901%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    CLK/CLK
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.227     1.837    CLK/count2[27]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.993 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.994    CLK/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.047 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.047    CLK/p_0_in[29]
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    CLK/CLK
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.386ns (62.902%)  route 0.228ns (37.098%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    CLK/CLK
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.227     1.837    CLK/count2[27]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.993 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.994    CLK/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.060 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.060    CLK/p_0_in[31]
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    CLK/CLK
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.409ns (64.242%)  route 0.228ns (35.758%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    CLK/CLK
    SLICE_X34Y49         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.227     1.837    CLK/count2[27]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.993 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.994    CLK/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.083 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.083    CLK/p_0_in[30]
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    CLK/CLK
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    CLK/CLK
    SLICE_X35Y44         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.754    CLK/count2[0]
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.042     1.796 r  CLK/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    CLK/p_0_in[0]
    SLICE_X35Y44         FDRE                                         r  CLK/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    CLK/CLK
    SLICE_X35Y44         FDRE                                         r  CLK/count2_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    CLK/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    CLK/CLK
    SLICE_X34Y46         FDRE                                         r  CLK/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLK/count2_reg[15]/Q
                         net (fo=2, routed)           0.126     1.735    CLK/count2[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  CLK/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.845    CLK/p_0_in[15]
    SLICE_X34Y46         FDRE                                         r  CLK/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    CLK/CLK
    SLICE_X34Y46         FDRE                                         r  CLK/count2_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    CLK/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    CLK/CLK
    SLICE_X34Y44         FDRE                                         r  CLK/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLK/count2_reg[7]/Q
                         net (fo=2, routed)           0.126     1.735    CLK/count2[7]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  CLK/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    CLK/p_0_in[7]
    SLICE_X34Y44         FDRE                                         r  CLK/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    CLK/CLK
    SLICE_X34Y44         FDRE                                         r  CLK/count2_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    CLK/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.736    CLK/count2[11]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLK/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.846    CLK/p_0_in[11]
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    CLK/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    CLK/CLK
    SLICE_X34Y43         FDRE                                         r  CLK/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLK/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.736    CLK/count2[3]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLK/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.846    CLK/p_0_in[3]
    SLICE_X34Y43         FDRE                                         r  CLK/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    CLK/CLK
    SLICE_X34Y43         FDRE                                         r  CLK/count2_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    CLK/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CLK/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.324ns (47.201%)  route 0.362ns (52.799%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    CLK/CLK
    SLICE_X34Y50         FDRE                                         r  CLK/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  CLK/count2_reg[31]/Q
                         net (fo=2, routed)           0.123     1.731    CLK/count2[31]
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.776 r  CLK/count20_carry_i_2/O
                         net (fo=6, routed)           0.240     2.016    CLK/count20_carry_i_2_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.045     2.061 r  CLK/count20_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.061    CLK/count2_0[9]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.131 r  CLK/count20_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.131    CLK/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    CLK/CLK
    SLICE_X34Y45         FDRE                                         r  CLK/count2_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   CLK/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   CLK/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   CLK/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   CLK/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   CLK/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   CLK/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   CLK/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   CLK/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   CLK/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   CLK/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   CLK/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   CLK/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   CLK/count2_reg[17]/C



